-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 12.1 Build 177 11/07/2012 SJ Full Version"

-- DATE "01/03/2017 17:32:08"

-- 
-- Device: Altera EP4CE6F17C8 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ad706_test IS
    PORT (
	clk : IN std_logic;
	rst_n : IN std_logic;
	ad_data : IN std_logic_vector(15 DOWNTO 0);
	ad_busy : IN std_logic;
	first_data : IN std_logic;
	ad_os : OUT std_logic_vector(2 DOWNTO 0);
	ad_cs : OUT std_logic;
	ad_rd : OUT std_logic;
	ad_reset : OUT std_logic;
	ad_convstab : OUT std_logic;
	rx : IN std_logic;
	tx : OUT std_logic
	);
END ad706_test;

-- Design Ports Information
-- first_data	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ad_os[0]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ad_os[1]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ad_os[2]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ad_cs	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ad_rd	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ad_reset	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ad_convstab	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- rx	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- tx	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- clk	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ad_busy	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- rst_n	=>  Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ad_data[15]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ad_data[4]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ad_data[3]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ad_data[2]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ad_data[1]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ad_data[0]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ad_data[7]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ad_data[6]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ad_data[5]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ad_data[14]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ad_data[13]	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ad_data[12]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ad_data[11]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ad_data[10]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ad_data[9]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ad_data[8]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF ad706_test IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst_n : std_logic;
SIGNAL ww_ad_data : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_ad_busy : std_logic;
SIGNAL ww_first_data : std_logic;
SIGNAL ww_ad_os : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_ad_cs : std_logic;
SIGNAL ww_ad_rd : std_logic;
SIGNAL ww_ad_reset : std_logic;
SIGNAL ww_ad_convstab : std_logic;
SIGNAL ww_rx : std_logic;
SIGNAL ww_tx : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTAADDR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBADDR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u3|uart_stat.000~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u3|u0|clkout~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u1|i[4]~15\ : std_logic;
SIGNAL \u1|i[5]~20_combout\ : std_logic;
SIGNAL \u1|cnt[4]~22_combout\ : std_logic;
SIGNAL \u1|cnt[6]~26_combout\ : std_logic;
SIGNAL \u1|cnt[7]~28_combout\ : std_logic;
SIGNAL \u1|cnt[14]~43\ : std_logic;
SIGNAL \u1|cnt[15]~44_combout\ : std_logic;
SIGNAL \u3|u1|Add0~0_combout\ : std_logic;
SIGNAL \u3|u1|Add0~2_combout\ : std_logic;
SIGNAL \u3|u1|Add0~4_combout\ : std_logic;
SIGNAL \u3|uart_cnt[11]~40_combout\ : std_logic;
SIGNAL \u3|uart_cnt[13]~44_combout\ : std_logic;
SIGNAL \u3|k[7]~25_combout\ : std_logic;
SIGNAL \u3|u0|Add0~2_combout\ : std_logic;
SIGNAL \u3|u0|Add0~26_combout\ : std_logic;
SIGNAL \u3|u0|Add0~29\ : std_logic;
SIGNAL \u3|u0|Add0~30_combout\ : std_logic;
SIGNAL \u3|Time_wait[5]~27_combout\ : std_logic;
SIGNAL \u3|Time_wait[6]~29_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add1~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add1~4_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add2~6_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add4~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add4~4_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add4~6_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add6~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add6~2_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add6~4_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add6~6_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add7~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add7~2_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add7~4_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add7~6_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add8~7\ : std_logic;
SIGNAL \u2|bcd5_ist|Add12~4_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add8~8_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add10~4_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add1~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add1~1\ : std_logic;
SIGNAL \u2|bcd7_ist|Add1~2_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add1~3\ : std_logic;
SIGNAL \u2|bcd7_ist|Add1~4_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add1~5\ : std_logic;
SIGNAL \u2|bcd7_ist|Add1~6_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add2~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add2~1\ : std_logic;
SIGNAL \u2|bcd7_ist|Add2~2_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add2~3\ : std_logic;
SIGNAL \u2|bcd7_ist|Add2~4_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add2~5\ : std_logic;
SIGNAL \u2|bcd7_ist|Add2~6_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add2~7\ : std_logic;
SIGNAL \u2|bcd7_ist|Add2~8_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add3~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add3~1\ : std_logic;
SIGNAL \u2|bcd7_ist|Add3~2_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add3~3\ : std_logic;
SIGNAL \u2|bcd7_ist|Add3~4_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add3~5\ : std_logic;
SIGNAL \u2|bcd7_ist|Add3~6_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add3~7\ : std_logic;
SIGNAL \u2|bcd7_ist|Add3~8_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add4~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add4~1\ : std_logic;
SIGNAL \u2|bcd7_ist|Add4~2_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add4~3\ : std_logic;
SIGNAL \u2|bcd7_ist|Add4~4_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add4~5\ : std_logic;
SIGNAL \u2|bcd7_ist|Add4~6_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add4~7\ : std_logic;
SIGNAL \u2|bcd7_ist|Add4~8_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add6~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add6~1\ : std_logic;
SIGNAL \u2|bcd7_ist|Add6~2_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add6~3\ : std_logic;
SIGNAL \u2|bcd7_ist|Add6~4_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add6~5\ : std_logic;
SIGNAL \u2|bcd7_ist|Add6~6_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add6~7\ : std_logic;
SIGNAL \u2|bcd7_ist|Add6~8_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add7~2_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add7~4_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add7~6_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add8~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add8~7\ : std_logic;
SIGNAL \u2|bcd7_ist|Add8~8_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add10~2_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add10~4_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add10~6_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add12~2_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add12~4_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add12~7\ : std_logic;
SIGNAL \u2|bcd7_ist|Add12~8_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add14~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add14~4_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add14~7\ : std_logic;
SIGNAL \u2|bcd7_ist|Add14~8_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add15~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add15~2_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add16~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add16~2_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add16~4_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add18~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add18~2_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add18~4_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rese[2]~9\ : std_logic;
SIGNAL \u2|bcd7_ist|rese[3]~10_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add1~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add2~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add2~6_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add4~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add4~1\ : std_logic;
SIGNAL \u2|bcd6_ist|Add4~2_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add4~3\ : std_logic;
SIGNAL \u2|bcd6_ist|Add4~4_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add4~5\ : std_logic;
SIGNAL \u2|bcd6_ist|Add4~6_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add4~7\ : std_logic;
SIGNAL \u2|bcd6_ist|Add4~8_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add6~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add6~2_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add6~4_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add6~7\ : std_logic;
SIGNAL \u2|bcd6_ist|Add6~8_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add7~4_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add7~7\ : std_logic;
SIGNAL \u2|bcd6_ist|Add7~8_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add8~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add8~2_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add8~6_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add10~3\ : std_logic;
SIGNAL \u2|bcd6_ist|Add10~4_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add10~5\ : std_logic;
SIGNAL \u2|bcd6_ist|Add10~6_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add10~7\ : std_logic;
SIGNAL \u2|bcd6_ist|Add10~8_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add12~1\ : std_logic;
SIGNAL \u2|bcd6_ist|Add12~2_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add12~3\ : std_logic;
SIGNAL \u2|bcd6_ist|Add12~4_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add12~5\ : std_logic;
SIGNAL \u2|bcd6_ist|Add12~6_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add12~7\ : std_logic;
SIGNAL \u2|bcd6_ist|Add12~8_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add14~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add14~1\ : std_logic;
SIGNAL \u2|bcd6_ist|Add14~2_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add14~3\ : std_logic;
SIGNAL \u2|bcd6_ist|Add14~4_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add14~5\ : std_logic;
SIGNAL \u2|bcd6_ist|Add14~6_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add14~7\ : std_logic;
SIGNAL \u2|bcd6_ist|Add14~8_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add15~1\ : std_logic;
SIGNAL \u2|bcd6_ist|Add15~2_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add15~3\ : std_logic;
SIGNAL \u2|bcd6_ist|Add15~4_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add15~5\ : std_logic;
SIGNAL \u2|bcd6_ist|Add15~6_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add15~7\ : std_logic;
SIGNAL \u2|bcd6_ist|Add15~8_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add15~9\ : std_logic;
SIGNAL \u2|bcd6_ist|Add15~10_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add16~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add16~1\ : std_logic;
SIGNAL \u2|bcd6_ist|Add16~2_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add16~3\ : std_logic;
SIGNAL \u2|bcd6_ist|Add16~4_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add16~5\ : std_logic;
SIGNAL \u2|bcd6_ist|Add16~6_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add16~7\ : std_logic;
SIGNAL \u2|bcd6_ist|Add16~8_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add18~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add18~1\ : std_logic;
SIGNAL \u2|bcd6_ist|Add18~2_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add18~3\ : std_logic;
SIGNAL \u2|bcd6_ist|Add18~4_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add18~5\ : std_logic;
SIGNAL \u2|bcd6_ist|Add18~6_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add18~7\ : std_logic;
SIGNAL \u2|bcd6_ist|Add18~8_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add20~2_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rese[2]~9\ : std_logic;
SIGNAL \u2|bcd6_ist|rese[3]~10_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add1~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add2~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add2~4_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add2~7\ : std_logic;
SIGNAL \u2|bcd8_ist|Add2~8_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add6~1\ : std_logic;
SIGNAL \u2|bcd8_ist|Add6~2_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add6~3\ : std_logic;
SIGNAL \u2|bcd8_ist|Add6~4_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add6~5\ : std_logic;
SIGNAL \u2|bcd8_ist|Add6~6_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add6~7\ : std_logic;
SIGNAL \u2|bcd8_ist|Add6~8_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add4~2_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add4~4_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add4~7\ : std_logic;
SIGNAL \u2|bcd8_ist|Add4~8_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add7~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add7~4_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add7~7\ : std_logic;
SIGNAL \u2|bcd8_ist|Add7~8_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add8~2_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add8~6_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add9~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add9~2_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add12~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add12~3\ : std_logic;
SIGNAL \u2|bcd8_ist|Add12~4_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add12~5\ : std_logic;
SIGNAL \u2|bcd8_ist|Add12~6_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add12~7\ : std_logic;
SIGNAL \u2|bcd8_ist|Add12~8_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add10~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add10~3\ : std_logic;
SIGNAL \u2|bcd8_ist|Add10~4_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add10~5\ : std_logic;
SIGNAL \u2|bcd8_ist|Add10~6_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add10~7\ : std_logic;
SIGNAL \u2|bcd8_ist|Add10~8_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add14~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add14~1\ : std_logic;
SIGNAL \u2|bcd8_ist|Add14~2_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add14~3\ : std_logic;
SIGNAL \u2|bcd8_ist|Add14~4_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add14~5\ : std_logic;
SIGNAL \u2|bcd8_ist|Add14~6_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add14~7\ : std_logic;
SIGNAL \u2|bcd8_ist|Add14~8_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add15~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add15~1\ : std_logic;
SIGNAL \u2|bcd8_ist|Add15~2_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add15~3\ : std_logic;
SIGNAL \u2|bcd8_ist|Add15~4_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add15~5\ : std_logic;
SIGNAL \u2|bcd8_ist|Add15~6_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add15~7\ : std_logic;
SIGNAL \u2|bcd8_ist|Add15~8_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add15~9\ : std_logic;
SIGNAL \u2|bcd8_ist|Add15~10_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add18~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add18~1\ : std_logic;
SIGNAL \u2|bcd8_ist|Add18~2_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add18~3\ : std_logic;
SIGNAL \u2|bcd8_ist|Add18~4_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add18~5\ : std_logic;
SIGNAL \u2|bcd8_ist|Add18~6_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add18~7\ : std_logic;
SIGNAL \u2|bcd8_ist|Add18~8_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add16~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add16~1\ : std_logic;
SIGNAL \u2|bcd8_ist|Add16~2_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add16~3\ : std_logic;
SIGNAL \u2|bcd8_ist|Add16~4_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add16~5\ : std_logic;
SIGNAL \u2|bcd8_ist|Add16~6_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add16~7\ : std_logic;
SIGNAL \u2|bcd8_ist|Add16~8_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add14~2_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add14~7\ : std_logic;
SIGNAL \u2|bcd5_ist|Add14~8_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add16~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add16~2_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add16~4_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add18~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add18~2_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add18~4_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add20~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rese[2]~9\ : std_logic;
SIGNAL \u2|bcd5_ist|rese[3]~10_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add1~4_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add2~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add4~2_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add4~4_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add4~7\ : std_logic;
SIGNAL \u2|bcd4_ist|Add4~8_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add6~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add6~2_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add6~4_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add6~7\ : std_logic;
SIGNAL \u2|bcd4_ist|Add6~8_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add7~4_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add7~7\ : std_logic;
SIGNAL \u2|bcd4_ist|Add7~8_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add8~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add8~2_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add8~6_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add9~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add10~2_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add10~4_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add10~7\ : std_logic;
SIGNAL \u2|bcd4_ist|Add10~8_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add12~2_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add12~4_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add14~7\ : std_logic;
SIGNAL \u2|bcd4_ist|Add14~8_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add15~4_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add16~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add16~2_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add16~4_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add18~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add18~2_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add18~4_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add20~2_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rese[2]~9\ : std_logic;
SIGNAL \u2|bcd4_ist|rese[3]~10_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add1~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add1~1\ : std_logic;
SIGNAL \u2|bcd1_ist|Add1~2_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add1~3\ : std_logic;
SIGNAL \u2|bcd1_ist|Add1~4_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add1~5\ : std_logic;
SIGNAL \u2|bcd1_ist|Add1~6_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add2~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add2~1\ : std_logic;
SIGNAL \u2|bcd1_ist|Add2~2_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add2~3\ : std_logic;
SIGNAL \u2|bcd1_ist|Add2~4_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add2~5\ : std_logic;
SIGNAL \u2|bcd1_ist|Add2~6_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add2~7\ : std_logic;
SIGNAL \u2|bcd1_ist|Add2~8_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add3~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add3~1\ : std_logic;
SIGNAL \u2|bcd1_ist|Add3~2_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add3~3\ : std_logic;
SIGNAL \u2|bcd1_ist|Add3~4_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add3~5\ : std_logic;
SIGNAL \u2|bcd1_ist|Add3~6_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add3~7\ : std_logic;
SIGNAL \u2|bcd1_ist|Add3~8_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add4~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add4~1\ : std_logic;
SIGNAL \u2|bcd1_ist|Add4~2_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add4~3\ : std_logic;
SIGNAL \u2|bcd1_ist|Add4~4_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add4~5\ : std_logic;
SIGNAL \u2|bcd1_ist|Add4~6_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add4~7\ : std_logic;
SIGNAL \u2|bcd1_ist|Add4~8_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add6~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add6~1\ : std_logic;
SIGNAL \u2|bcd1_ist|Add6~2_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add6~3\ : std_logic;
SIGNAL \u2|bcd1_ist|Add6~4_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add6~5\ : std_logic;
SIGNAL \u2|bcd1_ist|Add6~6_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add6~7\ : std_logic;
SIGNAL \u2|bcd1_ist|Add6~8_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add7~6_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add8~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add8~2_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add8~4_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add8~7\ : std_logic;
SIGNAL \u2|bcd1_ist|Add12~2_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add12~4_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add8~8_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add9~8_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add10~2_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add10~4_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add1~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add2~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add2~2_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add4~2_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add4~4_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add4~6_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add6~2_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add6~4_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add6~6_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add7~2_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add7~6_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add8~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add8~4_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add8~7\ : std_logic;
SIGNAL \u2|bcd3_ist|Add12~1\ : std_logic;
SIGNAL \u2|bcd3_ist|Add12~2_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add12~3\ : std_logic;
SIGNAL \u2|bcd3_ist|Add12~4_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add12~5\ : std_logic;
SIGNAL \u2|bcd3_ist|Add8~8_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add10~1\ : std_logic;
SIGNAL \u2|bcd3_ist|Add10~2_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add10~3\ : std_logic;
SIGNAL \u2|bcd3_ist|Add10~4_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add10~5\ : std_logic;
SIGNAL \u2|bcd3_ist|Add10~6_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add10~7\ : std_logic;
SIGNAL \u2|bcd3_ist|Add10~8_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add12~6_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add12~7\ : std_logic;
SIGNAL \u2|bcd3_ist|Add12~8_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add14~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add14~3\ : std_logic;
SIGNAL \u2|bcd3_ist|Add14~4_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add14~5\ : std_logic;
SIGNAL \u2|bcd3_ist|Add14~6_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add14~7\ : std_logic;
SIGNAL \u2|bcd3_ist|Add14~8_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add16~1\ : std_logic;
SIGNAL \u2|bcd3_ist|Add16~2_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add16~3\ : std_logic;
SIGNAL \u2|bcd3_ist|Add16~4_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add16~5\ : std_logic;
SIGNAL \u2|bcd3_ist|Add16~6_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add16~7\ : std_logic;
SIGNAL \u2|bcd3_ist|Add16~8_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add18~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add18~3\ : std_logic;
SIGNAL \u2|bcd3_ist|Add18~4_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add18~5\ : std_logic;
SIGNAL \u2|bcd3_ist|Add18~6_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add18~7\ : std_logic;
SIGNAL \u2|bcd3_ist|Add18~8_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rese[1]~7\ : std_logic;
SIGNAL \u2|bcd3_ist|rese[2]~8_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rese[2]~9\ : std_logic;
SIGNAL \u2|bcd3_ist|rese[3]~10_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add1~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add2~6_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add4~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add4~2_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add4~4_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add4~6_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add6~2_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add6~4_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add7~4_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add7~7\ : std_logic;
SIGNAL \u2|bcd2_ist|Add7~8_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add8~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add8~2_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add8~6_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add10~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add10~2_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add10~4_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add12~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add12~4_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add14~4_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add14~7\ : std_logic;
SIGNAL \u2|bcd2_ist|Add14~8_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add15~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add16~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add16~4_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add18~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add18~4_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add20~2_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add14~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add14~4_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add14~7\ : std_logic;
SIGNAL \u2|bcd1_ist|Add14~8_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add16~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add16~4_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add18~2_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add18~4_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rese[2]~9\ : std_logic;
SIGNAL \u2|bcd1_ist|rese[3]~10_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rese[0]~5\ : std_logic;
SIGNAL \u2|bcd2_ist|rese[1]~6_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rese[1]~7\ : std_logic;
SIGNAL \u2|bcd2_ist|rese[2]~8_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rese[2]~9\ : std_logic;
SIGNAL \u2|bcd2_ist|rese[3]~10_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rese[0]~5\ : std_logic;
SIGNAL \u2|bcd8_ist|rese[1]~6_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rese[1]~7\ : std_logic;
SIGNAL \u2|bcd8_ist|rese[2]~8_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rese[2]~9\ : std_logic;
SIGNAL \u2|bcd8_ist|rese[3]~10_combout\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a31\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a30\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a29\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a20\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a17\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a16\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a11\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a10\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a7\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a6\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a5\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a3\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|Add4~4_combout\ : std_logic;
SIGNAL \u2|Add4~6_combout\ : std_logic;
SIGNAL \u2|Add4~8_combout\ : std_logic;
SIGNAL \u2|Add4~10_combout\ : std_logic;
SIGNAL \u2|Add4~14_combout\ : std_logic;
SIGNAL \u2|Add4~16_combout\ : std_logic;
SIGNAL \u2|Add4~18_combout\ : std_logic;
SIGNAL \u2|Add4~20_combout\ : std_logic;
SIGNAL \u2|Add4~25\ : std_logic;
SIGNAL \u2|Add4~26_combout\ : std_logic;
SIGNAL \u2|Add4~27\ : std_logic;
SIGNAL \u2|Add4~28_combout\ : std_logic;
SIGNAL \u2|Add4~29\ : std_logic;
SIGNAL \u2|Add6~6_combout\ : std_logic;
SIGNAL \u2|Add6~8_combout\ : std_logic;
SIGNAL \u2|Add6~14_combout\ : std_logic;
SIGNAL \u2|Add6~22_combout\ : std_logic;
SIGNAL \u2|Add5~6_combout\ : std_logic;
SIGNAL \u2|Add7~4_combout\ : std_logic;
SIGNAL \u2|Add7~16_combout\ : std_logic;
SIGNAL \u2|Add7~18_combout\ : std_logic;
SIGNAL \u2|Add7~22_combout\ : std_logic;
SIGNAL \u2|Add3~8_combout\ : std_logic;
SIGNAL \u2|Add0~2_combout\ : std_logic;
SIGNAL \u2|Add0~4_combout\ : std_logic;
SIGNAL \u2|Add0~16_combout\ : std_logic;
SIGNAL \u2|Add2~4_combout\ : std_logic;
SIGNAL \u2|Add2~8_combout\ : std_logic;
SIGNAL \u2|Add2~14_combout\ : std_logic;
SIGNAL \u2|Add1~6_combout\ : std_logic;
SIGNAL \u2|Add1~18_combout\ : std_logic;
SIGNAL \u2|Add1~29\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u2|Add4~30_combout\ : std_logic;
SIGNAL \u2|Add1~30_combout\ : std_logic;
SIGNAL \u1|state.IDLE~q\ : std_logic;
SIGNAL \u1|Selector1~2_combout\ : std_logic;
SIGNAL \u1|LessThan0~1_combout\ : std_logic;
SIGNAL \u3|u1|Selector5~0_combout\ : std_logic;
SIGNAL \u3|u1|Selector5~5_combout\ : std_logic;
SIGNAL \u3|u1|presult~q\ : std_logic;
SIGNAL \u1|state~35_combout\ : std_logic;
SIGNAL \u1|state~39_combout\ : std_logic;
SIGNAL \u1|state~43_combout\ : std_logic;
SIGNAL \u3|txdata[0]~19_combout\ : std_logic;
SIGNAL \u3|uart_stat.001~q\ : std_logic;
SIGNAL \u3|txdata[0]~21_combout\ : std_logic;
SIGNAL \u3|txdata~25_combout\ : std_logic;
SIGNAL \u3|txdata~27_combout\ : std_logic;
SIGNAL \u3|txdata~28_combout\ : std_logic;
SIGNAL \u3|txdata~29_combout\ : std_logic;
SIGNAL \u3|txdata~30_combout\ : std_logic;
SIGNAL \u3|txdata~31_combout\ : std_logic;
SIGNAL \u3|txdata~32_combout\ : std_logic;
SIGNAL \u3|txdata~33_combout\ : std_logic;
SIGNAL \u3|txdata~34_combout\ : std_logic;
SIGNAL \u3|txdata~35_combout\ : std_logic;
SIGNAL \u3|txdata~36_combout\ : std_logic;
SIGNAL \u3|txdata~37_combout\ : std_logic;
SIGNAL \u3|txdata~41_combout\ : std_logic;
SIGNAL \u3|txdata~42_combout\ : std_logic;
SIGNAL \u3|txdata[3]~45_combout\ : std_logic;
SIGNAL \u3|txdata~46_combout\ : std_logic;
SIGNAL \u3|txdata[3]~47_combout\ : std_logic;
SIGNAL \u3|txdata~49_combout\ : std_logic;
SIGNAL \u3|txdata~50_combout\ : std_logic;
SIGNAL \u3|txdata~52_combout\ : std_logic;
SIGNAL \u3|txdata~53_combout\ : std_logic;
SIGNAL \u3|txdata~54_combout\ : std_logic;
SIGNAL \u3|txdata~56_combout\ : std_logic;
SIGNAL \u3|txdata~57_combout\ : std_logic;
SIGNAL \u3|txdata[3]~58_combout\ : std_logic;
SIGNAL \u3|txdata~59_combout\ : std_logic;
SIGNAL \u3|txdata~60_combout\ : std_logic;
SIGNAL \u3|txdata~61_combout\ : std_logic;
SIGNAL \u3|txdata~62_combout\ : std_logic;
SIGNAL \u3|txdata~63_combout\ : std_logic;
SIGNAL \u3|txdata~64_combout\ : std_logic;
SIGNAL \u3|txdata~65_combout\ : std_logic;
SIGNAL \u3|txdata~67_combout\ : std_logic;
SIGNAL \u3|txdata~69_combout\ : std_logic;
SIGNAL \u3|txdata[3]~71_combout\ : std_logic;
SIGNAL \u3|txdata~72_combout\ : std_logic;
SIGNAL \u3|txdata~74_combout\ : std_logic;
SIGNAL \u3|txdata~77_combout\ : std_logic;
SIGNAL \u3|txdata~78_combout\ : std_logic;
SIGNAL \u3|txdata~79_combout\ : std_logic;
SIGNAL \u3|txdata~84_combout\ : std_logic;
SIGNAL \u3|txdata~85_combout\ : std_logic;
SIGNAL \u3|txdata[3]~86_combout\ : std_logic;
SIGNAL \u3|txdata~87_combout\ : std_logic;
SIGNAL \u3|txdata~88_combout\ : std_logic;
SIGNAL \u3|txdata~91_combout\ : std_logic;
SIGNAL \u3|txdata~92_combout\ : std_logic;
SIGNAL \u3|txdata~93_combout\ : std_logic;
SIGNAL \u3|txdata~96_combout\ : std_logic;
SIGNAL \u3|txdata~97_combout\ : std_logic;
SIGNAL \u3|txdata~98_combout\ : std_logic;
SIGNAL \u3|txdata~99_combout\ : std_logic;
SIGNAL \u3|txdata~100_combout\ : std_logic;
SIGNAL \u3|txdata~101_combout\ : std_logic;
SIGNAL \u3|txdata~102_combout\ : std_logic;
SIGNAL \u3|txdata~103_combout\ : std_logic;
SIGNAL \u3|txdata~104_combout\ : std_logic;
SIGNAL \u3|txdata~105_combout\ : std_logic;
SIGNAL \u3|u1|cnt~7_combout\ : std_logic;
SIGNAL \u3|u1|cnt~9_combout\ : std_logic;
SIGNAL \u3|txdata[2]~109_combout\ : std_logic;
SIGNAL \u3|txdata~110_combout\ : std_logic;
SIGNAL \u3|txdata[2]~111_combout\ : std_logic;
SIGNAL \u3|txdata[2]~112_combout\ : std_logic;
SIGNAL \u3|txdata~113_combout\ : std_logic;
SIGNAL \u3|txdata~118_combout\ : std_logic;
SIGNAL \u3|txdata[2]~134_combout\ : std_logic;
SIGNAL \u3|txdata[2]~140_combout\ : std_logic;
SIGNAL \u3|txdata[2]~141_combout\ : std_logic;
SIGNAL \u3|txdata~146_combout\ : std_logic;
SIGNAL \u3|txdata~148_combout\ : std_logic;
SIGNAL \u3|txdata~156_combout\ : std_logic;
SIGNAL \u3|txdata[2]~162_combout\ : std_logic;
SIGNAL \u3|txdata[2]~164_combout\ : std_logic;
SIGNAL \u3|txdata[2]~168_combout\ : std_logic;
SIGNAL \u3|txdata~178_combout\ : std_logic;
SIGNAL \u3|txdata~179_combout\ : std_logic;
SIGNAL \u3|txdata~180_combout\ : std_logic;
SIGNAL \u3|txdata~181_combout\ : std_logic;
SIGNAL \u3|txdata~182_combout\ : std_logic;
SIGNAL \u3|txdata~183_combout\ : std_logic;
SIGNAL \u3|txdata~184_combout\ : std_logic;
SIGNAL \u3|txdata~185_combout\ : std_logic;
SIGNAL \u3|txdata~186_combout\ : std_logic;
SIGNAL \u3|txdata~208_combout\ : std_logic;
SIGNAL \u3|txdata~220_combout\ : std_logic;
SIGNAL \u3|u1|presult~0_combout\ : std_logic;
SIGNAL \u3|u1|presult~1_combout\ : std_logic;
SIGNAL \u3|u1|Selector7~0_combout\ : std_logic;
SIGNAL \u3|u1|presult~2_combout\ : std_logic;
SIGNAL \u3|u1|presult~3_combout\ : std_logic;
SIGNAL \u3|u1|idle~q\ : std_logic;
SIGNAL \u3|uart_stat~9_combout\ : std_logic;
SIGNAL \u3|Equal0~1_combout\ : std_logic;
SIGNAL \u3|uart_stat~10_combout\ : std_logic;
SIGNAL \u3|u1|idle~0_combout\ : std_logic;
SIGNAL \u3|u1|idle~1_combout\ : std_logic;
SIGNAL \u3|uart_stat.010~q\ : std_logic;
SIGNAL \u2|bcd5_ist|LessThan1~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~2_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~6_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~9_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~10_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~11_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|LessThan0~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~1_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|LessThan1~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~2_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~3_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~4_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~5_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~6_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~13_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add13~2_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~17_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add19~2_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~23_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~25_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|LessThan1~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~2_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~3_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~4_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~9_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~10_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~11_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~12_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~13_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~14_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add13~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add13~1_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add13~2_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|LessThan6~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~15_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~16_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|LessThan7~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~17_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~18_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~19_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~20_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~21_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~22_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add19~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add19~1_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add19~2_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~23_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~24_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~2_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~3_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~4_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~9_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~10_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~11_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~12_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~13_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~14_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add13~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add13~1_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add13~2_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|LessThan6~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~15_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~16_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|LessThan7~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~17_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~18_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~19_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~20_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~21_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~22_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add19~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add19~1_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add19~2_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~23_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~12_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add13~1_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~17_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~18_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add13~2_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~21_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add19~1_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add19~2_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~28_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~26_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~27_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~28_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~27_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~28_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~1_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|LessThan1~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~2_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~3_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~4_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add13~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add13~2_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add19~1_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~24_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|LessThan0~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~1_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|LessThan1~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~2_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~3_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~4_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~5_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~6_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~9_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~10_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~11_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~29_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~6_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|LessThan3~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~8_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|LessThan4~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~9_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~10_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~11_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~25_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~12_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~13_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~14_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~15_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~16_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~17_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add13~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add13~1_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add13~2_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|LessThan7~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~20_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~21_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~22_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~23_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~24_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~25_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add19~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add19~1_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add19~2_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~26_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~27_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~27_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~28_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~9_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add13~2_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add19~1_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add19~2_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~23_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~12_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add13~2_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~20_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add19~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~27_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~28_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~25_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~26_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~27_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~28_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~25_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~26_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~27_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~28_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~29_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~30_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~30_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~31_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~32_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~33_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~29_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~30_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~31_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~32_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~33_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~29_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~30_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~31_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~29_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~30_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~31_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~29_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~30_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~32_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~33_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~30_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~31_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~32_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~33_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~34_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~32_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~33_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~29_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~30_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~31_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~32_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~33_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~32_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~33_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~32_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~34_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~35_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~34_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~35_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~37_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~38_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~34_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~35_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~36_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~37_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~36_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~37_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~36_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~37_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~39_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~34_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~35_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~36_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~35_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~35_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~36_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~37_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~38_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~39_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~37_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~38_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~39_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~39_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~40_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~42_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~43_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~41_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~42_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~41_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~42_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~44_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~45_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~41_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~42_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~43_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~44_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~43_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~44_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~45_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~45_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~42_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~43_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~41_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~46_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~47_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~44_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~45_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~44_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~45_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~46_combout\ : std_logic;
SIGNAL \u3|uart_stat~12_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[1][3]~q\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr29~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr30~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr22~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr12~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr13~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr27~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr8~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr18~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr19~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr2~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rhex[2][1]~q\ : std_logic;
SIGNAL \u2|bcd7_ist|Decoder2~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rhex[1][3]~q\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr23~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr25~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr29~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr30~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr21~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr22~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr20~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr12~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr13~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr17~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr9~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr10~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr14~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr15~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rhexd~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr6~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr3~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr0~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr2~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rhex[2][3]~q\ : std_logic;
SIGNAL \u2|bcd6_ist|Decoder2~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rhex[1][1]~q\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr23~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr26~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr29~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr21~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr22~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr12~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr17~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr9~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr10~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr24~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr14~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr15~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr16~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rhexd~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr5~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr6~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhex[3][0]~q\ : std_logic;
SIGNAL \u2|bcd8_ist|rhex[2][1]~q\ : std_logic;
SIGNAL \u2|bcd8_ist|Decoder2~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhex[1][1]~q\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr23~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr26~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr29~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr30~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr21~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr22~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr17~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr9~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr10~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr24~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr14~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr15~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr16~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhexd~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr5~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr6~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr7~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr0~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr2~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr23~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr14~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhexd~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr5~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr7~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr1~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rhex[3][3]~q\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr0~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr2~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Decoder2~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rhex[1][0]~q\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr23~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr25~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr30~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr28~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr22~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr12~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr13~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr8~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr18~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr19~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr15~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rhexd~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr5~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr6~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr7~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr4~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr1~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhex[1][1]~q\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr25~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr26~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr29~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr30~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr21~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr22~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr20~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr12~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr17~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr9~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr19~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr29~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr30~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[2][1]~q\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr21~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr22~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[3][3]~q\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr12~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr27~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr17~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr18~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr19~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Decoder2~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr23~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr24~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr14~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr6~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr0~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rhex[3][3]~q\ : std_logic;
SIGNAL \u2|bcd2_ist|rhex[2][1]~q\ : std_logic;
SIGNAL \u2|bcd2_ist|Decoder2~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rhex[1][0]~q\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr23~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr26~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr29~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr30~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr28~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr21~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr22~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr12~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr13~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr11~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr27~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr17~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr9~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr19~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr14~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr15~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rhexd~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr6~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr7~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr2~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr23~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr14~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr15~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhexd~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr6~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr3~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr4~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr0~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr1~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr0~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr1~0_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[0][17]~1_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[0][16]~2_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[0][15]~3_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[0][13]~6_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[1][7]~7_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[0][10]~9_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[2][9]~13_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[2][8]~14_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[2][7]~combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[2][6]~15_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[0][17]~1_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[1][12]~combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[0][15]~3_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[1][10]~4_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[0][13]~6_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[1][7]~7_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[0][10]~9_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[0][9]~10_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[3][6]~12_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[2][9]~13_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[2][8]~14_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[1][13]~0_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[0][16]~2_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[0][15]~3_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[1][10]~4_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[1][9]~5_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[1][8]~combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[1][7]~7_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[0][10]~9_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[2][9]~13_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[2][7]~combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[1][13]~0_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[0][16]~2_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[1][10]~4_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[0][13]~6_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[1][8]~combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[1][7]~7_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[0][10]~9_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[2][9]~13_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[2][8]~14_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[2][7]~combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[2][6]~15_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[0][17]~1_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[0][16]~2_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[0][15]~3_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[1][9]~5_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[1][7]~7_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[0][10]~9_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[0][9]~10_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[2][9]~13_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[2][8]~14_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[0][18]~combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[0][17]~combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[0][16]~combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[1][11]~1_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[1][9]~4_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[1][8]~6_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[1][6]~8_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[0][9]~combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[0][8]~combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[3][6]~9_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[2][8]~combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[1][13]~0_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[0][16]~2_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[0][15]~4_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[1][9]~6_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[1][8]~8_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[1][6]~10_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[2][6]~15_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[0][18]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[0][17]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[0][16]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[0][15]~2_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[0][13]~5_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[1][8]~6_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[1][7]~7_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[1][6]~8_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[0][9]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[0][8]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \u2|ch5_vol~7_combout\ : std_logic;
SIGNAL \u2|ch5_reg~3_combout\ : std_logic;
SIGNAL \u2|ch5_reg~7_combout\ : std_logic;
SIGNAL \u2|ch5_reg~10_combout\ : std_logic;
SIGNAL \u2|ch7_vol~9_combout\ : std_logic;
SIGNAL \u2|ch7_vol~14_combout\ : std_logic;
SIGNAL \u2|ch7_reg~4_combout\ : std_logic;
SIGNAL \u2|ch6_vol~8_combout\ : std_logic;
SIGNAL \u2|ch6_vol~12_combout\ : std_logic;
SIGNAL \u2|ch6_reg~4_combout\ : std_logic;
SIGNAL \u2|ch8_vol~4_combout\ : std_logic;
SIGNAL \u2|ch8_vol~9_combout\ : std_logic;
SIGNAL \u2|ch8_vol~12_combout\ : std_logic;
SIGNAL \u2|ch8_reg~3_combout\ : std_logic;
SIGNAL \u2|ch8_reg~11_combout\ : std_logic;
SIGNAL \u2|ch8_reg~13_combout\ : std_logic;
SIGNAL \u2|ch4_vol~6_combout\ : std_logic;
SIGNAL \u2|ch4_vol~11_combout\ : std_logic;
SIGNAL \u2|ch4_reg~2_combout\ : std_logic;
SIGNAL \u2|ch1_vol~5_combout\ : std_logic;
SIGNAL \u2|ch1_reg~3_combout\ : std_logic;
SIGNAL \u2|ch3_vol~9_combout\ : std_logic;
SIGNAL \u2|ch3_vol~15_combout\ : std_logic;
SIGNAL \u2|ch2_vol~7_combout\ : std_logic;
SIGNAL \u2|ch2_vol~9_combout\ : std_logic;
SIGNAL \u2|ch2_vol~11_combout\ : std_logic;
SIGNAL \u2|ch2_reg~4_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[0][19]~combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[2][11]~combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[1][16]~combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[3][8]~17_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[2][13]~20_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[1][18]~21_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[2][15]~22_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[3][12]~combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[3][13]~24_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[2][18]~combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[3][15]~25_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[3][16]~26_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[3][17]~combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[2][19]~combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[2][18]~combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[2][17]~combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[2][16]~19_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[2][15]~20_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[3][9]~21_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[3][8]~23_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[2][11]~combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[1][19]~combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[1][18]~24_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[1][17]~25_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[1][15]~26_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[3][17]~combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[3][16]~16_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[3][15]~17_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[2][17]~combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[2][16]~19_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[3][11]~combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[3][10]~combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[2][13]~22_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[3][8]~23_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[2][11]~combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[1][19]~combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[1][17]~25_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[1][16]~combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[0][19]~combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[3][17]~combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[2][19]~combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[2][18]~combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[2][17]~combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[3][12]~combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[2][15]~19_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[2][13]~21_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[2][12]~combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[2][11]~combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[1][16]~combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[1][15]~25_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[3][17]~combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[3][16]~16_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[3][15]~17_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[2][18]~combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[3][13]~18_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[3][12]~combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[3][11]~combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[3][9]~21_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[2][12]~combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[3][7]~combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[1][18]~24_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[1][17]~25_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[1][16]~combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[0][19]~combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[3][17]~combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[3][18]~combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[0][19]~combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[2][11]~combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[1][16]~12_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[2][12]~combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[1][17]~14_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[2][13]~15_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[1][18]~16_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[3][10]~17_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[1][19]~18_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[2][15]~19_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[2][16]~combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[3][13]~20_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[2][18]~21_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[2][19]~combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[3][16]~23_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[3][17]~combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[1][15]~16_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[3][7]~combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[2][12]~combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[1][17]~19_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[2][13]~20_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[1][18]~21_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[1][19]~23_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[3][11]~combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[2][16]~combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[2][17]~combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[3][15]~27_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[2][19]~combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[3][16]~28_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[3][17]~combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[3][18]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[3][15]~11_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[2][17]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[3][12]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[2][15]~14_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[3][10]~15_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[2][13]~16_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[2][12]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[3][7]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[1][19]~18_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[1][18]~19_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[1][17]~20_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[1][16]~21_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[1][15]~22_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[3][18]~combout\ : std_logic;
SIGNAL \u2|ch2_reg~15_combout\ : std_logic;
SIGNAL \u3|txdata~269_combout\ : std_logic;
SIGNAL \u3|txdata~270_combout\ : std_logic;
SIGNAL \u3|txdata~271_combout\ : std_logic;
SIGNAL \u3|txdata~272_combout\ : std_logic;
SIGNAL \u3|uart_ad[65][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[89][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[91][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[75][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[105][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[61][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[79][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[77][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[93][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[47][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[9][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[63][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[37][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[49][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[35][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[33][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[51][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[21][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[7][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[5][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[23][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[19][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[107][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[108][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[24][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[10][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[8][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[94][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[92][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[106][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[78][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[38][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[80][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[64][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[66][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[22][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[50][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[52][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[36][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[103][3]~combout\ : std_logic;
SIGNAL \u3|uart_ad[88][2]~combout\ : std_logic;
SIGNAL \u3|uart_ad[74][2]~combout\ : std_logic;
SIGNAL \u3|uart_ad[106][2]~combout\ : std_logic;
SIGNAL \u3|uart_ad[80][2]~combout\ : std_logic;
SIGNAL \u3|uart_ad[64][2]~combout\ : std_logic;
SIGNAL \u3|uart_ad[94][2]~combout\ : std_logic;
SIGNAL \u3|uart_ad[78][2]~combout\ : std_logic;
SIGNAL \u3|uart_ad[108][2]~combout\ : std_logic;
SIGNAL \u3|uart_ad[7][2]~combout\ : std_logic;
SIGNAL \u3|uart_ad[33][2]~combout\ : std_logic;
SIGNAL \u3|uart_ad[19][2]~combout\ : std_logic;
SIGNAL \u3|uart_ad[37][2]~combout\ : std_logic;
SIGNAL \u3|uart_ad[4][2]~combout\ : std_logic;
SIGNAL \u3|uart_ad[18][2]~combout\ : std_logic;
SIGNAL \u3|uart_ad[10][2]~combout\ : std_logic;
SIGNAL \u3|uart_ad[60][2]~combout\ : std_logic;
SIGNAL \u3|uart_ad[52][2]~combout\ : std_logic;
SIGNAL \u3|uart_ad[66][1]~combout\ : std_logic;
SIGNAL \u3|uart_ad[88][1]~combout\ : std_logic;
SIGNAL \u3|uart_ad[74][1]~combout\ : std_logic;
SIGNAL \u3|uart_ad[106][1]~combout\ : std_logic;
SIGNAL \u3|uart_ad[80][1]~combout\ : std_logic;
SIGNAL \u3|uart_ad[64][1]~combout\ : std_logic;
SIGNAL \u3|uart_ad[94][1]~combout\ : std_logic;
SIGNAL \u3|uart_ad[92][1]~combout\ : std_logic;
SIGNAL \u3|uart_ad[102][1]~combout\ : std_logic;
SIGNAL \u3|uart_ad[78][1]~combout\ : std_logic;
SIGNAL \u3|uart_ad[91][1]~combout\ : std_logic;
SIGNAL \u3|uart_ad[105][1]~combout\ : std_logic;
SIGNAL \u3|uart_ad[23][1]~combout\ : std_logic;
SIGNAL \u3|uart_ad[49][1]~combout\ : std_logic;
SIGNAL \u3|uart_ad[22][1]~combout\ : std_logic;
SIGNAL \u3|uart_ad[10][1]~combout\ : std_logic;
SIGNAL \u3|uart_ad[103][1]~combout\ : std_logic;
SIGNAL \u3|uart_ad[63][0]~combout\ : std_logic;
SIGNAL \u3|uart_ad[51][0]~combout\ : std_logic;
SIGNAL \u3|uart_ad[107][0]~combout\ : std_logic;
SIGNAL \u3|uart_ad[92][0]~combout\ : std_logic;
SIGNAL \u3|uart_ad[106][0]~combout\ : std_logic;
SIGNAL \u3|uart_ad[108][0]~combout\ : std_logic;
SIGNAL \u3|uart_ad[22][0]~combout\ : std_logic;
SIGNAL \u3|uart_ad[52][0]~combout\ : std_logic;
SIGNAL \first_data~input_o\ : std_logic;
SIGNAL \rx~input_o\ : std_logic;
SIGNAL \u2|bcd4_ist|resb[0]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|resa[0]~feeder_combout\ : std_logic;
SIGNAL \u2|ch4_sig[2]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhexc[13]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhexc[13]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhexc[12]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhexc[13]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhexb[8]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[1][3]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rhex[2][1]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rhex[1][3]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rhex[2][3]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rhex[1][1]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhex[3][0]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhex[1][1]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rhex[3][3]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rhex[1][0]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[2][1]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[3][3]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rhex[3][3]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rhex[2][1]~feeder_combout\ : std_logic;
SIGNAL \ad_os[0]~output_o\ : std_logic;
SIGNAL \ad_os[1]~output_o\ : std_logic;
SIGNAL \ad_os[2]~output_o\ : std_logic;
SIGNAL \ad_cs~output_o\ : std_logic;
SIGNAL \ad_rd~output_o\ : std_logic;
SIGNAL \ad_reset~output_o\ : std_logic;
SIGNAL \ad_convstab~output_o\ : std_logic;
SIGNAL \tx~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \ad_busy~input_o\ : std_logic;
SIGNAL \u1|i[0]~6_combout\ : std_logic;
SIGNAL \u1|i[0]~7\ : std_logic;
SIGNAL \u1|i[1]~8_combout\ : std_logic;
SIGNAL \u1|cnt[1]~16_combout\ : std_logic;
SIGNAL \u1|cnt[1]~17\ : std_logic;
SIGNAL \u1|cnt[2]~18_combout\ : std_logic;
SIGNAL \u1|cnt[2]~19\ : std_logic;
SIGNAL \u1|cnt[3]~20_combout\ : std_logic;
SIGNAL \u1|cnt[3]~21\ : std_logic;
SIGNAL \u1|cnt[4]~23\ : std_logic;
SIGNAL \u1|cnt[5]~24_combout\ : std_logic;
SIGNAL \u1|cnt[5]~25\ : std_logic;
SIGNAL \u1|cnt[6]~27\ : std_logic;
SIGNAL \u1|cnt[7]~29\ : std_logic;
SIGNAL \u1|cnt[8]~30_combout\ : std_logic;
SIGNAL \u1|cnt[8]~31\ : std_logic;
SIGNAL \u1|cnt[9]~32_combout\ : std_logic;
SIGNAL \u1|cnt[9]~33\ : std_logic;
SIGNAL \u1|cnt[10]~34_combout\ : std_logic;
SIGNAL \u1|cnt[10]~35\ : std_logic;
SIGNAL \u1|cnt[11]~36_combout\ : std_logic;
SIGNAL \u1|cnt[11]~37\ : std_logic;
SIGNAL \u1|cnt[12]~38_combout\ : std_logic;
SIGNAL \u1|cnt[12]~39\ : std_logic;
SIGNAL \u1|cnt[13]~40_combout\ : std_logic;
SIGNAL \u1|cnt[13]~41\ : std_logic;
SIGNAL \u1|cnt[14]~42_combout\ : std_logic;
SIGNAL \u1|LessThan0~3_combout\ : std_logic;
SIGNAL \u1|cnt[0]~15_combout\ : std_logic;
SIGNAL \u1|LessThan0~0_combout\ : std_logic;
SIGNAL \u1|LessThan0~2_combout\ : std_logic;
SIGNAL \u1|LessThan0~4_combout\ : std_logic;
SIGNAL \u1|ad_reset~feeder_combout\ : std_logic;
SIGNAL \u1|ad_reset~q\ : std_logic;
SIGNAL \u1|state~52_combout\ : std_logic;
SIGNAL \u1|i[1]~9\ : std_logic;
SIGNAL \u1|i[2]~10_combout\ : std_logic;
SIGNAL \u1|i[2]~11\ : std_logic;
SIGNAL \u1|i[3]~12_combout\ : std_logic;
SIGNAL \u1|Equal1~0_combout\ : std_logic;
SIGNAL \u1|i[3]~13\ : std_logic;
SIGNAL \u1|i[4]~14_combout\ : std_logic;
SIGNAL \u1|state~48_combout\ : std_logic;
SIGNAL \u1|state.READ_CH6~q\ : std_logic;
SIGNAL \u1|state~53_combout\ : std_logic;
SIGNAL \u1|state.READ_CH7~q\ : std_logic;
SIGNAL \u1|state~54_combout\ : std_logic;
SIGNAL \u1|state.READ_CH8~q\ : std_logic;
SIGNAL \u1|state~33_combout\ : std_logic;
SIGNAL \u1|state.READ_DONE~q\ : std_logic;
SIGNAL \u1|i[0]~19_combout\ : std_logic;
SIGNAL \u1|state~36_combout\ : std_logic;
SIGNAL \u1|state~38_combout\ : std_logic;
SIGNAL \u1|state~32_combout\ : std_logic;
SIGNAL \u1|state~45_combout\ : std_logic;
SIGNAL \u1|state.Wait_1~q\ : std_logic;
SIGNAL \u1|state~37_combout\ : std_logic;
SIGNAL \u1|i[0]~16_combout\ : std_logic;
SIGNAL \u1|i[0]~17_combout\ : std_logic;
SIGNAL \u1|i[0]~18_combout\ : std_logic;
SIGNAL \u1|Equal3~0_combout\ : std_logic;
SIGNAL \u1|state~44_combout\ : std_logic;
SIGNAL \u1|state.AD_CONV~q\ : std_logic;
SIGNAL \u1|state~40_combout\ : std_logic;
SIGNAL \u1|state~41_combout\ : std_logic;
SIGNAL \u1|state~46_combout\ : std_logic;
SIGNAL \u1|state.Wait_busy~q\ : std_logic;
SIGNAL \u1|state~34_combout\ : std_logic;
SIGNAL \u1|state~42_combout\ : std_logic;
SIGNAL \u1|state.READ_CH1~q\ : std_logic;
SIGNAL \u1|Selector0~0_combout\ : std_logic;
SIGNAL \u1|ad_cs~q\ : std_logic;
SIGNAL \u1|Selector1~0_combout\ : std_logic;
SIGNAL \u1|state~47_combout\ : std_logic;
SIGNAL \u1|state.READ_CH2~q\ : std_logic;
SIGNAL \u1|state~49_combout\ : std_logic;
SIGNAL \u1|state.READ_CH3~q\ : std_logic;
SIGNAL \u1|state~50_combout\ : std_logic;
SIGNAL \u1|state.READ_CH4~q\ : std_logic;
SIGNAL \u1|Selector1~1_combout\ : std_logic;
SIGNAL \u1|Selector1~3_combout\ : std_logic;
SIGNAL \u1|ad_rd~feeder_combout\ : std_logic;
SIGNAL \u1|ad_rd~q\ : std_logic;
SIGNAL \u1|Selector2~0_combout\ : std_logic;
SIGNAL \u1|ad_convstab~q\ : std_logic;
SIGNAL \u3|u0|Add0~0_combout\ : std_logic;
SIGNAL \u3|u0|Add0~15\ : std_logic;
SIGNAL \u3|u0|Add0~17\ : std_logic;
SIGNAL \u3|u0|Add0~18_combout\ : std_logic;
SIGNAL \u3|u0|Add0~6_combout\ : std_logic;
SIGNAL \u3|u0|Equal0~1_combout\ : std_logic;
SIGNAL \u3|u0|Add0~19\ : std_logic;
SIGNAL \u3|u0|Add0~20_combout\ : std_logic;
SIGNAL \u3|u0|Add0~21\ : std_logic;
SIGNAL \u3|u0|Add0~22_combout\ : std_logic;
SIGNAL \u3|u0|Add0~23\ : std_logic;
SIGNAL \u3|u0|Add0~24_combout\ : std_logic;
SIGNAL \u3|u0|Add0~25\ : std_logic;
SIGNAL \u3|u0|Add0~27\ : std_logic;
SIGNAL \u3|u0|Add0~28_combout\ : std_logic;
SIGNAL \u3|u0|Equal0~2_combout\ : std_logic;
SIGNAL \u3|u0|Add0~4_combout\ : std_logic;
SIGNAL \u3|u0|cnt~3_combout\ : std_logic;
SIGNAL \u3|u0|Add0~10_combout\ : std_logic;
SIGNAL \u3|u0|Add0~12_combout\ : std_logic;
SIGNAL \u3|u0|cnt~2_combout\ : std_logic;
SIGNAL \u3|u0|Equal1~0_combout\ : std_logic;
SIGNAL \u3|u0|Equal1~1_combout\ : std_logic;
SIGNAL \u3|u0|Equal1~2_combout\ : std_logic;
SIGNAL \u3|u0|cnt~1_combout\ : std_logic;
SIGNAL \u3|u0|Add0~1\ : std_logic;
SIGNAL \u3|u0|Add0~3\ : std_logic;
SIGNAL \u3|u0|Add0~5\ : std_logic;
SIGNAL \u3|u0|Add0~7\ : std_logic;
SIGNAL \u3|u0|Add0~8_combout\ : std_logic;
SIGNAL \u3|u0|Add0~9\ : std_logic;
SIGNAL \u3|u0|Add0~11\ : std_logic;
SIGNAL \u3|u0|Add0~13\ : std_logic;
SIGNAL \u3|u0|Add0~14_combout\ : std_logic;
SIGNAL \u3|u0|Add0~16_combout\ : std_logic;
SIGNAL \u3|u0|cnt~0_combout\ : std_logic;
SIGNAL \u3|u0|Equal0~0_combout\ : std_logic;
SIGNAL \u3|u0|Equal0~3_combout\ : std_logic;
SIGNAL \u3|u0|Equal0~4_combout\ : std_logic;
SIGNAL \u3|u0|clkout~0_combout\ : std_logic;
SIGNAL \u3|u0|clkout~feeder_combout\ : std_logic;
SIGNAL \u3|u0|clkout~q\ : std_logic;
SIGNAL \u3|u0|clkout~clkctrl_outclk\ : std_logic;
SIGNAL \rst_n~input_o\ : std_logic;
SIGNAL \u3|uart_cnt[0]~16_combout\ : std_logic;
SIGNAL \u3|uart_cnt[3]~24_combout\ : std_logic;
SIGNAL \u3|uart_cnt[11]~19_combout\ : std_logic;
SIGNAL \u3|Equal3~1_combout\ : std_logic;
SIGNAL \u3|uart_cnt[5]~28_combout\ : std_logic;
SIGNAL \u3|uart_cnt[6]~30_combout\ : std_logic;
SIGNAL \u3|Equal3~0_combout\ : std_logic;
SIGNAL \u3|uart_cnt[11]~18_combout\ : std_logic;
SIGNAL \u3|uart_cnt[0]~17\ : std_logic;
SIGNAL \u3|uart_cnt[1]~20_combout\ : std_logic;
SIGNAL \u3|uart_cnt[1]~21\ : std_logic;
SIGNAL \u3|uart_cnt[2]~22_combout\ : std_logic;
SIGNAL \u3|uart_cnt[2]~23\ : std_logic;
SIGNAL \u3|uart_cnt[3]~25\ : std_logic;
SIGNAL \u3|uart_cnt[4]~26_combout\ : std_logic;
SIGNAL \u3|uart_cnt[4]~27\ : std_logic;
SIGNAL \u3|uart_cnt[5]~29\ : std_logic;
SIGNAL \u3|uart_cnt[6]~31\ : std_logic;
SIGNAL \u3|uart_cnt[7]~32_combout\ : std_logic;
SIGNAL \u3|uart_cnt[7]~33\ : std_logic;
SIGNAL \u3|uart_cnt[8]~34_combout\ : std_logic;
SIGNAL \u3|uart_cnt[8]~35\ : std_logic;
SIGNAL \u3|uart_cnt[9]~36_combout\ : std_logic;
SIGNAL \u3|uart_cnt[9]~37\ : std_logic;
SIGNAL \u3|uart_cnt[10]~38_combout\ : std_logic;
SIGNAL \u3|uart_cnt[10]~39\ : std_logic;
SIGNAL \u3|uart_cnt[11]~41\ : std_logic;
SIGNAL \u3|uart_cnt[12]~42_combout\ : std_logic;
SIGNAL \u3|uart_cnt[12]~43\ : std_logic;
SIGNAL \u3|uart_cnt[13]~45\ : std_logic;
SIGNAL \u3|uart_cnt[14]~46_combout\ : std_logic;
SIGNAL \u3|uart_cnt[14]~47\ : std_logic;
SIGNAL \u3|uart_cnt[15]~48_combout\ : std_logic;
SIGNAL \u3|txdata[0]~18_combout\ : std_logic;
SIGNAL \u3|txdata[0]~20_combout\ : std_logic;
SIGNAL \u3|txdata[0]~22_combout\ : std_logic;
SIGNAL \u3|txdata[0]~23_combout\ : std_logic;
SIGNAL \u3|wrsig~0_combout\ : std_logic;
SIGNAL \u3|wrsig~q\ : std_logic;
SIGNAL \u3|u1|wrsigbuf~feeder_combout\ : std_logic;
SIGNAL \u3|u1|wrsigbuf~q\ : std_logic;
SIGNAL \u3|u1|wrsigrise~0_combout\ : std_logic;
SIGNAL \u3|u1|wrsigrise~q\ : std_logic;
SIGNAL \u3|u1|cnt~0_combout\ : std_logic;
SIGNAL \u3|u1|Add0~7\ : std_logic;
SIGNAL \u3|u1|Add0~9\ : std_logic;
SIGNAL \u3|u1|Add0~10_combout\ : std_logic;
SIGNAL \u3|u1|cnt~4_combout\ : std_logic;
SIGNAL \u3|u1|cnt[7]~2_combout\ : std_logic;
SIGNAL \u3|u1|Add0~11\ : std_logic;
SIGNAL \u3|u1|Add0~12_combout\ : std_logic;
SIGNAL \u3|u1|cnt~10_combout\ : std_logic;
SIGNAL \u3|u1|cnt[7]~1_combout\ : std_logic;
SIGNAL \u3|u1|cnt[7]~3_combout\ : std_logic;
SIGNAL \u3|u1|Add0~13\ : std_logic;
SIGNAL \u3|u1|Add0~14_combout\ : std_logic;
SIGNAL \u3|u1|cnt~8_combout\ : std_logic;
SIGNAL \u3|u1|cnt~5_combout\ : std_logic;
SIGNAL \u3|u1|Add0~8_combout\ : std_logic;
SIGNAL \u3|u1|cnt~6_combout\ : std_logic;
SIGNAL \u3|u1|WideOr10~0_combout\ : std_logic;
SIGNAL \u3|u1|cnt~15_combout\ : std_logic;
SIGNAL \u3|u1|cnt~14_combout\ : std_logic;
SIGNAL \u3|u1|Equal0~0_combout\ : std_logic;
SIGNAL \u3|u1|cnt[1]~12_combout\ : std_logic;
SIGNAL \u3|u1|cnt[1]~13_combout\ : std_logic;
SIGNAL \u3|u1|cnt~16_combout\ : std_logic;
SIGNAL \u3|u1|Add0~1\ : std_logic;
SIGNAL \u3|u1|Add0~3\ : std_logic;
SIGNAL \u3|u1|Add0~5\ : std_logic;
SIGNAL \u3|u1|Add0~6_combout\ : std_logic;
SIGNAL \u3|u1|cnt~11_combout\ : std_logic;
SIGNAL \u3|u1|Equal0~1_combout\ : std_logic;
SIGNAL \u3|u1|Equal0~2_combout\ : std_logic;
SIGNAL \u3|u1|send~0_combout\ : std_logic;
SIGNAL \u3|u1|send~q\ : std_logic;
SIGNAL \u3|k[0]~9_combout\ : std_logic;
SIGNAL \u3|k[1]~12\ : std_logic;
SIGNAL \u3|k[2]~16\ : std_logic;
SIGNAL \u3|k[3]~18\ : std_logic;
SIGNAL \u3|k[4]~19_combout\ : std_logic;
SIGNAL \u3|Equal3~2_combout\ : std_logic;
SIGNAL \u3|k[0]~14_combout\ : std_logic;
SIGNAL \u3|k[4]~20\ : std_logic;
SIGNAL \u3|k[5]~21_combout\ : std_logic;
SIGNAL \u3|k[5]~22\ : std_logic;
SIGNAL \u3|k[6]~23_combout\ : std_logic;
SIGNAL \u3|k[6]~24\ : std_logic;
SIGNAL \u3|k[7]~26\ : std_logic;
SIGNAL \u3|k[8]~27_combout\ : std_logic;
SIGNAL \u3|Equal1~0_combout\ : std_logic;
SIGNAL \u3|k[3]~17_combout\ : std_logic;
SIGNAL \u3|txdata[3]~24_combout\ : std_logic;
SIGNAL \u3|Equal1~1_combout\ : std_logic;
SIGNAL \u3|k[0]~13_combout\ : std_logic;
SIGNAL \u3|k[0]~10\ : std_logic;
SIGNAL \u3|k[1]~11_combout\ : std_logic;
SIGNAL \u3|txdata~10_combout\ : std_logic;
SIGNAL \u3|k[2]~15_combout\ : std_logic;
SIGNAL \u3|txdata~13_combout\ : std_logic;
SIGNAL \u3|txdata~11_combout\ : std_logic;
SIGNAL \u3|txdata[6]~1_combout\ : std_logic;
SIGNAL \u3|txdata~68_combout\ : std_logic;
SIGNAL \u3|txdata~106_combout\ : std_logic;
SIGNAL \u3|txdata[3]~81_combout\ : std_logic;
SIGNAL \u3|txdata~107_combout\ : std_logic;
SIGNAL \u3|txdata~108_combout\ : std_logic;
SIGNAL \u3|txdata[5]~0_combout\ : std_logic;
SIGNAL \u3|txdata~15_combout\ : std_logic;
SIGNAL \u3|txdata~16_combout\ : std_logic;
SIGNAL \u3|txdata~14_combout\ : std_logic;
SIGNAL \u3|txdata~17_combout\ : std_logic;
SIGNAL \u3|u1|Selector5~1_combout\ : std_logic;
SIGNAL \u3|u1|Selector5~2_combout\ : std_logic;
SIGNAL \u3|u1|Selector5~3_combout\ : std_logic;
SIGNAL \u3|txdata[2]~80_combout\ : std_logic;
SIGNAL \ad_data[12]~input_o\ : std_logic;
SIGNAL \u1|ad_ch8~12_combout\ : std_logic;
SIGNAL \u1|ad_ch8[12]~feeder_combout\ : std_logic;
SIGNAL \u1|ad_ch8[5]~1_combout\ : std_logic;
SIGNAL \ad_data[10]~input_o\ : std_logic;
SIGNAL \u1|ad_ch8~14_combout\ : std_logic;
SIGNAL \ad_data[9]~input_o\ : std_logic;
SIGNAL \u1|ad_ch8~15_combout\ : std_logic;
SIGNAL \ad_data[8]~input_o\ : std_logic;
SIGNAL \u1|ad_ch8~16_combout\ : std_logic;
SIGNAL \ad_data[7]~input_o\ : std_logic;
SIGNAL \u1|ad_ch8~7_combout\ : std_logic;
SIGNAL \ad_data[4]~input_o\ : std_logic;
SIGNAL \u1|ad_ch8~2_combout\ : std_logic;
SIGNAL \ad_data[2]~input_o\ : std_logic;
SIGNAL \u1|ad_ch8~4_combout\ : std_logic;
SIGNAL \ad_data[1]~input_o\ : std_logic;
SIGNAL \u1|ad_ch8~5_combout\ : std_logic;
SIGNAL \ad_data[0]~input_o\ : std_logic;
SIGNAL \u1|ad_ch8~6_combout\ : std_logic;
SIGNAL \u2|Add7~1_cout\ : std_logic;
SIGNAL \u2|Add7~3\ : std_logic;
SIGNAL \u2|Add7~5\ : std_logic;
SIGNAL \u2|Add7~7\ : std_logic;
SIGNAL \u2|Add7~9\ : std_logic;
SIGNAL \u2|Add7~11\ : std_logic;
SIGNAL \u2|Add7~13\ : std_logic;
SIGNAL \u2|Add7~15\ : std_logic;
SIGNAL \u2|Add7~17\ : std_logic;
SIGNAL \u2|Add7~19\ : std_logic;
SIGNAL \u2|Add7~21\ : std_logic;
SIGNAL \u2|Add7~23\ : std_logic;
SIGNAL \u2|Add7~24_combout\ : std_logic;
SIGNAL \u2|ch8_reg~9_combout\ : std_logic;
SIGNAL \u2|Add7~25\ : std_logic;
SIGNAL \u2|Add7~26_combout\ : std_logic;
SIGNAL \ad_data[13]~input_o\ : std_logic;
SIGNAL \u1|ad_ch8~11_combout\ : std_logic;
SIGNAL \u2|ch8_reg~14_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[3][15]~16_combout\ : std_logic;
SIGNAL \ad_data[14]~input_o\ : std_logic;
SIGNAL \u1|ad_ch8~10_combout\ : std_logic;
SIGNAL \u2|Add7~27\ : std_logic;
SIGNAL \u2|Add7~28_combout\ : std_logic;
SIGNAL \u2|ch8_reg~8_combout\ : std_logic;
SIGNAL \u2|Add7~29\ : std_logic;
SIGNAL \u2|Add7~30_combout\ : std_logic;
SIGNAL \u2|ch8_reg~15_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[3][13]~17_combout\ : std_logic;
SIGNAL \u2|Add7~20_combout\ : std_logic;
SIGNAL \u2|ch8_reg~12_combout\ : std_logic;
SIGNAL \ad_data[15]~input_o\ : std_logic;
SIGNAL \u1|ad_ch8~0_combout\ : std_logic;
SIGNAL \u2|ch8_reg~10_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[2][16]~18_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[3][11]~combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[3][10]~combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[3][9]~20_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[3][8]~22_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[3][7]~combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[3][6]~12_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|Add7~10_combout\ : std_logic;
SIGNAL \ad_data[5]~input_o\ : std_logic;
SIGNAL \u1|ad_ch8~9_combout\ : std_logic;
SIGNAL \u2|ch8_reg~7_combout\ : std_logic;
SIGNAL \u2|Add7~8_combout\ : std_logic;
SIGNAL \u2|ch8_reg~0_combout\ : std_logic;
SIGNAL \u2|Add7~14_combout\ : std_logic;
SIGNAL \u2|ch8_reg~5_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[1][19]~combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[1][18]~23_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[1][17]~24_combout\ : std_logic;
SIGNAL \u2|Add7~6_combout\ : std_logic;
SIGNAL \ad_data[3]~input_o\ : std_logic;
SIGNAL \u1|ad_ch8~3_combout\ : std_logic;
SIGNAL \u2|ch8_reg~4_combout\ : std_logic;
SIGNAL \u2|ch8_reg~2_combout\ : std_logic;
SIGNAL \u2|Add7~2_combout\ : std_logic;
SIGNAL \u2|ch8_reg~1_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[0][19]~combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[0][18]~combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[0][17]~1_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[1][12]~combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[0][15]~3_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[1][9]~5_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \u2|Add7~12_combout\ : std_logic;
SIGNAL \ad_data[6]~input_o\ : std_logic;
SIGNAL \u1|ad_ch8~8_combout\ : std_logic;
SIGNAL \u2|ch8_reg~6_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[1][6]~8_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[0][9]~10_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[0][8]~11_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u2|ch8_vol~5_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhex[3][1]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhex[3][1]~q\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[3][18]~combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|romout[3][16]~26_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u2|ch8_vol~7_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhex[3][3]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhex[3][3]~q\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u2|ch8_vol~6_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhex[3][2]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhex[3][2]~q\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr11~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add3~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add4~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr12~0_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u2|ch8_vol~3_combout\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|dffe3a[0]~feeder_combout\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|dffe3a[1]~0_combout\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|ch8_vol~0_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|ch8_vol~1_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|ch8_vol~2_combout\ : std_logic;
SIGNAL \ad_data[11]~input_o\ : std_logic;
SIGNAL \u1|ad_ch8~13_combout\ : std_logic;
SIGNAL \u1|ad_ch7[11]~0_combout\ : std_logic;
SIGNAL \u2|ch7_reg~11_combout\ : std_logic;
SIGNAL \u2|Add6~1_cout\ : std_logic;
SIGNAL \u2|Add6~3\ : std_logic;
SIGNAL \u2|Add6~5\ : std_logic;
SIGNAL \u2|Add6~7\ : std_logic;
SIGNAL \u2|Add6~9\ : std_logic;
SIGNAL \u2|Add6~11\ : std_logic;
SIGNAL \u2|Add6~13\ : std_logic;
SIGNAL \u2|Add6~15\ : std_logic;
SIGNAL \u2|Add6~17\ : std_logic;
SIGNAL \u2|Add6~19\ : std_logic;
SIGNAL \u2|Add6~20_combout\ : std_logic;
SIGNAL \u2|ch7_reg~12_combout\ : std_logic;
SIGNAL \u2|Add6~16_combout\ : std_logic;
SIGNAL \u2|ch7_reg~13_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[2][7]~combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[2][6]~15_combout\ : std_logic;
SIGNAL \u2|Add6~18_combout\ : std_logic;
SIGNAL \u2|ch7_reg~10_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u2|ch7_vol~3_combout\ : std_logic;
SIGNAL \u2|Add6~2_combout\ : std_logic;
SIGNAL \u2|ch7_reg~1_combout\ : std_logic;
SIGNAL \u2|Add6~4_combout\ : std_logic;
SIGNAL \u2|ch7_reg~3_combout\ : std_logic;
SIGNAL \u1|ad_ch7[0]~feeder_combout\ : std_logic;
SIGNAL \u2|ch7_reg~2_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[0][18]~combout\ : std_logic;
SIGNAL \u2|Add6~10_combout\ : std_logic;
SIGNAL \u2|ch7_reg~7_combout\ : std_logic;
SIGNAL \u2|ch7_reg~5_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[1][13]~0_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[0][16]~2_combout\ : std_logic;
SIGNAL \u2|Add6~12_combout\ : std_logic;
SIGNAL \u2|ch7_reg~6_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[1][9]~5_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[1][8]~combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \u2|ch7_reg~0_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[1][6]~8_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[0][8]~11_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|Add6~21\ : std_logic;
SIGNAL \u2|Add6~23\ : std_logic;
SIGNAL \u2|Add6~24_combout\ : std_logic;
SIGNAL \u2|ch7_reg~9_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|ch7_vol~0_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|ch7_vol~1_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|ch7_vol~2_combout\ : std_logic;
SIGNAL \u1|ad_ch6[0]~0_combout\ : std_logic;
SIGNAL \u2|Add5~1_cout\ : std_logic;
SIGNAL \u2|Add5~3\ : std_logic;
SIGNAL \u2|Add5~5\ : std_logic;
SIGNAL \u2|Add5~7\ : std_logic;
SIGNAL \u2|Add5~8_combout\ : std_logic;
SIGNAL \u2|ch6_reg~0_combout\ : std_logic;
SIGNAL \u2|Add5~9\ : std_logic;
SIGNAL \u2|Add5~11\ : std_logic;
SIGNAL \u2|Add5~13\ : std_logic;
SIGNAL \u2|Add5~14_combout\ : std_logic;
SIGNAL \u2|ch6_reg~5_combout\ : std_logic;
SIGNAL \u2|Add5~12_combout\ : std_logic;
SIGNAL \u2|ch6_reg~6_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \u2|ch6_reg~2_combout\ : std_logic;
SIGNAL \u2|Add5~2_combout\ : std_logic;
SIGNAL \u2|ch6_reg~1_combout\ : std_logic;
SIGNAL \u2|Add5~4_combout\ : std_logic;
SIGNAL \u2|ch6_reg~3_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[0][13]~6_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[1][6]~8_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[0][9]~10_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[0][8]~11_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|Add5~15\ : std_logic;
SIGNAL \u2|Add5~16_combout\ : std_logic;
SIGNAL \u2|ch6_reg~13_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[2][6]~15_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u2|ch6_vol~3_combout\ : std_logic;
SIGNAL \u2|Add5~17\ : std_logic;
SIGNAL \u2|Add5~19\ : std_logic;
SIGNAL \u2|Add5~21\ : std_logic;
SIGNAL \u2|Add5~23\ : std_logic;
SIGNAL \u2|Add5~24_combout\ : std_logic;
SIGNAL \u2|ch6_reg~9_combout\ : std_logic;
SIGNAL \u2|Add5~25\ : std_logic;
SIGNAL \u2|Add5~27\ : std_logic;
SIGNAL \u2|Add5~28_combout\ : std_logic;
SIGNAL \u2|ch6_reg~8_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[3][6]~12_combout\ : std_logic;
SIGNAL \u2|Add5~26_combout\ : std_logic;
SIGNAL \u2|ch6_reg~14_combout\ : std_logic;
SIGNAL \u2|Add5~22_combout\ : std_logic;
SIGNAL \u2|ch6_reg~11_combout\ : std_logic;
SIGNAL \u2|Add5~20_combout\ : std_logic;
SIGNAL \u2|ch6_reg~12_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[2][8]~14_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[1][12]~combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|ch6_vol~0_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|ch6_vol~1_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|ch6_vol~2_combout\ : std_logic;
SIGNAL \u1|state~51_combout\ : std_logic;
SIGNAL \u1|state.READ_CH5~q\ : std_logic;
SIGNAL \u1|ad_ch5[1]~0_combout\ : std_logic;
SIGNAL \u2|ch5_reg~5_combout\ : std_logic;
SIGNAL \u2|ch5_reg~0_combout\ : std_logic;
SIGNAL \u2|Add4~1_cout\ : std_logic;
SIGNAL \u2|Add4~3\ : std_logic;
SIGNAL \u2|Add4~5\ : std_logic;
SIGNAL \u2|Add4~7\ : std_logic;
SIGNAL \u2|Add4~9\ : std_logic;
SIGNAL \u2|Add4~11\ : std_logic;
SIGNAL \u2|Add4~12_combout\ : std_logic;
SIGNAL \u2|ch5_reg~6_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[1][10]~4_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[1][9]~5_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[1][8]~combout\ : std_logic;
SIGNAL \u2|ch5_reg~2_combout\ : std_logic;
SIGNAL \u2|ch5_reg~4_combout\ : std_logic;
SIGNAL \u2|Add4~2_combout\ : std_logic;
SIGNAL \u2|ch5_reg~1_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[1][6]~8_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[0][9]~10_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[0][8]~11_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|ch5_reg~13_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u2|ch5_vol~3_combout\ : std_logic;
SIGNAL \u2|Add4~13\ : std_logic;
SIGNAL \u2|Add4~15\ : std_logic;
SIGNAL \u2|Add4~17\ : std_logic;
SIGNAL \u2|Add4~19\ : std_logic;
SIGNAL \u2|Add4~21\ : std_logic;
SIGNAL \u2|Add4~23\ : std_logic;
SIGNAL \u2|Add4~24_combout\ : std_logic;
SIGNAL \u2|ch5_reg~9_combout\ : std_logic;
SIGNAL \u2|ch5_reg~8_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[3][6]~12_combout\ : std_logic;
SIGNAL \u2|ch5_reg~14_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[1][13]~0_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[1][12]~combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|ch5_vol~0_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|ch5_vol~1_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|ch5_vol~2_combout\ : std_logic;
SIGNAL \u1|ad_ch4[3]~0_combout\ : std_logic;
SIGNAL \u2|Add3~1_cout\ : std_logic;
SIGNAL \u2|Add3~3\ : std_logic;
SIGNAL \u2|Add3~5\ : std_logic;
SIGNAL \u2|Add3~7\ : std_logic;
SIGNAL \u2|Add3~9\ : std_logic;
SIGNAL \u2|Add3~11\ : std_logic;
SIGNAL \u2|Add3~13\ : std_logic;
SIGNAL \u2|Add3~15\ : std_logic;
SIGNAL \u2|Add3~17\ : std_logic;
SIGNAL \u2|Add3~19\ : std_logic;
SIGNAL \u2|Add3~21\ : std_logic;
SIGNAL \u2|Add3~22_combout\ : std_logic;
SIGNAL \u2|ch4_reg~11_combout\ : std_logic;
SIGNAL \u2|Add3~18_combout\ : std_logic;
SIGNAL \u2|ch4_reg~10_combout\ : std_logic;
SIGNAL \u1|ad_ch4[10]~feeder_combout\ : std_logic;
SIGNAL \u2|Add3~20_combout\ : std_logic;
SIGNAL \u2|ch4_reg~12_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[2][7]~combout\ : std_logic;
SIGNAL \u2|Add3~16_combout\ : std_logic;
SIGNAL \u2|ch4_reg~13_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[2][6]~15_combout\ : std_logic;
SIGNAL \u2|Add3~4_combout\ : std_logic;
SIGNAL \u2|ch4_reg~3_combout\ : std_logic;
SIGNAL \u2|Add3~6_combout\ : std_logic;
SIGNAL \u2|ch4_reg~4_combout\ : std_logic;
SIGNAL \u2|Add3~2_combout\ : std_logic;
SIGNAL \u2|ch4_reg~1_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[0][13]~6_combout\ : std_logic;
SIGNAL \u2|ch4_reg~0_combout\ : std_logic;
SIGNAL \u2|Add3~12_combout\ : std_logic;
SIGNAL \u2|ch4_reg~6_combout\ : std_logic;
SIGNAL \u2|Add3~14_combout\ : std_logic;
SIGNAL \u2|ch4_reg~5_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[1][8]~combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[1][6]~8_combout\ : std_logic;
SIGNAL \u2|Add3~10_combout\ : std_logic;
SIGNAL \u2|ch4_reg~7_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[0][8]~11_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u2|ch4_vol~3_combout\ : std_logic;
SIGNAL \u2|Add3~23\ : std_logic;
SIGNAL \u2|Add3~25\ : std_logic;
SIGNAL \u2|Add3~27\ : std_logic;
SIGNAL \u2|Add3~28_combout\ : std_logic;
SIGNAL \u2|ch4_reg~8_combout\ : std_logic;
SIGNAL \u2|Add3~24_combout\ : std_logic;
SIGNAL \u2|ch4_reg~9_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[3][6]~12_combout\ : std_logic;
SIGNAL \u2|Add3~26_combout\ : std_logic;
SIGNAL \u2|ch4_reg~14_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[1][13]~0_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[1][12]~combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[1][10]~4_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|ch4_vol~0_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|ch4_vol~1_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|ch4_vol~2_combout\ : std_logic;
SIGNAL \u1|ad_ch3[7]~0_combout\ : std_logic;
SIGNAL \u2|Add2~1_cout\ : std_logic;
SIGNAL \u2|Add2~3\ : std_logic;
SIGNAL \u2|Add2~5\ : std_logic;
SIGNAL \u2|Add2~7\ : std_logic;
SIGNAL \u2|Add2~9\ : std_logic;
SIGNAL \u2|Add2~11\ : std_logic;
SIGNAL \u2|Add2~13\ : std_logic;
SIGNAL \u2|Add2~15\ : std_logic;
SIGNAL \u2|Add2~16_combout\ : std_logic;
SIGNAL \u2|ch3_reg~13_combout\ : std_logic;
SIGNAL \u2|Add2~17\ : std_logic;
SIGNAL \u2|Add2~19\ : std_logic;
SIGNAL \u2|Add2~20_combout\ : std_logic;
SIGNAL \u2|ch3_reg~12_combout\ : std_logic;
SIGNAL \u2|Add2~21\ : std_logic;
SIGNAL \u2|Add2~22_combout\ : std_logic;
SIGNAL \u2|ch3_reg~11_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[2][7]~combout\ : std_logic;
SIGNAL \u2|Add2~12_combout\ : std_logic;
SIGNAL \u2|ch3_reg~7_combout\ : std_logic;
SIGNAL \u1|ad_ch3[15]~feeder_combout\ : std_logic;
SIGNAL \u2|ch3_reg~5_combout\ : std_logic;
SIGNAL \u2|Add2~10_combout\ : std_logic;
SIGNAL \u2|ch3_reg~6_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[1][10]~5_combout\ : std_logic;
SIGNAL \u2|Add2~6_combout\ : std_logic;
SIGNAL \u2|ch3_reg~4_combout\ : std_logic;
SIGNAL \u2|ch3_reg~3_combout\ : std_logic;
SIGNAL \u2|Add2~2_combout\ : std_logic;
SIGNAL \u2|ch3_reg~1_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[0][13]~7_combout\ : std_logic;
SIGNAL \u2|ch3_reg~2_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \u2|ch3_reg~0_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[1][7]~9_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[0][10]~11_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[0][9]~12_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[0][8]~13_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u2|ch3_vol~3_combout\ : std_logic;
SIGNAL \u2|Add2~23\ : std_logic;
SIGNAL \u2|Add2~25\ : std_logic;
SIGNAL \u2|Add2~27\ : std_logic;
SIGNAL \u2|Add2~28_combout\ : std_logic;
SIGNAL \u2|ch3_reg~9_combout\ : std_logic;
SIGNAL \u2|Add2~24_combout\ : std_logic;
SIGNAL \u2|ch3_reg~8_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[3][6]~14_combout\ : std_logic;
SIGNAL \u2|Add2~26_combout\ : std_logic;
SIGNAL \u2|ch3_reg~14_combout\ : std_logic;
SIGNAL \u2|Add2~18_combout\ : std_logic;
SIGNAL \u2|ch3_reg~10_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[2][8]~combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[0][17]~1_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[1][12]~combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[1][11]~3_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|ch3_vol~0_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|ch3_vol~1_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|ch3_vol~2_combout\ : std_logic;
SIGNAL \u1|ad_ch2[15]~0_combout\ : std_logic;
SIGNAL \u2|Add1~1_cout\ : std_logic;
SIGNAL \u2|Add1~3\ : std_logic;
SIGNAL \u2|Add1~5\ : std_logic;
SIGNAL \u2|Add1~7\ : std_logic;
SIGNAL \u2|Add1~9\ : std_logic;
SIGNAL \u2|Add1~11\ : std_logic;
SIGNAL \u2|Add1~13\ : std_logic;
SIGNAL \u2|Add1~15\ : std_logic;
SIGNAL \u2|Add1~16_combout\ : std_logic;
SIGNAL \u2|ch2_reg~13_combout\ : std_logic;
SIGNAL \u2|Add1~17\ : std_logic;
SIGNAL \u2|Add1~19\ : std_logic;
SIGNAL \u2|Add1~21\ : std_logic;
SIGNAL \u2|Add1~22_combout\ : std_logic;
SIGNAL \u2|ch2_reg~11_combout\ : std_logic;
SIGNAL \u2|ch2_reg~10_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[2][7]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[2][6]~10_combout\ : std_logic;
SIGNAL \u2|Add1~12_combout\ : std_logic;
SIGNAL \u2|ch2_reg~7_combout\ : std_logic;
SIGNAL \u2|Add1~8_combout\ : std_logic;
SIGNAL \u2|ch2_reg~0_combout\ : std_logic;
SIGNAL \u2|Add1~14_combout\ : std_logic;
SIGNAL \u2|ch2_reg~5_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[1][9]~4_combout\ : std_logic;
SIGNAL \u2|Add1~2_combout\ : std_logic;
SIGNAL \u2|ch2_reg~1_combout\ : std_logic;
SIGNAL \u2|Add1~4_combout\ : std_logic;
SIGNAL \u2|ch2_reg~3_combout\ : std_logic;
SIGNAL \u2|ch2_reg~2_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \u2|Add1~10_combout\ : std_logic;
SIGNAL \u2|ch2_reg~6_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u2|ch2_vol~3_combout\ : std_logic;
SIGNAL \u2|Add1~23\ : std_logic;
SIGNAL \u2|Add1~25\ : std_logic;
SIGNAL \u2|Add1~27\ : std_logic;
SIGNAL \u2|Add1~28_combout\ : std_logic;
SIGNAL \u2|ch2_reg~9_combout\ : std_logic;
SIGNAL \u2|Add1~24_combout\ : std_logic;
SIGNAL \u2|ch2_reg~8_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[3][6]~9_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[2][8]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[1][13]~0_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[1][12]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[1][11]~1_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[1][10]~3_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|ch2_vol~0_combout\ : std_logic;
SIGNAL \u2|ch2_vol~1_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|ch2_vol~2_combout\ : std_logic;
SIGNAL \u1|ad_ch1[3]~0_combout\ : std_logic;
SIGNAL \u1|ad_ch1[9]~feeder_combout\ : std_logic;
SIGNAL \u1|ad_ch1[7]~feeder_combout\ : std_logic;
SIGNAL \u1|ad_ch1[3]~feeder_combout\ : std_logic;
SIGNAL \u1|ad_ch1[2]~feeder_combout\ : std_logic;
SIGNAL \u2|Add0~1_cout\ : std_logic;
SIGNAL \u2|Add0~3\ : std_logic;
SIGNAL \u2|Add0~5\ : std_logic;
SIGNAL \u2|Add0~7\ : std_logic;
SIGNAL \u2|Add0~9\ : std_logic;
SIGNAL \u2|Add0~11\ : std_logic;
SIGNAL \u2|Add0~13\ : std_logic;
SIGNAL \u2|Add0~15\ : std_logic;
SIGNAL \u2|Add0~17\ : std_logic;
SIGNAL \u2|Add0~19\ : std_logic;
SIGNAL \u2|Add0~20_combout\ : std_logic;
SIGNAL \u2|ch1_reg~12_combout\ : std_logic;
SIGNAL \u2|Add0~21\ : std_logic;
SIGNAL \u2|Add0~22_combout\ : std_logic;
SIGNAL \u2|ch1_reg~11_combout\ : std_logic;
SIGNAL \u2|Add0~18_combout\ : std_logic;
SIGNAL \u2|ch1_reg~10_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[2][7]~combout\ : std_logic;
SIGNAL \u2|ch1_reg~13_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[2][6]~10_combout\ : std_logic;
SIGNAL \u2|Add0~6_combout\ : std_logic;
SIGNAL \u2|ch1_reg~4_combout\ : std_logic;
SIGNAL \u1|ad_ch1[0]~feeder_combout\ : std_logic;
SIGNAL \u2|ch1_reg~2_combout\ : std_logic;
SIGNAL \u1|ad_ch1[1]~feeder_combout\ : std_logic;
SIGNAL \u2|ch1_reg~1_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \u2|Add0~14_combout\ : std_logic;
SIGNAL \u2|ch1_reg~5_combout\ : std_logic;
SIGNAL \u2|Add0~8_combout\ : std_logic;
SIGNAL \u1|ad_ch1[4]~feeder_combout\ : std_logic;
SIGNAL \u2|ch1_reg~0_combout\ : std_logic;
SIGNAL \u1|ad_ch1[6]~feeder_combout\ : std_logic;
SIGNAL \u2|Add0~12_combout\ : std_logic;
SIGNAL \u2|ch1_reg~7_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[1][7]~7_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \u2|Add0~10_combout\ : std_logic;
SIGNAL \u2|ch1_reg~6_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u2|ch1_vol~3_combout\ : std_logic;
SIGNAL \u2|ch1_vol~0_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[1][13]~0_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[1][12]~combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[0][15]~2_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[1][10]~3_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[0][13]~5_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|Add0~23\ : std_logic;
SIGNAL \u2|Add0~24_combout\ : std_logic;
SIGNAL \u2|ch1_reg~8_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|ch1_vol~1_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|ch1_vol~2_combout\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a2\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|ch8_vol~13_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhex[1][2]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhex[1][2]~q\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|ch8_vol~11_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhex[1][0]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhex[1][0]~q\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|ch8_vol~14_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhex[1][3]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhex[1][3]~q\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr28~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add1~1\ : std_logic;
SIGNAL \u2|bcd8_ist|Add1~2_combout\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|ch8_vol~8_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhex[2][3]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhex[2][3]~q\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|ch8_vol~15_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhex[2][2]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhex[2][2]~q\ : std_logic;
SIGNAL \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|ch8_vol~10_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rhex[2][0]~q\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr20~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add2~1\ : std_logic;
SIGNAL \u2|bcd8_ist|Add2~2_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add3~1\ : std_logic;
SIGNAL \u2|bcd8_ist|Add3~3\ : std_logic;
SIGNAL \u2|bcd8_ist|Add3~4_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add3~2_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|LessThan0~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add6~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~43_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~44_combout\ : std_logic;
SIGNAL \u3|Time_wait[0]~16_combout\ : std_logic;
SIGNAL \u3|Time_wait[0]~18_combout\ : std_logic;
SIGNAL \u3|Time_wait[0]~17\ : std_logic;
SIGNAL \u3|Time_wait[1]~19_combout\ : std_logic;
SIGNAL \u3|Time_wait[1]~20\ : std_logic;
SIGNAL \u3|Time_wait[2]~21_combout\ : std_logic;
SIGNAL \u3|Time_wait[2]~22\ : std_logic;
SIGNAL \u3|Time_wait[3]~23_combout\ : std_logic;
SIGNAL \u3|Equal0~0_combout\ : std_logic;
SIGNAL \u3|Time_wait[3]~24\ : std_logic;
SIGNAL \u3|Time_wait[4]~25_combout\ : std_logic;
SIGNAL \u3|Time_wait[4]~26\ : std_logic;
SIGNAL \u3|Time_wait[5]~28\ : std_logic;
SIGNAL \u3|Time_wait[6]~30\ : std_logic;
SIGNAL \u3|Time_wait[7]~31_combout\ : std_logic;
SIGNAL \u3|Time_wait[7]~32\ : std_logic;
SIGNAL \u3|Time_wait[8]~33_combout\ : std_logic;
SIGNAL \u3|Time_wait[8]~34\ : std_logic;
SIGNAL \u3|Time_wait[9]~35_combout\ : std_logic;
SIGNAL \u3|Time_wait[9]~36\ : std_logic;
SIGNAL \u3|Time_wait[10]~37_combout\ : std_logic;
SIGNAL \u3|Time_wait[10]~38\ : std_logic;
SIGNAL \u3|Time_wait[11]~39_combout\ : std_logic;
SIGNAL \u3|Equal0~2_combout\ : std_logic;
SIGNAL \u3|Time_wait[11]~40\ : std_logic;
SIGNAL \u3|Time_wait[12]~41_combout\ : std_logic;
SIGNAL \u3|Time_wait[12]~42\ : std_logic;
SIGNAL \u3|Time_wait[13]~44\ : std_logic;
SIGNAL \u3|Time_wait[14]~45_combout\ : std_logic;
SIGNAL \u3|Time_wait[13]~43_combout\ : std_logic;
SIGNAL \u3|Time_wait[14]~46\ : std_logic;
SIGNAL \u3|Time_wait[15]~47_combout\ : std_logic;
SIGNAL \u3|Equal0~3_combout\ : std_logic;
SIGNAL \u3|Equal0~4_combout\ : std_logic;
SIGNAL \u3|uart_stat~11_combout\ : std_logic;
SIGNAL \u3|uart_stat.000~feeder_combout\ : std_logic;
SIGNAL \u3|uart_stat.000~q\ : std_logic;
SIGNAL \u3|uart_stat.000~clkctrl_outclk\ : std_logic;
SIGNAL \u3|uart_ad[108][1]~combout\ : std_logic;
SIGNAL \u3|txdata~187_combout\ : std_logic;
SIGNAL \u3|txdata[3]~66_combout\ : std_logic;
SIGNAL \u3|txdata[2]~154_combout\ : std_logic;
SIGNAL \u3|txdata[2]~153_combout\ : std_logic;
SIGNAL \u3|txdata[2]~155_combout\ : std_logic;
SIGNAL \u3|uart_ad[4][1]~combout\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a25\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a26\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a27\ : std_logic;
SIGNAL \u2|bcd2_ist|Add1~1\ : std_logic;
SIGNAL \u2|bcd2_ist|Add1~3\ : std_logic;
SIGNAL \u2|bcd2_ist|Add1~5\ : std_logic;
SIGNAL \u2|bcd2_ist|Add1~6_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add1~4_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add1~2_combout\ : std_logic;
SIGNAL \u2|Add1~26_combout\ : std_logic;
SIGNAL \u2|ch2_reg~14_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[3][13]~13_combout\ : std_logic;
SIGNAL \u2|Add1~20_combout\ : std_logic;
SIGNAL \u2|ch2_reg~12_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[2][16]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[3][11]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[3][9]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[3][8]~17_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[2][11]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[0][19]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|ch2_vol~15_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rhex[2][2]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rhex[2][2]~q\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|ch2_vol~8_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rhex[2][3]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rhex[2][3]~q\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|ch2_vol~10_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rhex[2][0]~q\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr20~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add2~1\ : std_logic;
SIGNAL \u2|bcd2_ist|Add2~3\ : std_logic;
SIGNAL \u2|bcd2_ist|Add2~5\ : std_logic;
SIGNAL \u2|bcd2_ist|Add2~7\ : std_logic;
SIGNAL \u2|bcd2_ist|Add2~8_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add2~4_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add2~2_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add2~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add3~1\ : std_logic;
SIGNAL \u2|bcd2_ist|Add3~3\ : std_logic;
SIGNAL \u2|bcd2_ist|Add3~5\ : std_logic;
SIGNAL \u2|bcd2_ist|Add3~7\ : std_logic;
SIGNAL \u2|bcd2_ist|Add3~8_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add6~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add3~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add3~6_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add3~4_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~46_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|LessThan0~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~47_combout\ : std_logic;
SIGNAL \u3|uart_ad[24][1]~combout\ : std_logic;
SIGNAL \u3|txdata~211_combout\ : std_logic;
SIGNAL \u3|txdata[2]~158_combout\ : std_logic;
SIGNAL \u3|txdata[2]~157_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[2][17]~combout\ : std_logic;
SIGNAL \u2|Add0~25\ : std_logic;
SIGNAL \u2|Add0~27\ : std_logic;
SIGNAL \u2|Add0~29\ : std_logic;
SIGNAL \u2|Add0~30_combout\ : std_logic;
SIGNAL \u2|ch1_reg~15_combout\ : std_logic;
SIGNAL \u2|Add0~28_combout\ : std_logic;
SIGNAL \u2|ch1_reg~9_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[3][12]~combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[3][11]~combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[3][9]~combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[3][8]~13_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[3][7]~combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \u2|Add0~26_combout\ : std_logic;
SIGNAL \u2|ch1_reg~14_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[1][15]~11_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|ch1_vol~11_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhex[2][3]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhex[2][3]~q\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|ch1_vol~8_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhex[2][0]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhex[2][0]~q\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|ch1_vol~9_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhex[2][1]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhex[2][1]~q\ : std_logic;
SIGNAL \u2|bcd1_ist|Decoder2~0_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|ch1_vol~6_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhex[1][2]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhex[1][2]~q\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|ch1_vol~7_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhex[1][3]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhex[1][3]~q\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|ch1_vol~4_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhex[1][0]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhex[1][0]~q\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr24~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr27~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr28~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add7~1\ : std_logic;
SIGNAL \u2|bcd1_ist|Add7~3\ : std_logic;
SIGNAL \u2|bcd1_ist|Add7~4_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add7~2_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add7~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add9~1\ : std_logic;
SIGNAL \u2|bcd1_ist|Add9~3\ : std_logic;
SIGNAL \u2|bcd1_ist|Add9~4_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[3][15]~22_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u2|ch1_vol~14_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhex[3][2]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhex[3][2]~q\ : std_logic;
SIGNAL \u2|Mult0|mult_core|romout[3][18]~combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u2|ch1_vol~15_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhex[3][3]~q\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u2|ch1_vol~13_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhex[3][1]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhex[3][1]~q\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr8~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr18~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr10~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr11~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add8~1\ : std_logic;
SIGNAL \u2|bcd1_ist|Add8~3\ : std_logic;
SIGNAL \u2|bcd1_ist|Add8~5\ : std_logic;
SIGNAL \u2|bcd1_ist|Add8~6_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add9~5\ : std_logic;
SIGNAL \u2|bcd1_ist|Add9~6_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|LessThan4~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add9~2_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|LessThan3~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add12~1\ : std_logic;
SIGNAL \u2|bcd1_ist|Add12~3\ : std_logic;
SIGNAL \u2|bcd1_ist|Add12~5\ : std_logic;
SIGNAL \u2|bcd1_ist|Add12~6_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~15_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add7~5\ : std_logic;
SIGNAL \u2|bcd1_ist|Add7~7\ : std_logic;
SIGNAL \u2|bcd1_ist|Add7~8_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add9~7\ : std_logic;
SIGNAL \u2|bcd1_ist|Add9~9\ : std_logic;
SIGNAL \u2|bcd1_ist|Add9~10_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~7_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~8_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add10~1\ : std_logic;
SIGNAL \u2|bcd1_ist|Add10~3\ : std_logic;
SIGNAL \u2|bcd1_ist|Add10~5\ : std_logic;
SIGNAL \u2|bcd1_ist|Add10~6_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~16_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~17_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add12~7\ : std_logic;
SIGNAL \u2|bcd1_ist|Add12~8_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~13_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add10~7\ : std_logic;
SIGNAL \u2|bcd1_ist|Add10~8_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~14_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add13~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add13~1_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr16~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add14~1\ : std_logic;
SIGNAL \u2|bcd1_ist|Add14~3\ : std_logic;
SIGNAL \u2|bcd1_ist|Add14~5\ : std_logic;
SIGNAL \u2|bcd1_ist|Add14~6_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr5~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add14~2_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr7~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add15~1\ : std_logic;
SIGNAL \u2|bcd1_ist|Add15~3\ : std_logic;
SIGNAL \u2|bcd1_ist|Add15~5\ : std_logic;
SIGNAL \u2|bcd1_ist|Add15~7\ : std_logic;
SIGNAL \u2|bcd1_ist|Add15~9\ : std_logic;
SIGNAL \u2|bcd1_ist|Add15~10_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add15~2_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add15~6_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add15~8_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~18_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add18~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~46_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add15~4_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|LessThan6~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~47_combout\ : std_logic;
SIGNAL \u3|uart_ad[8][1]~combout\ : std_logic;
SIGNAL \u3|uart_ad[18][1]~combout\ : std_logic;
SIGNAL \u3|txdata~209_combout\ : std_logic;
SIGNAL \u3|txdata~210_combout\ : std_logic;
SIGNAL \u3|txdata~212_combout\ : std_logic;
SIGNAL \u3|uart_ad[46][1]~combout\ : std_logic;
SIGNAL \u3|txdata[2]~167_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[2][13]~22_combout\ : std_logic;
SIGNAL \u2|Add3~29\ : std_logic;
SIGNAL \u2|Add3~30_combout\ : std_logic;
SIGNAL \u2|ch4_reg~15_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[3][8]~23_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[2][11]~combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[1][15]~26_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[0][18]~combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|ch4_vol~13_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rhex[1][2]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rhex[1][2]~q\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[3][10]~combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|ch4_vol~14_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rhex[1][3]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rhex[1][3]~q\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|ch4_vol~12_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rhex[1][1]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rhex[1][1]~q\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr24~0_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[1][19]~combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|ch4_vol~9_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rhex[2][1]~q\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[2][17]~combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[2][16]~19_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[2][15]~20_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|ch4_vol~8_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rhex[2][3]~q\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|ch4_vol~15_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rhex[2][2]~q\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr17~0_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|romout[2][19]~combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u2|ch4_vol~5_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rhex[3][2]~q\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u2|ch4_vol~4_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rhex[3][1]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rhex[3][1]~q\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr9~0_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u2|ch4_vol~7_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rhex[3][0]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rhex[3][0]~q\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr10~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr20~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add8~1\ : std_logic;
SIGNAL \u2|bcd4_ist|Add8~3\ : std_logic;
SIGNAL \u2|bcd4_ist|Add8~5\ : std_logic;
SIGNAL \u2|bcd4_ist|Add8~7\ : std_logic;
SIGNAL \u2|bcd4_ist|Add8~8_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr26~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr27~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr11~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add3~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add4~1\ : std_logic;
SIGNAL \u2|bcd4_ist|Add4~3\ : std_logic;
SIGNAL \u2|bcd4_ist|Add4~5\ : std_logic;
SIGNAL \u2|bcd4_ist|Add4~6_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add6~1\ : std_logic;
SIGNAL \u2|bcd4_ist|Add6~3\ : std_logic;
SIGNAL \u2|bcd4_ist|Add6~5\ : std_logic;
SIGNAL \u2|bcd4_ist|Add6~6_combout\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a18\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a19\ : std_logic;
SIGNAL \u2|bcd4_ist|Add1~1\ : std_logic;
SIGNAL \u2|bcd4_ist|Add1~2_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add1~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add2~1\ : std_logic;
SIGNAL \u2|bcd4_ist|Add2~2_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add3~1\ : std_logic;
SIGNAL \u2|bcd4_ist|Add3~2_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr29~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add1~3\ : std_logic;
SIGNAL \u2|bcd4_ist|Add1~5\ : std_logic;
SIGNAL \u2|bcd4_ist|Add1~6_combout\ : std_logic;
SIGNAL \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|ch4_vol~10_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rhex[2][0]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rhex[2][0]~q\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr21~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add2~3\ : std_logic;
SIGNAL \u2|bcd4_ist|Add2~5\ : std_logic;
SIGNAL \u2|bcd4_ist|Add2~7\ : std_logic;
SIGNAL \u2|bcd4_ist|Add2~8_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add2~6_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add2~4_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add3~3\ : std_logic;
SIGNAL \u2|bcd4_ist|Add3~5\ : std_logic;
SIGNAL \u2|bcd4_ist|Add3~7\ : std_logic;
SIGNAL \u2|bcd4_ist|Add3~8_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add3~4_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~5_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~6_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add7~1\ : std_logic;
SIGNAL \u2|bcd4_ist|Add7~3\ : std_logic;
SIGNAL \u2|bcd4_ist|Add7~5\ : std_logic;
SIGNAL \u2|bcd4_ist|Add7~6_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add8~4_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add7~2_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add7~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add9~1\ : std_logic;
SIGNAL \u2|bcd4_ist|Add9~3\ : std_logic;
SIGNAL \u2|bcd4_ist|Add9~5\ : std_logic;
SIGNAL \u2|bcd4_ist|Add9~7\ : std_logic;
SIGNAL \u2|bcd4_ist|Add9~8_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add9~4_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|LessThan4~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add9~2_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add9~6_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|LessThan3~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~7_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~9_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~8_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add9~9\ : std_logic;
SIGNAL \u2|bcd4_ist|Add9~10_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add12~1\ : std_logic;
SIGNAL \u2|bcd4_ist|Add12~3\ : std_logic;
SIGNAL \u2|bcd4_ist|Add12~5\ : std_logic;
SIGNAL \u2|bcd4_ist|Add12~7\ : std_logic;
SIGNAL \u2|bcd4_ist|Add12~8_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~10_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~11_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add12~6_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~12_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add10~1\ : std_logic;
SIGNAL \u2|bcd4_ist|Add10~3\ : std_logic;
SIGNAL \u2|bcd4_ist|Add10~5\ : std_logic;
SIGNAL \u2|bcd4_ist|Add10~6_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~13_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~14_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add13~1_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr16~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add14~1\ : std_logic;
SIGNAL \u2|bcd4_ist|Add14~2_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add14~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add15~1\ : std_logic;
SIGNAL \u2|bcd4_ist|Add15~2_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr14~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add14~3\ : std_logic;
SIGNAL \u2|bcd4_ist|Add14~5\ : std_logic;
SIGNAL \u2|bcd4_ist|Add14~6_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add14~4_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add15~3\ : std_logic;
SIGNAL \u2|bcd4_ist|Add15~5\ : std_logic;
SIGNAL \u2|bcd4_ist|Add15~7\ : std_logic;
SIGNAL \u2|bcd4_ist|Add15~8_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add15~6_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~15_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~44_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add15~9\ : std_logic;
SIGNAL \u2|bcd4_ist|Add15~10_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|LessThan6~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~45_combout\ : std_logic;
SIGNAL \u3|uart_ad[50][1]~combout\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a21\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a22\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a23\ : std_logic;
SIGNAL \u2|bcd3_ist|Add1~1\ : std_logic;
SIGNAL \u2|bcd3_ist|Add1~3\ : std_logic;
SIGNAL \u2|bcd3_ist|Add1~5\ : std_logic;
SIGNAL \u2|bcd3_ist|Add1~6_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add1~4_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add1~2_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[2][18]~26_combout\ : std_logic;
SIGNAL \u2|Add2~29\ : std_logic;
SIGNAL \u2|Add2~30_combout\ : std_logic;
SIGNAL \u2|ch3_reg~15_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[3][13]~25_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[3][12]~combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[2][15]~24_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[3][10]~22_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[3][9]~combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[3][8]~18_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[2][11]~combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[1][16]~17_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[0][19]~combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|romout[0][18]~combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|ch3_vol~11_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[2][3]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[2][3]~q\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|ch3_vol~8_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[2][0]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[2][0]~q\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|ch3_vol~10_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[2][2]~q\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr20~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add2~1\ : std_logic;
SIGNAL \u2|bcd3_ist|Add2~3\ : std_logic;
SIGNAL \u2|bcd3_ist|Add2~5\ : std_logic;
SIGNAL \u2|bcd3_ist|Add2~7\ : std_logic;
SIGNAL \u2|bcd3_ist|Add2~8_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add2~6_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add2~4_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u2|ch3_vol~12_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[3][0]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[3][0]~q\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u2|ch3_vol~13_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[3][1]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[3][1]~q\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u2|ch3_vol~14_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[3][2]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[3][2]~q\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr13~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr11~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add3~1\ : std_logic;
SIGNAL \u2|bcd3_ist|Add3~3\ : std_logic;
SIGNAL \u2|bcd3_ist|Add3~5\ : std_logic;
SIGNAL \u2|bcd3_ist|Add3~7\ : std_logic;
SIGNAL \u2|bcd3_ist|Add3~8_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add3~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add4~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add3~2_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add3~6_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add6~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~44_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~45_combout\ : std_logic;
SIGNAL \u3|uart_ad[38][1]~combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr15~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr16~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add14~1\ : std_logic;
SIGNAL \u2|bcd3_ist|Add14~2_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr7~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add15~1\ : std_logic;
SIGNAL \u2|bcd3_ist|Add15~2_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr5~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add15~3\ : std_logic;
SIGNAL \u2|bcd3_ist|Add15~4_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhexd~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add15~5\ : std_logic;
SIGNAL \u2|bcd3_ist|Add15~6_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add15~7\ : std_logic;
SIGNAL \u2|bcd3_ist|Add15~8_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~18_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~46_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add16~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|LessThan6~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~47_combout\ : std_logic;
SIGNAL \u3|uart_ad[36][1]~combout\ : std_logic;
SIGNAL \u3|uart_ad[32][1]~combout\ : std_logic;
SIGNAL \u3|txdata[3]~163_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add4~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add3~6_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|LessThan0~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~47_combout\ : std_logic;
SIGNAL \u3|uart_ad[52][1]~combout\ : std_logic;
SIGNAL \u3|txdata~213_combout\ : std_logic;
SIGNAL \u3|txdata~214_combout\ : std_logic;
SIGNAL \u3|txdata~215_combout\ : std_logic;
SIGNAL \u3|txdata~216_combout\ : std_logic;
SIGNAL \u2|ch5_sig[2]~feeder_combout\ : std_logic;
SIGNAL \u3|uart_ad[60][1]~combout\ : std_logic;
SIGNAL \u3|txdata~265_combout\ : std_logic;
SIGNAL \u3|txdata~266_combout\ : std_logic;
SIGNAL \u3|txdata~217_combout\ : std_logic;
SIGNAL \u3|txdata~218_combout\ : std_logic;
SIGNAL \u2|ch5_reg~15_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[3][18]~combout\ : std_logic;
SIGNAL \u2|Add4~22_combout\ : std_logic;
SIGNAL \u2|ch5_reg~11_combout\ : std_logic;
SIGNAL \u2|ch5_reg~12_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[2][19]~combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[2][17]~combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[2][16]~23_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[3][11]~combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[3][10]~combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[3][9]~19_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[2][12]~combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[3][7]~combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[1][19]~combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[1][17]~18_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[1][15]~16_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|romout[0][18]~combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u2|ch5_vol~15_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[3][3]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[3][3]~q\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u2|ch5_vol~12_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[3][0]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[3][0]~q\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u2|ch5_vol~13_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[3][1]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[3][1]~q\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr10~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr11~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add8~1\ : std_logic;
SIGNAL \u2|bcd5_ist|Add8~2_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add8~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add9~1\ : std_logic;
SIGNAL \u2|bcd5_ist|Add9~2_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add10~0_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|ch5_vol~5_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[1][1]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[1][1]~q\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|ch5_vol~6_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[1][2]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[1][2]~q\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|ch5_vol~4_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[1][0]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[1][0]~q\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr25~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr26~0_combout\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a13\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a14\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a15\ : std_logic;
SIGNAL \u2|bcd5_ist|Add1~1\ : std_logic;
SIGNAL \u2|bcd5_ist|Add1~3\ : std_logic;
SIGNAL \u2|bcd5_ist|Add1~5\ : std_logic;
SIGNAL \u2|bcd5_ist|Add1~6_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|ch5_vol~9_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[2][1]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[2][1]~q\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|ch5_vol~10_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[2][2]~q\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|ch5_vol~11_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[2][3]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[2][3]~q\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr21~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add1~2_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|ch5_vol~8_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[2][0]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[2][0]~q\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr20~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add2~1\ : std_logic;
SIGNAL \u2|bcd5_ist|Add2~3\ : std_logic;
SIGNAL \u2|bcd5_ist|Add2~5\ : std_logic;
SIGNAL \u2|bcd5_ist|Add2~7\ : std_logic;
SIGNAL \u2|bcd5_ist|Add2~8_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add2~4_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add2~2_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add2~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add3~1\ : std_logic;
SIGNAL \u2|bcd5_ist|Add3~3\ : std_logic;
SIGNAL \u2|bcd5_ist|Add3~5\ : std_logic;
SIGNAL \u2|bcd5_ist|Add3~7\ : std_logic;
SIGNAL \u2|bcd5_ist|Add3~8_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add3~6_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add3~4_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add3~2_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add3~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add4~1\ : std_logic;
SIGNAL \u2|bcd5_ist|Add4~3\ : std_logic;
SIGNAL \u2|bcd5_ist|Add4~5\ : std_logic;
SIGNAL \u2|bcd5_ist|Add4~7\ : std_logic;
SIGNAL \u2|bcd5_ist|Add4~8_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|LessThan0~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~1_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add6~1\ : std_logic;
SIGNAL \u2|bcd5_ist|Add6~3\ : std_logic;
SIGNAL \u2|bcd5_ist|Add6~5\ : std_logic;
SIGNAL \u2|bcd5_ist|Add6~7\ : std_logic;
SIGNAL \u2|bcd5_ist|Add6~8_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~3_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~4_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr28~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add7~1\ : std_logic;
SIGNAL \u2|bcd5_ist|Add7~3\ : std_logic;
SIGNAL \u2|bcd5_ist|Add7~5\ : std_logic;
SIGNAL \u2|bcd5_ist|Add7~7\ : std_logic;
SIGNAL \u2|bcd5_ist|Add7~8_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr17~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr9~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add8~3\ : std_logic;
SIGNAL \u2|bcd5_ist|Add8~5\ : std_logic;
SIGNAL \u2|bcd5_ist|Add8~6_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add8~4_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add9~3\ : std_logic;
SIGNAL \u2|bcd5_ist|Add9~5\ : std_logic;
SIGNAL \u2|bcd5_ist|Add9~7\ : std_logic;
SIGNAL \u2|bcd5_ist|Add9~9\ : std_logic;
SIGNAL \u2|bcd5_ist|Add9~10_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add12~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add9~8_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add9~6_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~7_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~47_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~48_combout\ : std_logic;
SIGNAL \u3|uart_ad[65][1]~combout\ : std_logic;
SIGNAL \u3|txdata~207_combout\ : std_logic;
SIGNAL \u3|txdata~219_combout\ : std_logic;
SIGNAL \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u2|ch5_vol~14_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[3][2]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rhex[3][2]~q\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr3~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr4~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add20~1\ : std_logic;
SIGNAL \u2|bcd5_ist|Add20~2_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr24~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add9~4_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add10~1\ : std_logic;
SIGNAL \u2|bcd5_ist|Add10~3\ : std_logic;
SIGNAL \u2|bcd5_ist|Add10~5\ : std_logic;
SIGNAL \u2|bcd5_ist|Add10~6_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|LessThan3~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|LessThan4~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add12~1\ : std_logic;
SIGNAL \u2|bcd5_ist|Add12~3\ : std_logic;
SIGNAL \u2|bcd5_ist|Add12~5\ : std_logic;
SIGNAL \u2|bcd5_ist|Add12~6_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~15_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~16_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~8_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add10~7\ : std_logic;
SIGNAL \u2|bcd5_ist|Add10~8_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add12~7\ : std_logic;
SIGNAL \u2|bcd5_ist|Add12~8_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~13_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~14_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add13~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr15~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr16~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add14~1\ : std_logic;
SIGNAL \u2|bcd5_ist|Add14~3\ : std_logic;
SIGNAL \u2|bcd5_ist|Add14~4_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|WideOr6~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add14~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add15~1\ : std_logic;
SIGNAL \u2|bcd5_ist|Add15~3\ : std_logic;
SIGNAL \u2|bcd5_ist|Add15~4_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Decoder2~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add14~5\ : std_logic;
SIGNAL \u2|bcd5_ist|Add14~6_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add15~5\ : std_logic;
SIGNAL \u2|bcd5_ist|Add15~6_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add15~7\ : std_logic;
SIGNAL \u2|bcd5_ist|Add15~8_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|LessThan6~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~19_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~20_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add15~2_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add18~1\ : std_logic;
SIGNAL \u2|bcd5_ist|Add18~3\ : std_logic;
SIGNAL \u2|bcd5_ist|Add18~5\ : std_logic;
SIGNAL \u2|bcd5_ist|Add18~7\ : std_logic;
SIGNAL \u2|bcd5_ist|Add18~8_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~22_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add15~9\ : std_logic;
SIGNAL \u2|bcd5_ist|Add15~10_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add16~1\ : std_logic;
SIGNAL \u2|bcd5_ist|Add16~3\ : std_logic;
SIGNAL \u2|bcd5_ist|Add16~5\ : std_logic;
SIGNAL \u2|bcd5_ist|Add16~7\ : std_logic;
SIGNAL \u2|bcd5_ist|Add16~8_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~23_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add18~6_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|LessThan7~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~24_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add16~6_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~25_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~26_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add19~0_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add20~3\ : std_logic;
SIGNAL \u2|bcd5_ist|Add20~5\ : std_logic;
SIGNAL \u2|bcd5_ist|Add20~6_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add20~4_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~46_combout\ : std_logic;
SIGNAL \u3|uart_ad[63][1]~combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rhexc[12]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|LessThan7~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~17_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add16~1\ : std_logic;
SIGNAL \u2|bcd4_ist|Add16~3\ : std_logic;
SIGNAL \u2|bcd4_ist|Add16~5\ : std_logic;
SIGNAL \u2|bcd4_ist|Add16~7\ : std_logic;
SIGNAL \u2|bcd4_ist|Add16~8_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add18~1\ : std_logic;
SIGNAL \u2|bcd4_ist|Add18~3\ : std_logic;
SIGNAL \u2|bcd4_ist|Add18~5\ : std_logic;
SIGNAL \u2|bcd4_ist|Add18~7\ : std_logic;
SIGNAL \u2|bcd4_ist|Add18~8_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~16_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~18_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~19_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add18~6_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~20_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add16~6_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~21_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~22_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add19~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|WideOr3~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add19~2_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add20~1\ : std_logic;
SIGNAL \u2|bcd4_ist|Add20~3\ : std_logic;
SIGNAL \u2|bcd4_ist|Add20~4_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add20~5\ : std_logic;
SIGNAL \u2|bcd4_ist|Add20~7\ : std_logic;
SIGNAL \u2|bcd4_ist|Add20~8_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add20~6_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~23_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rese[0]~5\ : std_logic;
SIGNAL \u2|bcd4_ist|rese[1]~6_combout\ : std_logic;
SIGNAL \u3|uart_ad[47][1]~combout\ : std_logic;
SIGNAL \u3|txdata~188_combout\ : std_logic;
SIGNAL \u3|txdata[2]~136_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add12~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~41_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add10~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~42_combout\ : std_logic;
SIGNAL \u3|uart_ad[9][1]~combout\ : std_logic;
SIGNAL \u3|txdata~189_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add20~7\ : std_logic;
SIGNAL \u2|bcd5_ist|Add20~8_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~27_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rese[0]~5\ : std_logic;
SIGNAL \u2|bcd5_ist|rese[1]~6_combout\ : std_logic;
SIGNAL \u3|uart_ad[61][1]~combout\ : std_logic;
SIGNAL \u3|txdata~190_combout\ : std_logic;
SIGNAL \u3|txdata~191_combout\ : std_logic;
SIGNAL \u3|uart_ad[107][1]~combout\ : std_logic;
SIGNAL \u3|txdata[2]~133_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[3][7]~combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|ch6_vol~11_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rhex[1][0]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rhex[1][0]~q\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[3][9]~21_combout\ : std_logic;
SIGNAL \u2|Add5~18_combout\ : std_logic;
SIGNAL \u2|ch6_reg~10_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[2][12]~combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|Add5~10_combout\ : std_logic;
SIGNAL \u2|ch6_reg~7_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[1][15]~26_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[0][18]~combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[0][17]~1_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|ch6_vol~13_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rhex[1][2]~q\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[1][18]~24_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|ch6_vol~14_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rhex[1][3]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rhex[1][3]~q\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr27~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr30~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr28~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add1~1\ : std_logic;
SIGNAL \u2|bcd6_ist|Add1~2_combout\ : std_logic;
SIGNAL \u2|Add5~29\ : std_logic;
SIGNAL \u2|Add5~30_combout\ : std_logic;
SIGNAL \u2|ch6_reg~15_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[3][13]~18_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[3][12]~combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[2][15]~20_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|ch6_vol~15_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rhex[2][2]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rhex[2][2]~q\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|ch6_vol~9_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rhex[2][1]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rhex[2][1]~q\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|ch6_vol~10_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rhex[2][0]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rhex[2][0]~q\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr20~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add2~1\ : std_logic;
SIGNAL \u2|bcd6_ist|Add2~2_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[2][19]~combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[2][18]~combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u2|ch6_vol~5_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rhex[3][2]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rhex[3][2]~q\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u2|ch6_vol~4_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rhex[3][1]~q\ : std_logic;
SIGNAL \u2|Mult5|mult_core|romout[3][18]~combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u2|ch6_vol~6_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rhex[3][3]~q\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr11~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add3~1\ : std_logic;
SIGNAL \u2|bcd6_ist|Add3~2_combout\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a9\ : std_logic;
SIGNAL \u2|bcd6_ist|Add1~3\ : std_logic;
SIGNAL \u2|bcd6_ist|Add1~5\ : std_logic;
SIGNAL \u2|bcd6_ist|Add1~6_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add1~4_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add2~3\ : std_logic;
SIGNAL \u2|bcd6_ist|Add2~5\ : std_logic;
SIGNAL \u2|bcd6_ist|Add2~7\ : std_logic;
SIGNAL \u2|bcd6_ist|Add2~8_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add2~4_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add3~3\ : std_logic;
SIGNAL \u2|bcd6_ist|Add3~5\ : std_logic;
SIGNAL \u2|bcd6_ist|Add3~7\ : std_logic;
SIGNAL \u2|bcd6_ist|Add3~8_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add3~6_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~5_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add3~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add6~1\ : std_logic;
SIGNAL \u2|bcd6_ist|Add6~3\ : std_logic;
SIGNAL \u2|bcd6_ist|Add6~5\ : std_logic;
SIGNAL \u2|bcd6_ist|Add6~6_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add3~4_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|LessThan0~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~1_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~6_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add7~1\ : std_logic;
SIGNAL \u2|bcd6_ist|Add7~2_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add7~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add9~1\ : std_logic;
SIGNAL \u2|bcd6_ist|Add9~2_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add10~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add12~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr18~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr19~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add8~1\ : std_logic;
SIGNAL \u2|bcd6_ist|Add8~3\ : std_logic;
SIGNAL \u2|bcd6_ist|Add8~4_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add9~3\ : std_logic;
SIGNAL \u2|bcd6_ist|Add9~4_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr25~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add7~3\ : std_logic;
SIGNAL \u2|bcd6_ist|Add7~5\ : std_logic;
SIGNAL \u2|bcd6_ist|Add7~6_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add9~5\ : std_logic;
SIGNAL \u2|bcd6_ist|Add9~6_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr8~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add8~5\ : std_logic;
SIGNAL \u2|bcd6_ist|Add8~7\ : std_logic;
SIGNAL \u2|bcd6_ist|Add8~8_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add9~7\ : std_logic;
SIGNAL \u2|bcd6_ist|Add9~8_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~7_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~45_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|LessThan3~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~46_combout\ : std_logic;
SIGNAL \u3|uart_ad[79][1]~combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add10~0_combout\ : std_logic;
SIGNAL \u2|Add6~25\ : std_logic;
SIGNAL \u2|Add6~27\ : std_logic;
SIGNAL \u2|Add6~28_combout\ : std_logic;
SIGNAL \u2|ch7_reg~8_combout\ : std_logic;
SIGNAL \u2|Add6~29\ : std_logic;
SIGNAL \u2|Add6~30_combout\ : std_logic;
SIGNAL \u2|ch7_reg~15_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[3][11]~combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[3][10]~combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[2][13]~22_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[2][12]~combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[3][7]~combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \u2|Add6~26_combout\ : std_logic;
SIGNAL \u2|ch7_reg~14_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[1][16]~combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[0][19]~combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|ch7_vol~10_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rhex[2][0]~q\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[3][13]~18_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[3][12]~combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|ch7_vol~15_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rhex[2][2]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rhex[2][2]~q\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|ch7_vol~8_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rhex[2][3]~q\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr19~0_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u2|ch7_vol~5_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rhex[3][2]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rhex[3][2]~q\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[3][18]~combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[3][16]~16_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|romout[3][15]~17_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u2|ch7_vol~6_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rhex[3][3]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rhex[3][3]~q\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u2|ch7_vol~4_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rhex[3][1]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rhex[3][1]~q\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr11~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add8~1\ : std_logic;
SIGNAL \u2|bcd7_ist|Add8~2_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|ch7_vol~12_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rhex[1][1]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rhex[1][1]~q\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|ch7_vol~13_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rhex[1][2]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rhex[1][2]~q\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|ch7_vol~11_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rhex[1][0]~q\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr28~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add7~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add9~1\ : std_logic;
SIGNAL \u2|bcd7_ist|Add9~2_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add12~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr18~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add8~3\ : std_logic;
SIGNAL \u2|bcd7_ist|Add8~4_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add9~3\ : std_logic;
SIGNAL \u2|bcd7_ist|Add9~4_combout\ : std_logic;
SIGNAL \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u2|ch7_vol~7_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rhex[3][0]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rhex[3][0]~q\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr8~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add8~5\ : std_logic;
SIGNAL \u2|bcd7_ist|Add8~6_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add9~5\ : std_logic;
SIGNAL \u2|bcd7_ist|Add9~6_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr26~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr27~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add7~1\ : std_logic;
SIGNAL \u2|bcd7_ist|Add7~3\ : std_logic;
SIGNAL \u2|bcd7_ist|Add7~5\ : std_logic;
SIGNAL \u2|bcd7_ist|Add7~7\ : std_logic;
SIGNAL \u2|bcd7_ist|Add7~8_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add9~7\ : std_logic;
SIGNAL \u2|bcd7_ist|Add9~8_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~7_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~46_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add9~9\ : std_logic;
SIGNAL \u2|bcd7_ist|Add9~10_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~47_combout\ : std_logic;
SIGNAL \u3|uart_ad[93][1]~combout\ : std_logic;
SIGNAL \u3|txdata~195_combout\ : std_logic;
SIGNAL \u3|txdata[2]~128_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr13~0_combout\ : std_logic;
SIGNAL \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u2|ch6_vol~7_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rhex[3][0]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rhex[3][0]~q\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr3~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr4~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add20~1\ : std_logic;
SIGNAL \u2|bcd6_ist|Add20~3\ : std_logic;
SIGNAL \u2|bcd6_ist|Add20~5\ : std_logic;
SIGNAL \u2|bcd6_ist|Add20~6_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add20~4_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add20~7\ : std_logic;
SIGNAL \u2|bcd6_ist|Add20~8_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~47_combout\ : std_logic;
SIGNAL \u3|uart_ad[77][1]~combout\ : std_logic;
SIGNAL \u3|txdata[3]~38_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr1~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr24~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|LessThan3~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~8_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add12~1\ : std_logic;
SIGNAL \u2|bcd7_ist|Add12~3\ : std_logic;
SIGNAL \u2|bcd7_ist|Add12~5\ : std_logic;
SIGNAL \u2|bcd7_ist|Add12~6_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|LessThan4~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~12_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~14_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~9_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add10~1\ : std_logic;
SIGNAL \u2|bcd7_ist|Add10~3\ : std_logic;
SIGNAL \u2|bcd7_ist|Add10~5\ : std_logic;
SIGNAL \u2|bcd7_ist|Add10~7\ : std_logic;
SIGNAL \u2|bcd7_ist|Add10~8_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~10_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~11_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add13~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add13~1_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr16~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add14~1\ : std_logic;
SIGNAL \u2|bcd7_ist|Add14~3\ : std_logic;
SIGNAL \u2|bcd7_ist|Add14~5\ : std_logic;
SIGNAL \u2|bcd7_ist|Add14~6_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr5~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add14~2_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr7~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add15~1\ : std_logic;
SIGNAL \u2|bcd7_ist|Add15~3\ : std_logic;
SIGNAL \u2|bcd7_ist|Add15~5\ : std_logic;
SIGNAL \u2|bcd7_ist|Add15~7\ : std_logic;
SIGNAL \u2|bcd7_ist|Add15~9\ : std_logic;
SIGNAL \u2|bcd7_ist|Add15~10_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add15~8_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add16~1\ : std_logic;
SIGNAL \u2|bcd7_ist|Add16~3\ : std_logic;
SIGNAL \u2|bcd7_ist|Add16~5\ : std_logic;
SIGNAL \u2|bcd7_ist|Add16~7\ : std_logic;
SIGNAL \u2|bcd7_ist|Add16~8_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add15~4_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add15~6_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~15_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|LessThan6~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~16_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|LessThan7~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add18~1\ : std_logic;
SIGNAL \u2|bcd7_ist|Add18~3\ : std_logic;
SIGNAL \u2|bcd7_ist|Add18~5\ : std_logic;
SIGNAL \u2|bcd7_ist|Add18~7\ : std_logic;
SIGNAL \u2|bcd7_ist|Add18~8_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~18_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~19_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add18~6_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~20_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add16~6_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~21_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~22_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add19~1_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr4~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add20~1\ : std_logic;
SIGNAL \u2|bcd7_ist|Add20~2_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add19~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add20~3\ : std_logic;
SIGNAL \u2|bcd7_ist|Add20~5\ : std_logic;
SIGNAL \u2|bcd7_ist|Add20~7\ : std_logic;
SIGNAL \u2|bcd7_ist|Add20~8_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add20~4_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~24_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rese[0]~5\ : std_logic;
SIGNAL \u2|bcd7_ist|rese[1]~6_combout\ : std_logic;
SIGNAL \u3|uart_ad[89][1]~combout\ : std_logic;
SIGNAL \u3|txdata[3]~39_combout\ : std_logic;
SIGNAL \u3|txdata[3]~40_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr1~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rese[0]~5\ : std_logic;
SIGNAL \u2|bcd6_ist|rese[1]~6_combout\ : std_logic;
SIGNAL \u3|uart_ad[75][1]~combout\ : std_logic;
SIGNAL \u3|txdata~192_combout\ : std_logic;
SIGNAL \u3|txdata~193_combout\ : std_logic;
SIGNAL \u3|txdata~194_combout\ : std_logic;
SIGNAL \u3|txdata~196_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|ch3_vol~4_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[1][0]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[1][0]~q\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|ch3_vol~7_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[1][3]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[1][3]~q\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|ch3_vol~5_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[1][1]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[1][1]~q\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr25~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr26~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add3~4_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|LessThan0~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~2_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add4~1\ : std_logic;
SIGNAL \u2|bcd3_ist|Add4~3\ : std_logic;
SIGNAL \u2|bcd3_ist|Add4~5\ : std_logic;
SIGNAL \u2|bcd3_ist|Add4~7\ : std_logic;
SIGNAL \u2|bcd3_ist|Add4~8_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~1_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add6~1\ : std_logic;
SIGNAL \u2|bcd3_ist|Add6~3\ : std_logic;
SIGNAL \u2|bcd3_ist|Add6~5\ : std_logic;
SIGNAL \u2|bcd3_ist|Add6~7\ : std_logic;
SIGNAL \u2|bcd3_ist|Add6~8_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~3_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~4_combout\ : std_logic;
SIGNAL \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|ch3_vol~6_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[1][2]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rhex[1][2]~q\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr28~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add7~1\ : std_logic;
SIGNAL \u2|bcd3_ist|Add7~3\ : std_logic;
SIGNAL \u2|bcd3_ist|Add7~5\ : std_logic;
SIGNAL \u2|bcd3_ist|Add7~7\ : std_logic;
SIGNAL \u2|bcd3_ist|Add7~8_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr8~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr9~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr10~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add8~1\ : std_logic;
SIGNAL \u2|bcd3_ist|Add8~3\ : std_logic;
SIGNAL \u2|bcd3_ist|Add8~5\ : std_logic;
SIGNAL \u2|bcd3_ist|Add8~6_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add7~4_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add8~2_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add7~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add9~1\ : std_logic;
SIGNAL \u2|bcd3_ist|Add9~3\ : std_logic;
SIGNAL \u2|bcd3_ist|Add9~5\ : std_logic;
SIGNAL \u2|bcd3_ist|Add9~7\ : std_logic;
SIGNAL \u2|bcd3_ist|Add9~9\ : std_logic;
SIGNAL \u2|bcd3_ist|Add9~10_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add9~4_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add9~6_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add9~8_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~7_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add9~2_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add12~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~42_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add10~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~43_combout\ : std_logic;
SIGNAL \u3|uart_ad[37][1]~combout\ : std_logic;
SIGNAL \u3|txdata~203_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[3][16]~23_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[2][19]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[2][18]~12_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u2|ch2_vol~5_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rhex[3][1]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rhex[3][1]~q\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u2|ch2_vol~4_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rhex[3][0]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rhex[3][0]~q\ : std_logic;
SIGNAL \u2|Mult1|mult_core|romout[3][17]~combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u2|ch2_vol~6_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rhex[3][2]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rhex[3][2]~q\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr2~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rhexc[13]~feeder_combout\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|ch2_vol~12_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rhex[1][1]~q\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|ch2_vol~14_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rhex[1][3]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rhex[1][3]~q\ : std_logic;
SIGNAL \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|ch2_vol~13_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rhex[1][2]~q\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr24~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr25~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add3~2_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|LessThan1~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~2_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add4~1\ : std_logic;
SIGNAL \u2|bcd2_ist|Add4~3\ : std_logic;
SIGNAL \u2|bcd2_ist|Add4~5\ : std_logic;
SIGNAL \u2|bcd2_ist|Add4~7\ : std_logic;
SIGNAL \u2|bcd2_ist|Add4~8_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~1_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add6~1\ : std_logic;
SIGNAL \u2|bcd2_ist|Add6~3\ : std_logic;
SIGNAL \u2|bcd2_ist|Add6~5\ : std_logic;
SIGNAL \u2|bcd2_ist|Add6~7\ : std_logic;
SIGNAL \u2|bcd2_ist|Add6~8_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~3_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~4_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add6~6_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~5_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~6_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add7~1\ : std_logic;
SIGNAL \u2|bcd2_ist|Add7~3\ : std_logic;
SIGNAL \u2|bcd2_ist|Add7~5\ : std_logic;
SIGNAL \u2|bcd2_ist|Add7~6_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr18~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr10~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add8~1\ : std_logic;
SIGNAL \u2|bcd2_ist|Add8~3\ : std_logic;
SIGNAL \u2|bcd2_ist|Add8~4_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add7~2_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add7~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add9~1\ : std_logic;
SIGNAL \u2|bcd2_ist|Add9~3\ : std_logic;
SIGNAL \u2|bcd2_ist|Add9~5\ : std_logic;
SIGNAL \u2|bcd2_ist|Add9~6_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr8~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add8~5\ : std_logic;
SIGNAL \u2|bcd2_ist|Add8~7\ : std_logic;
SIGNAL \u2|bcd2_ist|Add8~8_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add9~7\ : std_logic;
SIGNAL \u2|bcd2_ist|Add9~8_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add9~4_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~7_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|LessThan3~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~8_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add9~9\ : std_logic;
SIGNAL \u2|bcd2_ist|Add9~10_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add10~1\ : std_logic;
SIGNAL \u2|bcd2_ist|Add10~3\ : std_logic;
SIGNAL \u2|bcd2_ist|Add10~5\ : std_logic;
SIGNAL \u2|bcd2_ist|Add10~7\ : std_logic;
SIGNAL \u2|bcd2_ist|Add10~8_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add9~2_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add12~1\ : std_logic;
SIGNAL \u2|bcd2_ist|Add12~3\ : std_logic;
SIGNAL \u2|bcd2_ist|Add12~5\ : std_logic;
SIGNAL \u2|bcd2_ist|Add12~7\ : std_logic;
SIGNAL \u2|bcd2_ist|Add12~8_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~10_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~11_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|LessThan4~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add10~6_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~13_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add12~6_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~12_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~14_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add13~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add13~1_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr16~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add14~1\ : std_logic;
SIGNAL \u2|bcd2_ist|Add14~3\ : std_logic;
SIGNAL \u2|bcd2_ist|Add14~5\ : std_logic;
SIGNAL \u2|bcd2_ist|Add14~6_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr5~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add14~2_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add14~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add15~1\ : std_logic;
SIGNAL \u2|bcd2_ist|Add15~3\ : std_logic;
SIGNAL \u2|bcd2_ist|Add15~5\ : std_logic;
SIGNAL \u2|bcd2_ist|Add15~7\ : std_logic;
SIGNAL \u2|bcd2_ist|Add15~8_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add15~4_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add15~6_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|LessThan6~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|LessThan7~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add15~2_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add18~1\ : std_logic;
SIGNAL \u2|bcd2_ist|Add18~3\ : std_logic;
SIGNAL \u2|bcd2_ist|Add18~5\ : std_logic;
SIGNAL \u2|bcd2_ist|Add18~6_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~20_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add16~1\ : std_logic;
SIGNAL \u2|bcd2_ist|Add16~3\ : std_logic;
SIGNAL \u2|bcd2_ist|Add16~5\ : std_logic;
SIGNAL \u2|bcd2_ist|Add16~6_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~21_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~22_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~15_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~17_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add15~9\ : std_logic;
SIGNAL \u2|bcd2_ist|Add15~10_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add16~7\ : std_logic;
SIGNAL \u2|bcd2_ist|Add16~8_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~16_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add18~7\ : std_logic;
SIGNAL \u2|bcd2_ist|Add18~8_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~18_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~19_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add19~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr3~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|WideOr4~0_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add20~1\ : std_logic;
SIGNAL \u2|bcd2_ist|Add20~3\ : std_logic;
SIGNAL \u2|bcd2_ist|Add20~5\ : std_logic;
SIGNAL \u2|bcd2_ist|Add20~7\ : std_logic;
SIGNAL \u2|bcd2_ist|Add20~8_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add20~6_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add20~4_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~41_combout\ : std_logic;
SIGNAL \u3|uart_ad[21][1]~combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~19_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|LessThan7~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~23_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add18~1\ : std_logic;
SIGNAL \u2|bcd1_ist|Add18~3\ : std_logic;
SIGNAL \u2|bcd1_ist|Add18~5\ : std_logic;
SIGNAL \u2|bcd1_ist|Add18~6_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~24_combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|ch1_vol~10_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhex[2][2]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhex[2][2]~q\ : std_logic;
SIGNAL \u2|bcd1_ist|Add16~1\ : std_logic;
SIGNAL \u2|bcd1_ist|Add16~3\ : std_logic;
SIGNAL \u2|bcd1_ist|Add16~5\ : std_logic;
SIGNAL \u2|bcd1_ist|Add16~7\ : std_logic;
SIGNAL \u2|bcd1_ist|Add16~8_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add18~7\ : std_logic;
SIGNAL \u2|bcd1_ist|Add18~8_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~21_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~22_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add19~1_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~25_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add16~6_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~26_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add19~2_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add20~1\ : std_logic;
SIGNAL \u2|bcd1_ist|Add20~2_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr13~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add20~3\ : std_logic;
SIGNAL \u2|bcd1_ist|Add20~4_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add20~5\ : std_logic;
SIGNAL \u2|bcd1_ist|Add20~6_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~43_combout\ : std_logic;
SIGNAL \u3|uart_ad[7][1]~combout\ : std_logic;
SIGNAL \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u2|ch1_vol~12_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhex[3][0]~feeder_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rhex[3][0]~q\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr1~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add20~7\ : std_logic;
SIGNAL \u2|bcd1_ist|Add20~8_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~29_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rese[0]~5\ : std_logic;
SIGNAL \u2|bcd1_ist|rese[1]~6_combout\ : std_logic;
SIGNAL \u3|uart_ad[5][1]~combout\ : std_logic;
SIGNAL \u3|txdata~197_combout\ : std_logic;
SIGNAL \u3|txdata~198_combout\ : std_logic;
SIGNAL \u3|uart_ad[19][1]~combout\ : std_logic;
SIGNAL \u3|txdata~201_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr3~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr4~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add20~1\ : std_logic;
SIGNAL \u2|bcd3_ist|Add20~3\ : std_logic;
SIGNAL \u2|bcd3_ist|Add20~4_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add20~2_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr2~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add20~5\ : std_logic;
SIGNAL \u2|bcd3_ist|Add20~6_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~41_combout\ : std_logic;
SIGNAL \u3|uart_ad[35][1]~combout\ : std_logic;
SIGNAL \u2|bcd3_ist|WideOr1~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add20~7\ : std_logic;
SIGNAL \u2|bcd3_ist|Add20~8_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~28_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rese[0]~5\ : std_logic;
SIGNAL \u2|bcd3_ist|rese[1]~6_combout\ : std_logic;
SIGNAL \u3|uart_ad[33][1]~combout\ : std_logic;
SIGNAL \u3|txdata~199_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add10~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add12~0_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~42_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~43_combout\ : std_logic;
SIGNAL \u3|uart_ad[51][1]~combout\ : std_logic;
SIGNAL \u3|txdata~200_combout\ : std_logic;
SIGNAL \u3|txdata~202_combout\ : std_logic;
SIGNAL \u3|txdata~204_combout\ : std_logic;
SIGNAL \u3|txdata~205_combout\ : std_logic;
SIGNAL \u3|txdata~206_combout\ : std_logic;
SIGNAL \u3|txdata~221_combout\ : std_logic;
SIGNAL \u3|txdata~222_combout\ : std_logic;
SIGNAL \u3|txdata[2]~176_combout\ : std_logic;
SIGNAL \u3|txdata[2]~114_combout\ : std_logic;
SIGNAL \u3|txdata[3]~12_combout\ : std_logic;
SIGNAL \u3|txdata[2]~115_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~5_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add4~2_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~35_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~36_combout\ : std_logic;
SIGNAL \u3|uart_ad[66][2]~combout\ : std_logic;
SIGNAL \u3|txdata~116_combout\ : std_logic;
SIGNAL \u3|uart_ad[92][2]~combout\ : std_logic;
SIGNAL \u3|txdata[2]~117_combout\ : std_logic;
SIGNAL \u3|txdata[2]~120_combout\ : std_logic;
SIGNAL \u3|uart_ad[102][2]~combout\ : std_logic;
SIGNAL \u3|txdata[2]~119_combout\ : std_logic;
SIGNAL \u3|txdata~121_combout\ : std_logic;
SIGNAL \u3|txdata~122_combout\ : std_logic;
SIGNAL \u3|txdata~123_combout\ : std_logic;
SIGNAL \u3|txdata~124_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add10~2_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add12~2_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~39_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~40_combout\ : std_logic;
SIGNAL \u3|uart_ad[65][2]~combout\ : std_logic;
SIGNAL \u3|txdata~125_combout\ : std_logic;
SIGNAL \u3|uart_ad[103][2]~combout\ : std_logic;
SIGNAL \u3|txdata~174_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~31_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add16~2_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add18~2_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~37_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~38_combout\ : std_logic;
SIGNAL \u3|uart_ad[22][2]~combout\ : std_logic;
SIGNAL \u3|txdata~152_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~40_combout\ : std_logic;
SIGNAL \u3|uart_ad[24][2]~combout\ : std_logic;
SIGNAL \u3|txdata~160_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add16~2_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~39_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|addbcd4~40_combout\ : std_logic;
SIGNAL \u3|uart_ad[8][2]~combout\ : std_logic;
SIGNAL \u3|txdata~159_combout\ : std_logic;
SIGNAL \u3|txdata~161_combout\ : std_logic;
SIGNAL \u3|txdata[3]~26_combout\ : std_logic;
SIGNAL \u3|uart_ad[50][2]~combout\ : std_logic;
SIGNAL \u2|bcd3_ist|LessThan1~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~5_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~40_combout\ : std_logic;
SIGNAL \u3|uart_ad[38][2]~combout\ : std_logic;
SIGNAL \u3|uart_ad[32][2]~combout\ : std_logic;
SIGNAL \u3|txdata~264_combout\ : std_logic;
SIGNAL \u3|txdata~165_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add15~9\ : std_logic;
SIGNAL \u2|bcd3_ist|Add15~10_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~31_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add18~1\ : std_logic;
SIGNAL \u2|bcd3_ist|Add18~2_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~19_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~37_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~38_combout\ : std_logic;
SIGNAL \u3|uart_ad[36][2]~combout\ : std_logic;
SIGNAL \u3|txdata~166_combout\ : std_logic;
SIGNAL \u3|txdata~169_combout\ : std_logic;
SIGNAL \u3|uart_ad[46][2]~combout\ : std_logic;
SIGNAL \u3|txdata~267_combout\ : std_logic;
SIGNAL \u3|txdata~268_combout\ : std_logic;
SIGNAL \u3|txdata~170_combout\ : std_logic;
SIGNAL \u3|txdata~171_combout\ : std_logic;
SIGNAL \u3|txdata~172_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr8~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr18~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr19~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add8~1\ : std_logic;
SIGNAL \u2|bcd8_ist|Add8~3\ : std_logic;
SIGNAL \u2|bcd8_ist|Add8~5\ : std_logic;
SIGNAL \u2|bcd8_ist|Add8~7\ : std_logic;
SIGNAL \u2|bcd8_ist|Add8~8_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr25~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr27~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add4~1\ : std_logic;
SIGNAL \u2|bcd8_ist|Add4~3\ : std_logic;
SIGNAL \u2|bcd8_ist|Add4~5\ : std_logic;
SIGNAL \u2|bcd8_ist|Add4~6_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~0_combout\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a1\ : std_logic;
SIGNAL \u2|bcd8_ist|Add1~3\ : std_logic;
SIGNAL \u2|bcd8_ist|Add1~5\ : std_logic;
SIGNAL \u2|bcd8_ist|Add1~6_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add1~4_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add2~3\ : std_logic;
SIGNAL \u2|bcd8_ist|Add2~5\ : std_logic;
SIGNAL \u2|bcd8_ist|Add2~6_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add3~5\ : std_logic;
SIGNAL \u2|bcd8_ist|Add3~7\ : std_logic;
SIGNAL \u2|bcd8_ist|Add3~8_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~1_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add3~6_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|LessThan1~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~5_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~6_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add7~1\ : std_logic;
SIGNAL \u2|bcd8_ist|Add7~3\ : std_logic;
SIGNAL \u2|bcd8_ist|Add7~5\ : std_logic;
SIGNAL \u2|bcd8_ist|Add7~6_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add8~4_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add7~2_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add8~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add9~1\ : std_logic;
SIGNAL \u2|bcd8_ist|Add9~3\ : std_logic;
SIGNAL \u2|bcd8_ist|Add9~5\ : std_logic;
SIGNAL \u2|bcd8_ist|Add9~7\ : std_logic;
SIGNAL \u2|bcd8_ist|Add9~9\ : std_logic;
SIGNAL \u2|bcd8_ist|Add9~10_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add9~4_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add9~6_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|LessThan4~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~24_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add9~8_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~7_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|LessThan3~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~8_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add10~1\ : std_logic;
SIGNAL \u2|bcd8_ist|Add10~2_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add12~1\ : std_logic;
SIGNAL \u2|bcd8_ist|Add12~2_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~39_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~40_combout\ : std_logic;
SIGNAL \u3|uart_ad[107][2]~combout\ : std_logic;
SIGNAL \u2|bcd6_ist|LessThan4~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~25_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add9~9\ : std_logic;
SIGNAL \u2|bcd6_ist|Add9~10_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~8_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add10~1\ : std_logic;
SIGNAL \u2|bcd6_ist|Add10~2_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~38_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~39_combout\ : std_logic;
SIGNAL \u3|uart_ad[79][2]~combout\ : std_logic;
SIGNAL \u3|txdata[2]~129_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|addbcd4~40_combout\ : std_logic;
SIGNAL \u3|uart_ad[77][2]~combout\ : std_logic;
SIGNAL \u3|txdata~130_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~26_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~40_combout\ : std_logic;
SIGNAL \u3|uart_ad[93][2]~combout\ : std_logic;
SIGNAL \u3|txdata~131_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|WideOr0~0_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rese[1]~7\ : std_logic;
SIGNAL \u2|bcd7_ist|rese[2]~8_combout\ : std_logic;
SIGNAL \u3|uart_ad[89][2]~combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add20~6_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|addbcd4~38_combout\ : std_logic;
SIGNAL \u3|uart_ad[91][2]~combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr2~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr13~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr3~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|WideOr4~0_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add20~1\ : std_logic;
SIGNAL \u2|bcd8_ist|Add20~3\ : std_logic;
SIGNAL \u2|bcd8_ist|Add20~5\ : std_logic;
SIGNAL \u2|bcd8_ist|Add20~6_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add20~4_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add20~7\ : std_logic;
SIGNAL \u2|bcd8_ist|Add20~8_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~38_combout\ : std_logic;
SIGNAL \u3|uart_ad[105][2]~combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rese[1]~7\ : std_logic;
SIGNAL \u2|bcd6_ist|rese[2]~8_combout\ : std_logic;
SIGNAL \u3|uart_ad[75][2]~combout\ : std_logic;
SIGNAL \u3|txdata~126_combout\ : std_logic;
SIGNAL \u3|txdata~127_combout\ : std_logic;
SIGNAL \u3|txdata~132_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|addbcd4~41_combout\ : std_logic;
SIGNAL \u3|uart_ad[63][2]~combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rese[1]~7\ : std_logic;
SIGNAL \u2|bcd5_ist|rese[2]~8_combout\ : std_logic;
SIGNAL \u3|uart_ad[61][2]~combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rese[1]~7\ : std_logic;
SIGNAL \u2|bcd4_ist|rese[2]~8_combout\ : std_logic;
SIGNAL \u3|uart_ad[47][2]~combout\ : std_logic;
SIGNAL \u3|txdata~135_combout\ : std_logic;
SIGNAL \u3|uart_ad[9][2]~combout\ : std_logic;
SIGNAL \u3|txdata~137_combout\ : std_logic;
SIGNAL \u3|txdata~138_combout\ : std_logic;
SIGNAL \u3|txdata~139_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~34_combout\ : std_logic;
SIGNAL \u3|uart_ad[21][2]~combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add12~2_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~24_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~35_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|addbcd4~36_combout\ : std_logic;
SIGNAL \u3|uart_ad[23][2]~combout\ : std_logic;
SIGNAL \u2|bcd1_ist|WideOr0~0_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rese[1]~7\ : std_logic;
SIGNAL \u2|bcd1_ist|rese[2]~8_combout\ : std_logic;
SIGNAL \u3|uart_ad[5][2]~combout\ : std_logic;
SIGNAL \u3|txdata~142_combout\ : std_logic;
SIGNAL \u3|txdata~143_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~26_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~36_combout\ : std_logic;
SIGNAL \u3|uart_ad[51][2]~combout\ : std_logic;
SIGNAL \u2|bcd4_ist|addbcd4~34_combout\ : std_logic;
SIGNAL \u3|uart_ad[49][2]~combout\ : std_logic;
SIGNAL \u2|bcd3_ist|addbcd4~34_combout\ : std_logic;
SIGNAL \u3|uart_ad[35][2]~combout\ : std_logic;
SIGNAL \u3|txdata~144_combout\ : std_logic;
SIGNAL \u3|txdata~145_combout\ : std_logic;
SIGNAL \u3|txdata~147_combout\ : std_logic;
SIGNAL \u3|txdata~149_combout\ : std_logic;
SIGNAL \u3|txdata~150_combout\ : std_logic;
SIGNAL \u3|txdata~151_combout\ : std_logic;
SIGNAL \u3|txdata~173_combout\ : std_logic;
SIGNAL \u3|txdata~175_combout\ : std_logic;
SIGNAL \u3|txdata~177_combout\ : std_logic;
SIGNAL \u3|u1|Selector5~4_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add20~2_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|addbcd4~33_combout\ : std_logic;
SIGNAL \u2|bcd8_ist|rese[0]~4_combout\ : std_logic;
SIGNAL \u3|uart_ad[103][0]~combout\ : std_logic;
SIGNAL \u3|txdata~261_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add9~0_combout\ : std_logic;
SIGNAL \u3|uart_ad[65][0]~combout\ : std_logic;
SIGNAL \u3|txdata~240_combout\ : std_logic;
SIGNAL \u3|txdata[3]~82_combout\ : std_logic;
SIGNAL \u3|txdata[3]~83_combout\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a28\ : std_logic;
SIGNAL \u3|uart_ad[10][0]~combout\ : std_logic;
SIGNAL \u3|txdata[3]~70_combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add15~0_combout\ : std_logic;
SIGNAL \u3|uart_ad[8][0]~combout\ : std_logic;
SIGNAL \u3|txdata~241_combout\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a24\ : std_logic;
SIGNAL \u3|uart_ad[24][0]~combout\ : std_logic;
SIGNAL \u3|txdata~242_combout\ : std_logic;
SIGNAL \u3|txdata~243_combout\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a4\ : std_logic;
SIGNAL \u3|uart_ad[94][0]~combout\ : std_logic;
SIGNAL \u3|txdata[3]~73_combout\ : std_logic;
SIGNAL \u3|txdata[3]~76_combout\ : std_logic;
SIGNAL \u3|txdata[3]~75_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|WideOr7~0_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add15~0_combout\ : std_logic;
SIGNAL \u3|uart_ad[78][0]~combout\ : std_logic;
SIGNAL \u3|txdata~244_combout\ : std_logic;
SIGNAL \u3|txdata~245_combout\ : std_logic;
SIGNAL \u3|txdata~246_combout\ : std_logic;
SIGNAL \u3|txdata~247_combout\ : std_logic;
SIGNAL \u3|txdata[3]~94_combout\ : std_logic;
SIGNAL \u3|uart_ad[38][0]~combout\ : std_logic;
SIGNAL \u3|txdata~248_combout\ : std_logic;
SIGNAL \u3|txdata~249_combout\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a8\ : std_logic;
SIGNAL \u3|uart_ad[80][0]~combout\ : std_logic;
SIGNAL \u2|bcd5_ist|Add15~0_combout\ : std_logic;
SIGNAL \u3|uart_ad[64][0]~combout\ : std_logic;
SIGNAL \u3|txdata~250_combout\ : std_logic;
SIGNAL \u3|txdata[3]~95_combout\ : std_logic;
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a12\ : std_logic;
SIGNAL \u3|uart_ad[66][0]~combout\ : std_logic;
SIGNAL \u3|txdata~251_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add15~0_combout\ : std_logic;
SIGNAL \u3|uart_ad[50][0]~combout\ : std_logic;
SIGNAL \u3|txdata~252_combout\ : std_logic;
SIGNAL \u3|txdata[3]~89_combout\ : std_logic;
SIGNAL \u3|txdata[3]~90_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add15~0_combout\ : std_logic;
SIGNAL \u3|uart_ad[36][0]~combout\ : std_logic;
SIGNAL \u3|txdata~253_combout\ : std_logic;
SIGNAL \u3|txdata~254_combout\ : std_logic;
SIGNAL \u3|txdata~255_combout\ : std_logic;
SIGNAL \u3|txdata~256_combout\ : std_logic;
SIGNAL \u3|txdata~257_combout\ : std_logic;
SIGNAL \u3|txdata~258_combout\ : std_logic;
SIGNAL \u3|txdata~259_combout\ : std_logic;
SIGNAL \u3|txdata~260_combout\ : std_logic;
SIGNAL \u3|txdata[3]~43_combout\ : std_logic;
SIGNAL \u3|txdata[3]~55_combout\ : std_logic;
SIGNAL \u3|txdata[3]~44_combout\ : std_logic;
SIGNAL \u3|txdata[3]~51_combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add20~0_combout\ : std_logic;
SIGNAL \u3|uart_ad[77][0]~combout\ : std_logic;
SIGNAL \u2|bcd6_ist|Add9~0_combout\ : std_logic;
SIGNAL \u3|uart_ad[79][0]~combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add9~0_combout\ : std_logic;
SIGNAL \u3|uart_ad[93][0]~combout\ : std_logic;
SIGNAL \u3|txdata[3]~48_combout\ : std_logic;
SIGNAL \u2|bcd4_ist|rese[0]~4_combout\ : std_logic;
SIGNAL \u3|uart_ad[47][0]~combout\ : std_logic;
SIGNAL \u3|txdata~223_combout\ : std_logic;
SIGNAL \u3|txdata~224_combout\ : std_logic;
SIGNAL \u3|txdata~225_combout\ : std_logic;
SIGNAL \u2|bcd5_ist|rese[0]~4_combout\ : std_logic;
SIGNAL \u3|uart_ad[61][0]~combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add9~0_combout\ : std_logic;
SIGNAL \u3|uart_ad[9][0]~combout\ : std_logic;
SIGNAL \u3|txdata~226_combout\ : std_logic;
SIGNAL \u3|txdata~227_combout\ : std_logic;
SIGNAL \u3|txdata~228_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|Add20~0_combout\ : std_logic;
SIGNAL \u3|uart_ad[91][0]~combout\ : std_logic;
SIGNAL \u2|bcd8_ist|Add20~0_combout\ : std_logic;
SIGNAL \u3|uart_ad[105][0]~combout\ : std_logic;
SIGNAL \u2|bcd6_ist|rese[0]~4_combout\ : std_logic;
SIGNAL \u3|uart_ad[75][0]~combout\ : std_logic;
SIGNAL \u3|txdata~229_combout\ : std_logic;
SIGNAL \u2|bcd7_ist|rese[0]~4_combout\ : std_logic;
SIGNAL \u3|uart_ad[89][0]~combout\ : std_logic;
SIGNAL \u3|txdata~230_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add9~0_combout\ : std_logic;
SIGNAL \u2|bcd3_ist|resb[0]~feeder_combout\ : std_logic;
SIGNAL \u3|uart_ad[37][0]~combout\ : std_logic;
SIGNAL \u2|bcd4_ist|Add20~0_combout\ : std_logic;
SIGNAL \u3|uart_ad[49][0]~combout\ : std_logic;
SIGNAL \u2|bcd3_ist|rese[0]~4_combout\ : std_logic;
SIGNAL \u3|uart_ad[33][0]~combout\ : std_logic;
SIGNAL \u2|bcd3_ist|Add20~0_combout\ : std_logic;
SIGNAL \u3|uart_ad[35][0]~combout\ : std_logic;
SIGNAL \u3|txdata~231_combout\ : std_logic;
SIGNAL \u3|txdata~232_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|rese[0]~4_combout\ : std_logic;
SIGNAL \u3|uart_ad[19][0]~combout\ : std_logic;
SIGNAL \u3|txdata~235_combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add20~0_combout\ : std_logic;
SIGNAL \u3|uart_ad[21][0]~combout\ : std_logic;
SIGNAL \u2|bcd2_ist|Add9~0_combout\ : std_logic;
SIGNAL \u3|uart_ad[23][0]~combout\ : std_logic;
SIGNAL \u2|bcd1_ist|Add20~0_combout\ : std_logic;
SIGNAL \u3|uart_ad[7][0]~combout\ : std_logic;
SIGNAL \u2|bcd1_ist|rese[0]~4_combout\ : std_logic;
SIGNAL \u3|uart_ad[5][0]~combout\ : std_logic;
SIGNAL \u3|txdata~233_combout\ : std_logic;
SIGNAL \u3|txdata~234_combout\ : std_logic;
SIGNAL \u3|txdata~236_combout\ : std_logic;
SIGNAL \u3|txdata~237_combout\ : std_logic;
SIGNAL \u3|txdata~238_combout\ : std_logic;
SIGNAL \u3|txdata~239_combout\ : std_logic;
SIGNAL \u3|txdata~262_combout\ : std_logic;
SIGNAL \u3|txdata~263_combout\ : std_logic;
SIGNAL \u3|u1|Selector5~6_combout\ : std_logic;
SIGNAL \u3|u1|Selector5~7_combout\ : std_logic;
SIGNAL \u3|u1|Selector5~8_combout\ : std_logic;
SIGNAL \u3|u1|Selector5~9_combout\ : std_logic;
SIGNAL \u3|u1|tx~0_combout\ : std_logic;
SIGNAL \u3|u1|tx~q\ : std_logic;
SIGNAL \u2|bcd7_ist|rhexb\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u2|bcd8_ist|resc\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u1|cnt\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|ad_ch5\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|ad_ch1\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u2|ch8_data_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u2|ch7_data_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u2|ch6_data_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u2|ch5_data_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u2|ch4_data_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u2|ch3_data_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u2|ch2_data_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u2|ch1_data_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u2|bcd1_ist|rhexd\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \u2|bcd1_ist|rese\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u2|bcd1_ist|resa\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u3|txdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u2|bcd2_ist|resd\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd2_ist|rhexc\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u2|bcd3_ist|rese\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u2|bcd3_ist|resb\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd3_ist|resa\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd3_ist|rhexd\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \u2|bcd4_ist|rhexb\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u2|bcd5_ist|resc\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd6_ist|resd\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd6_ist|rhexc\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u2|bcd7_ist|rese\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u2|bcd8_ist|resd\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd8_ist|rhexc\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u1|i\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u1|ad_ch6\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|ad_ch2\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u2|ch8_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u2|ch7_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u2|ch6_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u2|ch5_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u2|ch4_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u2|ch3_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u2|ch2_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u2|ch1_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u2|bcd1_ist|resb\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u3|u0|cnt\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u3|u1|cnt\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|dffe3a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u2|bcd2_ist|rese\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u2|bcd2_ist|resc\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd2_ist|resb\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd2_ist|resa\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd2_ist|rhexd\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \u2|bcd3_ist|resd\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd3_ist|rhexb\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u2|bcd3_ist|rhexc\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u2|bcd4_ist|rese\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u2|bcd4_ist|resc\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd4_ist|resb\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd4_ist|resa\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd4_ist|rhexd\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \u2|bcd5_ist|resd\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd5_ist|rhexb\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u2|bcd5_ist|rhexc\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u2|bcd6_ist|rese\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u2|bcd6_ist|resc\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd6_ist|resb\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd6_ist|resa\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd6_ist|rhexd\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \u2|bcd7_ist|resd\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd7_ist|rhexc\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u2|bcd8_ist|rese\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u2|bcd8_ist|resb\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd8_ist|resa\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd8_ist|rhexd\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \u1|ad_ch7\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|ad_ch3\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u2|ch8_sig\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u2|ch7_sig\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u2|ch6_sig\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u2|ch5_sig\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u2|ch4_sig\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u2|ch3_sig\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u2|ch2_sig\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u2|ch1_sig\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u2|bcd1_ist|rhexb\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u2|bcd1_ist|resc\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u3|uart_cnt\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u3|Time_wait\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u2|bcd2_ist|rhexb\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u2|bcd3_ist|resc\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd4_ist|resd\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd4_ist|rhexc\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u2|bcd5_ist|rese\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u2|bcd5_ist|resb\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd5_ist|resa\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd5_ist|rhexd\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \u2|bcd6_ist|rhexb\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u2|bcd7_ist|resc\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd7_ist|resb\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd7_ist|resa\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u2|bcd7_ist|rhexd\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \u2|bcd8_ist|rhexb\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u1|ad_ch8\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|ad_ch4\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u2|ch8_vol\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u2|ch7_vol\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u2|ch6_vol\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u2|ch5_vol\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u2|ch4_vol\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u2|ch3_vol\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u2|ch2_vol\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u2|ch1_vol\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u2|bcd1_ist|rhexc\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u2|bcd1_ist|resd\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u3|k\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u1|ALT_INV_ad_reset~q\ : std_logic;
SIGNAL \u3|ALT_INV_k\ : std_logic_vector(3 DOWNTO 3);

BEGIN

ww_clk <= clk;
ww_rst_n <= rst_n;
ww_ad_data <= ad_data;
ww_ad_busy <= ad_busy;
ww_first_data <= first_data;
ad_os <= ww_ad_os;
ad_cs <= ww_ad_cs;
ad_rd <= ww_ad_rd;
ad_reset <= ww_ad_reset;
ad_convstab <= ww_ad_convstab;
ww_rx <= rx;
tx <= ww_tx;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \u2|ch1_vol~2_combout\ & \u2|ch1_vol~1_combout\ & \u2|ch1_vol~0_combout\ & \u2|ch1_vol~3_combout\ & \u2|ch2_vol~2_combout\ & \u2|ch2_vol~1_combout\ & 
\u2|ch2_vol~0_combout\ & \u2|ch2_vol~3_combout\ & \u2|ch3_vol~2_combout\ & \u2|ch3_vol~1_combout\ & \u2|ch3_vol~0_combout\ & \u2|ch3_vol~3_combout\ & \u2|ch4_vol~2_combout\ & \u2|ch4_vol~1_combout\ & \u2|ch4_vol~0_combout\ & \u2|ch4_vol~3_combout\ & 
\u2|ch5_vol~2_combout\ & \u2|ch5_vol~1_combout\ & \u2|ch5_vol~0_combout\ & \u2|ch5_vol~3_combout\ & \u2|ch6_vol~2_combout\ & \u2|ch6_vol~1_combout\ & \u2|ch6_vol~0_combout\ & \u2|ch6_vol~3_combout\ & \u2|ch7_vol~2_combout\ & \u2|ch7_vol~1_combout\ & 
\u2|ch7_vol~0_combout\ & \u2|ch7_vol~3_combout\ & \u2|ch8_vol~2_combout\ & \u2|ch8_vol~1_combout\ & \u2|ch8_vol~0_combout\ & \u2|ch8_vol~3_combout\);

\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTAADDR_bus\ <= (\u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & \u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(0));

\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBADDR_bus\ <= (\u2|ch8_vol_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ & \u2|ch8_vol_rtl_0|auto_generated|dffe3a\(0));

\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(0);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a1\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(1);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a2\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(2);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a3\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(3);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a4\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(4);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a5\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(5);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a6\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(6);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a7\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(7);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a8\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(8);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a9\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(9);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a10\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(10);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a11\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(11);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a12\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(12);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a13\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(13);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a14\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(14);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a15\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(15);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a16\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(16);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a17\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(17);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a18\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(18);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a19\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(19);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a20\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(20);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a21\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(21);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a22\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(22);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a23\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(23);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a24\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(24);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a25\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(25);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a26\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(26);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a27\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(27);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a28\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(28);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a29\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(29);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a30\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(30);
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a31\ <= \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(31);

\u3|uart_stat.000~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u3|uart_stat.000~q\);

\u3|u0|clkout~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u3|u0|clkout~q\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\u1|ALT_INV_ad_reset~q\ <= NOT \u1|ad_reset~q\;
\u3|ALT_INV_k\(3) <= NOT \u3|k\(3);

-- Location: FF_X12_Y1_N11
\u1|i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|i[5]~20_combout\,
	sclr => \u1|i[0]~18_combout\,
	ena => \u1|i[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|i\(5));

-- Location: FF_X28_Y14_N7
\u1|cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|cnt[4]~22_combout\,
	ena => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|cnt\(4));

-- Location: FF_X28_Y14_N11
\u1|cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|cnt[6]~26_combout\,
	ena => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|cnt\(6));

-- Location: FF_X28_Y14_N13
\u1|cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|cnt[7]~28_combout\,
	ena => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|cnt\(7));

-- Location: FF_X28_Y14_N29
\u1|cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|cnt[15]~44_combout\,
	ena => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|cnt\(15));

-- Location: LCCOMB_X12_Y1_N8
\u1|i[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|i[4]~14_combout\ = (\u1|i\(4) & (\u1|i[3]~13\ $ (GND))) # (!\u1|i\(4) & (!\u1|i[3]~13\ & VCC))
-- \u1|i[4]~15\ = CARRY((\u1|i\(4) & !\u1|i[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|i\(4),
	datad => VCC,
	cin => \u1|i[3]~13\,
	combout => \u1|i[4]~14_combout\,
	cout => \u1|i[4]~15\);

-- Location: LCCOMB_X12_Y1_N10
\u1|i[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|i[5]~20_combout\ = \u1|i\(5) $ (\u1|i[4]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|i\(5),
	cin => \u1|i[4]~15\,
	combout => \u1|i[5]~20_combout\);

-- Location: LCCOMB_X28_Y14_N6
\u1|cnt[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|cnt[4]~22_combout\ = (\u1|cnt\(4) & (!\u1|cnt[3]~21\)) # (!\u1|cnt\(4) & ((\u1|cnt[3]~21\) # (GND)))
-- \u1|cnt[4]~23\ = CARRY((!\u1|cnt[3]~21\) # (!\u1|cnt\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|cnt\(4),
	datad => VCC,
	cin => \u1|cnt[3]~21\,
	combout => \u1|cnt[4]~22_combout\,
	cout => \u1|cnt[4]~23\);

-- Location: LCCOMB_X28_Y14_N10
\u1|cnt[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|cnt[6]~26_combout\ = (\u1|cnt\(6) & (!\u1|cnt[5]~25\)) # (!\u1|cnt\(6) & ((\u1|cnt[5]~25\) # (GND)))
-- \u1|cnt[6]~27\ = CARRY((!\u1|cnt[5]~25\) # (!\u1|cnt\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|cnt\(6),
	datad => VCC,
	cin => \u1|cnt[5]~25\,
	combout => \u1|cnt[6]~26_combout\,
	cout => \u1|cnt[6]~27\);

-- Location: LCCOMB_X28_Y14_N12
\u1|cnt[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|cnt[7]~28_combout\ = (\u1|cnt\(7) & (\u1|cnt[6]~27\ $ (GND))) # (!\u1|cnt\(7) & (!\u1|cnt[6]~27\ & VCC))
-- \u1|cnt[7]~29\ = CARRY((\u1|cnt\(7) & !\u1|cnt[6]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|cnt\(7),
	datad => VCC,
	cin => \u1|cnt[6]~27\,
	combout => \u1|cnt[7]~28_combout\,
	cout => \u1|cnt[7]~29\);

-- Location: LCCOMB_X28_Y14_N26
\u1|cnt[14]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|cnt[14]~42_combout\ = (\u1|cnt\(14) & (!\u1|cnt[13]~41\)) # (!\u1|cnt\(14) & ((\u1|cnt[13]~41\) # (GND)))
-- \u1|cnt[14]~43\ = CARRY((!\u1|cnt[13]~41\) # (!\u1|cnt\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|cnt\(14),
	datad => VCC,
	cin => \u1|cnt[13]~41\,
	combout => \u1|cnt[14]~42_combout\,
	cout => \u1|cnt[14]~43\);

-- Location: LCCOMB_X28_Y14_N28
\u1|cnt[15]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|cnt[15]~44_combout\ = \u1|cnt\(15) $ (!\u1|cnt[14]~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|cnt\(15),
	cin => \u1|cnt[14]~43\,
	combout => \u1|cnt[15]~44_combout\);

-- Location: FF_X17_Y10_N23
\u3|uart_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|uart_cnt[11]~40_combout\,
	sclr => \u3|uart_cnt[11]~18_combout\,
	ena => \u3|uart_cnt[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|uart_cnt\(11));

-- Location: FF_X17_Y10_N27
\u3|uart_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|uart_cnt[13]~44_combout\,
	sclr => \u3|uart_cnt[11]~18_combout\,
	ena => \u3|uart_cnt[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|uart_cnt\(13));

-- Location: LCCOMB_X25_Y7_N2
\u3|u1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|Add0~0_combout\ = \u3|u1|cnt\(0) $ (VCC)
-- \u3|u1|Add0~1\ = CARRY(\u3|u1|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|cnt\(0),
	datad => VCC,
	combout => \u3|u1|Add0~0_combout\,
	cout => \u3|u1|Add0~1\);

-- Location: LCCOMB_X25_Y7_N4
\u3|u1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|Add0~2_combout\ = (\u3|u1|cnt\(1) & (!\u3|u1|Add0~1\)) # (!\u3|u1|cnt\(1) & ((\u3|u1|Add0~1\) # (GND)))
-- \u3|u1|Add0~3\ = CARRY((!\u3|u1|Add0~1\) # (!\u3|u1|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|cnt\(1),
	datad => VCC,
	cin => \u3|u1|Add0~1\,
	combout => \u3|u1|Add0~2_combout\,
	cout => \u3|u1|Add0~3\);

-- Location: LCCOMB_X25_Y7_N6
\u3|u1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|Add0~4_combout\ = (\u3|u1|cnt\(2) & (\u3|u1|Add0~3\ $ (GND))) # (!\u3|u1|cnt\(2) & (!\u3|u1|Add0~3\ & VCC))
-- \u3|u1|Add0~5\ = CARRY((\u3|u1|cnt\(2) & !\u3|u1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|cnt\(2),
	datad => VCC,
	cin => \u3|u1|Add0~3\,
	combout => \u3|u1|Add0~4_combout\,
	cout => \u3|u1|Add0~5\);

-- Location: FF_X23_Y9_N23
\u3|k[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|k[7]~25_combout\,
	sclr => \u3|k[0]~13_combout\,
	ena => \u3|k[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|k\(7));

-- Location: LCCOMB_X17_Y10_N22
\u3|uart_cnt[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_cnt[11]~40_combout\ = (\u3|uart_cnt\(11) & (!\u3|uart_cnt[10]~39\)) # (!\u3|uart_cnt\(11) & ((\u3|uart_cnt[10]~39\) # (GND)))
-- \u3|uart_cnt[11]~41\ = CARRY((!\u3|uart_cnt[10]~39\) # (!\u3|uart_cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_cnt\(11),
	datad => VCC,
	cin => \u3|uart_cnt[10]~39\,
	combout => \u3|uart_cnt[11]~40_combout\,
	cout => \u3|uart_cnt[11]~41\);

-- Location: LCCOMB_X17_Y10_N26
\u3|uart_cnt[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_cnt[13]~44_combout\ = (\u3|uart_cnt\(13) & (!\u3|uart_cnt[12]~43\)) # (!\u3|uart_cnt\(13) & ((\u3|uart_cnt[12]~43\) # (GND)))
-- \u3|uart_cnt[13]~45\ = CARRY((!\u3|uart_cnt[12]~43\) # (!\u3|uart_cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_cnt\(13),
	datad => VCC,
	cin => \u3|uart_cnt[12]~43\,
	combout => \u3|uart_cnt[13]~44_combout\,
	cout => \u3|uart_cnt[13]~45\);

-- Location: FF_X13_Y7_N11
\u3|Time_wait[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|Time_wait[5]~27_combout\,
	ena => \u3|Time_wait[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|Time_wait\(5));

-- Location: FF_X13_Y7_N13
\u3|Time_wait[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|Time_wait[6]~29_combout\,
	ena => \u3|Time_wait[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|Time_wait\(6));

-- Location: LCCOMB_X23_Y9_N22
\u3|k[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|k[7]~25_combout\ = (\u3|k\(7) & (!\u3|k[6]~24\)) # (!\u3|k\(7) & ((\u3|k[6]~24\) # (GND)))
-- \u3|k[7]~26\ = CARRY((!\u3|k[6]~24\) # (!\u3|k\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(7),
	datad => VCC,
	cin => \u3|k[6]~24\,
	combout => \u3|k[7]~25_combout\,
	cout => \u3|k[7]~26\);

-- Location: FF_X22_Y16_N23
\u2|bcd7_ist|rese[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|rese[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rese\(3));

-- Location: FF_X25_Y9_N27
\u2|bcd6_ist|rese[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|rese[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rese\(3));

-- Location: FF_X23_Y8_N27
\u2|bcd5_ist|rese[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|rese[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rese\(3));

-- Location: FF_X23_Y10_N11
\u2|bcd4_ist|rese[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|rese[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rese\(3));

-- Location: FF_X21_Y9_N27
\u2|bcd3_ist|rese[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|rese[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rese\(3));

-- Location: FF_X22_Y14_N15
\u2|bcd1_ist|rese[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|rese[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rese\(3));

-- Location: FF_X23_Y12_N13
\u2|bcd2_ist|rese[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|rese[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rese\(3));

-- Location: FF_X21_Y13_N11
\u2|bcd8_ist|rese[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|rese[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rese\(3));

-- Location: FF_X21_Y9_N25
\u2|bcd3_ist|rese[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|rese[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rese\(2));

-- Location: FF_X23_Y12_N11
\u2|bcd2_ist|rese[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|rese[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rese\(2));

-- Location: FF_X21_Y13_N9
\u2|bcd8_ist|rese[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|rese[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rese\(2));

-- Location: FF_X23_Y12_N9
\u2|bcd2_ist|rese[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|rese[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rese\(1));

-- Location: FF_X21_Y13_N7
\u2|bcd8_ist|rese[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|rese[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rese\(1));

-- Location: LCCOMB_X2_Y11_N2
\u3|u0|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Add0~2_combout\ = (\u3|u0|cnt\(1) & (!\u3|u0|Add0~1\)) # (!\u3|u0|cnt\(1) & ((\u3|u0|Add0~1\) # (GND)))
-- \u3|u0|Add0~3\ = CARRY((!\u3|u0|Add0~1\) # (!\u3|u0|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|cnt\(1),
	datad => VCC,
	cin => \u3|u0|Add0~1\,
	combout => \u3|u0|Add0~2_combout\,
	cout => \u3|u0|Add0~3\);

-- Location: LCCOMB_X2_Y11_N26
\u3|u0|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Add0~26_combout\ = (\u3|u0|cnt\(13) & (!\u3|u0|Add0~25\)) # (!\u3|u0|cnt\(13) & ((\u3|u0|Add0~25\) # (GND)))
-- \u3|u0|Add0~27\ = CARRY((!\u3|u0|Add0~25\) # (!\u3|u0|cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|cnt\(13),
	datad => VCC,
	cin => \u3|u0|Add0~25\,
	combout => \u3|u0|Add0~26_combout\,
	cout => \u3|u0|Add0~27\);

-- Location: LCCOMB_X2_Y11_N28
\u3|u0|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Add0~28_combout\ = (\u3|u0|cnt\(14) & (\u3|u0|Add0~27\ $ (GND))) # (!\u3|u0|cnt\(14) & (!\u3|u0|Add0~27\ & VCC))
-- \u3|u0|Add0~29\ = CARRY((\u3|u0|cnt\(14) & !\u3|u0|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|cnt\(14),
	datad => VCC,
	cin => \u3|u0|Add0~27\,
	combout => \u3|u0|Add0~28_combout\,
	cout => \u3|u0|Add0~29\);

-- Location: LCCOMB_X2_Y11_N30
\u3|u0|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Add0~30_combout\ = \u3|u0|cnt\(15) $ (\u3|u0|Add0~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|cnt\(15),
	cin => \u3|u0|Add0~29\,
	combout => \u3|u0|Add0~30_combout\);

-- Location: LCCOMB_X13_Y7_N10
\u3|Time_wait[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Time_wait[5]~27_combout\ = (\u3|Time_wait\(5) & (!\u3|Time_wait[4]~26\)) # (!\u3|Time_wait\(5) & ((\u3|Time_wait[4]~26\) # (GND)))
-- \u3|Time_wait[5]~28\ = CARRY((!\u3|Time_wait[4]~26\) # (!\u3|Time_wait\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Time_wait\(5),
	datad => VCC,
	cin => \u3|Time_wait[4]~26\,
	combout => \u3|Time_wait[5]~27_combout\,
	cout => \u3|Time_wait[5]~28\);

-- Location: LCCOMB_X13_Y7_N12
\u3|Time_wait[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Time_wait[6]~29_combout\ = (\u3|Time_wait\(6) & (\u3|Time_wait[5]~28\ $ (GND))) # (!\u3|Time_wait\(6) & (!\u3|Time_wait[5]~28\ & VCC))
-- \u3|Time_wait[6]~30\ = CARRY((\u3|Time_wait\(6) & !\u3|Time_wait[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Time_wait\(6),
	datad => VCC,
	cin => \u3|Time_wait[5]~28\,
	combout => \u3|Time_wait[6]~29_combout\,
	cout => \u3|Time_wait[6]~30\);

-- Location: LCCOMB_X14_Y5_N22
\u2|bcd5_ist|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add1~0_combout\ = (\u2|bcd5_ist|rhexb\(4) & (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a15\ $ (VCC))) # (!\u2|bcd5_ist|rhexb\(4) & (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a15\ & VCC))
-- \u2|bcd5_ist|Add1~1\ = CARRY((\u2|bcd5_ist|rhexb\(4) & \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexb\(4),
	datab => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a15\,
	datad => VCC,
	combout => \u2|bcd5_ist|Add1~0_combout\,
	cout => \u2|bcd5_ist|Add1~1\);

-- Location: LCCOMB_X14_Y5_N26
\u2|bcd5_ist|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add1~4_combout\ = ((\u2|bcd5_ist|rhexb\(3) $ (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a13\ $ (!\u2|bcd5_ist|Add1~3\)))) # (GND)
-- \u2|bcd5_ist|Add1~5\ = CARRY((\u2|bcd5_ist|rhexb\(3) & ((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a13\) # (!\u2|bcd5_ist|Add1~3\))) # (!\u2|bcd5_ist|rhexb\(3) & (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & 
-- !\u2|bcd5_ist|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexb\(3),
	datab => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a13\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add1~3\,
	combout => \u2|bcd5_ist|Add1~4_combout\,
	cout => \u2|bcd5_ist|Add1~5\);

-- Location: LCCOMB_X14_Y5_N6
\u2|bcd5_ist|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add2~6_combout\ = (\u2|bcd5_ist|Add1~6_combout\ & (!\u2|bcd5_ist|Add2~5\)) # (!\u2|bcd5_ist|Add1~6_combout\ & ((\u2|bcd5_ist|Add2~5\) # (GND)))
-- \u2|bcd5_ist|Add2~7\ = CARRY((!\u2|bcd5_ist|Add2~5\) # (!\u2|bcd5_ist|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add1~6_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add2~5\,
	combout => \u2|bcd5_ist|Add2~6_combout\,
	cout => \u2|bcd5_ist|Add2~7\);

-- Location: LCCOMB_X13_Y5_N18
\u2|bcd5_ist|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add4~0_combout\ = \u2|bcd5_ist|Add3~0_combout\ $ (VCC)
-- \u2|bcd5_ist|Add4~1\ = CARRY(\u2|bcd5_ist|Add3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add3~0_combout\,
	datad => VCC,
	combout => \u2|bcd5_ist|Add4~0_combout\,
	cout => \u2|bcd5_ist|Add4~1\);

-- Location: LCCOMB_X13_Y5_N22
\u2|bcd5_ist|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add4~4_combout\ = (\u2|bcd5_ist|Add3~4_combout\ & (\u2|bcd5_ist|Add4~3\ $ (GND))) # (!\u2|bcd5_ist|Add3~4_combout\ & (!\u2|bcd5_ist|Add4~3\ & VCC))
-- \u2|bcd5_ist|Add4~5\ = CARRY((\u2|bcd5_ist|Add3~4_combout\ & !\u2|bcd5_ist|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add3~4_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add4~3\,
	combout => \u2|bcd5_ist|Add4~4_combout\,
	cout => \u2|bcd5_ist|Add4~5\);

-- Location: LCCOMB_X13_Y5_N24
\u2|bcd5_ist|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add4~6_combout\ = (\u2|bcd5_ist|Add3~6_combout\ & (\u2|bcd5_ist|Add4~5\ & VCC)) # (!\u2|bcd5_ist|Add3~6_combout\ & (!\u2|bcd5_ist|Add4~5\))
-- \u2|bcd5_ist|Add4~7\ = CARRY((!\u2|bcd5_ist|Add3~6_combout\ & !\u2|bcd5_ist|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add3~6_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add4~5\,
	combout => \u2|bcd5_ist|Add4~6_combout\,
	cout => \u2|bcd5_ist|Add4~7\);

-- Location: LCCOMB_X13_Y5_N4
\u2|bcd5_ist|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add6~0_combout\ = \u2|bcd5_ist|Add3~0_combout\ $ (VCC)
-- \u2|bcd5_ist|Add6~1\ = CARRY(\u2|bcd5_ist|Add3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add3~0_combout\,
	datad => VCC,
	combout => \u2|bcd5_ist|Add6~0_combout\,
	cout => \u2|bcd5_ist|Add6~1\);

-- Location: LCCOMB_X13_Y5_N6
\u2|bcd5_ist|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add6~2_combout\ = (\u2|bcd5_ist|Add3~2_combout\ & (\u2|bcd5_ist|Add6~1\ & VCC)) # (!\u2|bcd5_ist|Add3~2_combout\ & (!\u2|bcd5_ist|Add6~1\))
-- \u2|bcd5_ist|Add6~3\ = CARRY((!\u2|bcd5_ist|Add3~2_combout\ & !\u2|bcd5_ist|Add6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add3~2_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add6~1\,
	combout => \u2|bcd5_ist|Add6~2_combout\,
	cout => \u2|bcd5_ist|Add6~3\);

-- Location: LCCOMB_X13_Y5_N8
\u2|bcd5_ist|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add6~4_combout\ = (\u2|bcd5_ist|Add3~4_combout\ & (\u2|bcd5_ist|Add6~3\ $ (GND))) # (!\u2|bcd5_ist|Add3~4_combout\ & (!\u2|bcd5_ist|Add6~3\ & VCC))
-- \u2|bcd5_ist|Add6~5\ = CARRY((\u2|bcd5_ist|Add3~4_combout\ & !\u2|bcd5_ist|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add3~4_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add6~3\,
	combout => \u2|bcd5_ist|Add6~4_combout\,
	cout => \u2|bcd5_ist|Add6~5\);

-- Location: LCCOMB_X13_Y5_N10
\u2|bcd5_ist|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add6~6_combout\ = (\u2|bcd5_ist|Add3~6_combout\ & (!\u2|bcd5_ist|Add6~5\)) # (!\u2|bcd5_ist|Add3~6_combout\ & ((\u2|bcd5_ist|Add6~5\) # (GND)))
-- \u2|bcd5_ist|Add6~7\ = CARRY((!\u2|bcd5_ist|Add6~5\) # (!\u2|bcd5_ist|Add3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add3~6_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add6~5\,
	combout => \u2|bcd5_ist|Add6~6_combout\,
	cout => \u2|bcd5_ist|Add6~7\);

-- Location: LCCOMB_X12_Y5_N2
\u2|bcd5_ist|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add7~0_combout\ = (\u2|bcd5_ist|addbcd4~6_combout\ & (\u2|bcd5_ist|rhexb\(4) $ (VCC))) # (!\u2|bcd5_ist|addbcd4~6_combout\ & (\u2|bcd5_ist|rhexb\(4) & VCC))
-- \u2|bcd5_ist|Add7~1\ = CARRY((\u2|bcd5_ist|addbcd4~6_combout\ & \u2|bcd5_ist|rhexb\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|addbcd4~6_combout\,
	datab => \u2|bcd5_ist|rhexb\(4),
	datad => VCC,
	combout => \u2|bcd5_ist|Add7~0_combout\,
	cout => \u2|bcd5_ist|Add7~1\);

-- Location: LCCOMB_X12_Y5_N4
\u2|bcd5_ist|Add7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add7~2_combout\ = (\u2|bcd5_ist|rhexb\(5) & ((\u2|bcd5_ist|addbcd4~4_combout\ & (\u2|bcd5_ist|Add7~1\ & VCC)) # (!\u2|bcd5_ist|addbcd4~4_combout\ & (!\u2|bcd5_ist|Add7~1\)))) # (!\u2|bcd5_ist|rhexb\(5) & ((\u2|bcd5_ist|addbcd4~4_combout\ & 
-- (!\u2|bcd5_ist|Add7~1\)) # (!\u2|bcd5_ist|addbcd4~4_combout\ & ((\u2|bcd5_ist|Add7~1\) # (GND)))))
-- \u2|bcd5_ist|Add7~3\ = CARRY((\u2|bcd5_ist|rhexb\(5) & (!\u2|bcd5_ist|addbcd4~4_combout\ & !\u2|bcd5_ist|Add7~1\)) # (!\u2|bcd5_ist|rhexb\(5) & ((!\u2|bcd5_ist|Add7~1\) # (!\u2|bcd5_ist|addbcd4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexb\(5),
	datab => \u2|bcd5_ist|addbcd4~4_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add7~1\,
	combout => \u2|bcd5_ist|Add7~2_combout\,
	cout => \u2|bcd5_ist|Add7~3\);

-- Location: LCCOMB_X12_Y5_N6
\u2|bcd5_ist|Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add7~4_combout\ = (\u2|bcd5_ist|rhexb\(6) & (\u2|bcd5_ist|Add7~3\ $ (GND))) # (!\u2|bcd5_ist|rhexb\(6) & (!\u2|bcd5_ist|Add7~3\ & VCC))
-- \u2|bcd5_ist|Add7~5\ = CARRY((\u2|bcd5_ist|rhexb\(6) & !\u2|bcd5_ist|Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|rhexb\(6),
	datad => VCC,
	cin => \u2|bcd5_ist|Add7~3\,
	combout => \u2|bcd5_ist|Add7~4_combout\,
	cout => \u2|bcd5_ist|Add7~5\);

-- Location: LCCOMB_X12_Y5_N8
\u2|bcd5_ist|Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add7~6_combout\ = (\u2|bcd5_ist|rhexb\(7) & (!\u2|bcd5_ist|Add7~5\)) # (!\u2|bcd5_ist|rhexb\(7) & ((\u2|bcd5_ist|Add7~5\) # (GND)))
-- \u2|bcd5_ist|Add7~7\ = CARRY((!\u2|bcd5_ist|Add7~5\) # (!\u2|bcd5_ist|rhexb\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|rhexb\(7),
	datad => VCC,
	cin => \u2|bcd5_ist|Add7~5\,
	combout => \u2|bcd5_ist|Add7~6_combout\,
	cout => \u2|bcd5_ist|Add7~7\);

-- Location: LCCOMB_X16_Y6_N6
\u2|bcd5_ist|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add8~6_combout\ = (\u2|bcd5_ist|rhexd\(7) & ((\u2|bcd5_ist|rhexc\(7) & (\u2|bcd5_ist|Add8~5\ & VCC)) # (!\u2|bcd5_ist|rhexc\(7) & (!\u2|bcd5_ist|Add8~5\)))) # (!\u2|bcd5_ist|rhexd\(7) & ((\u2|bcd5_ist|rhexc\(7) & (!\u2|bcd5_ist|Add8~5\)) # 
-- (!\u2|bcd5_ist|rhexc\(7) & ((\u2|bcd5_ist|Add8~5\) # (GND)))))
-- \u2|bcd5_ist|Add8~7\ = CARRY((\u2|bcd5_ist|rhexd\(7) & (!\u2|bcd5_ist|rhexc\(7) & !\u2|bcd5_ist|Add8~5\)) # (!\u2|bcd5_ist|rhexd\(7) & ((!\u2|bcd5_ist|Add8~5\) # (!\u2|bcd5_ist|rhexc\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexd\(7),
	datab => \u2|bcd5_ist|rhexc\(7),
	datad => VCC,
	cin => \u2|bcd5_ist|Add8~5\,
	combout => \u2|bcd5_ist|Add8~6_combout\,
	cout => \u2|bcd5_ist|Add8~7\);

-- Location: LCCOMB_X14_Y6_N24
\u2|bcd5_ist|Add12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add12~4_combout\ = (\u2|bcd5_ist|Add9~6_combout\ & (\u2|bcd5_ist|Add12~3\ $ (GND))) # (!\u2|bcd5_ist|Add9~6_combout\ & (!\u2|bcd5_ist|Add12~3\ & VCC))
-- \u2|bcd5_ist|Add12~5\ = CARRY((\u2|bcd5_ist|Add9~6_combout\ & !\u2|bcd5_ist|Add12~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add9~6_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add12~3\,
	combout => \u2|bcd5_ist|Add12~4_combout\,
	cout => \u2|bcd5_ist|Add12~5\);

-- Location: LCCOMB_X16_Y6_N8
\u2|bcd5_ist|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add8~8_combout\ = !\u2|bcd5_ist|Add8~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd5_ist|Add8~7\,
	combout => \u2|bcd5_ist|Add8~8_combout\);

-- Location: LCCOMB_X13_Y6_N26
\u2|bcd5_ist|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add10~4_combout\ = (\u2|bcd5_ist|Add9~6_combout\ & (\u2|bcd5_ist|Add10~3\ $ (GND))) # (!\u2|bcd5_ist|Add9~6_combout\ & (!\u2|bcd5_ist|Add10~3\ & VCC))
-- \u2|bcd5_ist|Add10~5\ = CARRY((\u2|bcd5_ist|Add9~6_combout\ & !\u2|bcd5_ist|Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add9~6_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add10~3\,
	combout => \u2|bcd5_ist|Add10~4_combout\,
	cout => \u2|bcd5_ist|Add10~5\);

-- Location: LCCOMB_X12_Y15_N24
\u2|bcd7_ist|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add1~0_combout\ = (\u2|bcd7_ist|rhexb\(4) & (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a7\ $ (VCC))) # (!\u2|bcd7_ist|rhexb\(4) & (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & VCC))
-- \u2|bcd7_ist|Add1~1\ = CARRY((\u2|bcd7_ist|rhexb\(4) & \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexb\(4),
	datab => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a7\,
	datad => VCC,
	combout => \u2|bcd7_ist|Add1~0_combout\,
	cout => \u2|bcd7_ist|Add1~1\);

-- Location: LCCOMB_X12_Y15_N26
\u2|bcd7_ist|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add1~2_combout\ = (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & ((\u2|bcd7_ist|rhexb\(2) & (\u2|bcd7_ist|Add1~1\ & VCC)) # (!\u2|bcd7_ist|rhexb\(2) & (!\u2|bcd7_ist|Add1~1\)))) # 
-- (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & ((\u2|bcd7_ist|rhexb\(2) & (!\u2|bcd7_ist|Add1~1\)) # (!\u2|bcd7_ist|rhexb\(2) & ((\u2|bcd7_ist|Add1~1\) # (GND)))))
-- \u2|bcd7_ist|Add1~3\ = CARRY((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & (!\u2|bcd7_ist|rhexb\(2) & !\u2|bcd7_ist|Add1~1\)) # (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & ((!\u2|bcd7_ist|Add1~1\) # 
-- (!\u2|bcd7_ist|rhexb\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a6\,
	datab => \u2|bcd7_ist|rhexb\(2),
	datad => VCC,
	cin => \u2|bcd7_ist|Add1~1\,
	combout => \u2|bcd7_ist|Add1~2_combout\,
	cout => \u2|bcd7_ist|Add1~3\);

-- Location: LCCOMB_X12_Y15_N28
\u2|bcd7_ist|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add1~4_combout\ = ((\u2|bcd7_ist|rhexb\(3) $ (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a5\ $ (!\u2|bcd7_ist|Add1~3\)))) # (GND)
-- \u2|bcd7_ist|Add1~5\ = CARRY((\u2|bcd7_ist|rhexb\(3) & ((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a5\) # (!\u2|bcd7_ist|Add1~3\))) # (!\u2|bcd7_ist|rhexb\(3) & (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & 
-- !\u2|bcd7_ist|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexb\(3),
	datab => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a5\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add1~3\,
	combout => \u2|bcd7_ist|Add1~4_combout\,
	cout => \u2|bcd7_ist|Add1~5\);

-- Location: LCCOMB_X12_Y15_N30
\u2|bcd7_ist|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add1~6_combout\ = \u2|bcd7_ist|Add1~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd7_ist|Add1~5\,
	combout => \u2|bcd7_ist|Add1~6_combout\);

-- Location: LCCOMB_X12_Y15_N14
\u2|bcd7_ist|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add2~0_combout\ = (\u2|bcd7_ist|rhexc\(4) & (\u2|bcd7_ist|Add1~0_combout\ $ (VCC))) # (!\u2|bcd7_ist|rhexc\(4) & (\u2|bcd7_ist|Add1~0_combout\ & VCC))
-- \u2|bcd7_ist|Add2~1\ = CARRY((\u2|bcd7_ist|rhexc\(4) & \u2|bcd7_ist|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexc\(4),
	datab => \u2|bcd7_ist|Add1~0_combout\,
	datad => VCC,
	combout => \u2|bcd7_ist|Add2~0_combout\,
	cout => \u2|bcd7_ist|Add2~1\);

-- Location: LCCOMB_X12_Y15_N16
\u2|bcd7_ist|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add2~2_combout\ = (\u2|bcd7_ist|Add1~2_combout\ & ((\u2|bcd7_ist|rhexc\(2) & (\u2|bcd7_ist|Add2~1\ & VCC)) # (!\u2|bcd7_ist|rhexc\(2) & (!\u2|bcd7_ist|Add2~1\)))) # (!\u2|bcd7_ist|Add1~2_combout\ & ((\u2|bcd7_ist|rhexc\(2) & 
-- (!\u2|bcd7_ist|Add2~1\)) # (!\u2|bcd7_ist|rhexc\(2) & ((\u2|bcd7_ist|Add2~1\) # (GND)))))
-- \u2|bcd7_ist|Add2~3\ = CARRY((\u2|bcd7_ist|Add1~2_combout\ & (!\u2|bcd7_ist|rhexc\(2) & !\u2|bcd7_ist|Add2~1\)) # (!\u2|bcd7_ist|Add1~2_combout\ & ((!\u2|bcd7_ist|Add2~1\) # (!\u2|bcd7_ist|rhexc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add1~2_combout\,
	datab => \u2|bcd7_ist|rhexc\(2),
	datad => VCC,
	cin => \u2|bcd7_ist|Add2~1\,
	combout => \u2|bcd7_ist|Add2~2_combout\,
	cout => \u2|bcd7_ist|Add2~3\);

-- Location: LCCOMB_X12_Y15_N18
\u2|bcd7_ist|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add2~4_combout\ = ((\u2|bcd7_ist|rhexc\(3) $ (\u2|bcd7_ist|Add1~4_combout\ $ (!\u2|bcd7_ist|Add2~3\)))) # (GND)
-- \u2|bcd7_ist|Add2~5\ = CARRY((\u2|bcd7_ist|rhexc\(3) & ((\u2|bcd7_ist|Add1~4_combout\) # (!\u2|bcd7_ist|Add2~3\))) # (!\u2|bcd7_ist|rhexc\(3) & (\u2|bcd7_ist|Add1~4_combout\ & !\u2|bcd7_ist|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexc\(3),
	datab => \u2|bcd7_ist|Add1~4_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add2~3\,
	combout => \u2|bcd7_ist|Add2~4_combout\,
	cout => \u2|bcd7_ist|Add2~5\);

-- Location: LCCOMB_X12_Y15_N20
\u2|bcd7_ist|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add2~6_combout\ = (\u2|bcd7_ist|Add1~6_combout\ & (!\u2|bcd7_ist|Add2~5\)) # (!\u2|bcd7_ist|Add1~6_combout\ & ((\u2|bcd7_ist|Add2~5\) # (GND)))
-- \u2|bcd7_ist|Add2~7\ = CARRY((!\u2|bcd7_ist|Add2~5\) # (!\u2|bcd7_ist|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add1~6_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add2~5\,
	combout => \u2|bcd7_ist|Add2~6_combout\,
	cout => \u2|bcd7_ist|Add2~7\);

-- Location: LCCOMB_X12_Y15_N22
\u2|bcd7_ist|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add2~8_combout\ = !\u2|bcd7_ist|Add2~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd7_ist|Add2~7\,
	combout => \u2|bcd7_ist|Add2~8_combout\);

-- Location: LCCOMB_X12_Y15_N4
\u2|bcd7_ist|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add3~0_combout\ = (\u2|bcd7_ist|rhexd\(4) & (\u2|bcd7_ist|Add2~0_combout\ $ (VCC))) # (!\u2|bcd7_ist|rhexd\(4) & (\u2|bcd7_ist|Add2~0_combout\ & VCC))
-- \u2|bcd7_ist|Add3~1\ = CARRY((\u2|bcd7_ist|rhexd\(4) & \u2|bcd7_ist|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexd\(4),
	datab => \u2|bcd7_ist|Add2~0_combout\,
	datad => VCC,
	combout => \u2|bcd7_ist|Add3~0_combout\,
	cout => \u2|bcd7_ist|Add3~1\);

-- Location: LCCOMB_X12_Y15_N6
\u2|bcd7_ist|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add3~2_combout\ = (\u2|bcd7_ist|rhexd\(2) & ((\u2|bcd7_ist|Add2~2_combout\ & (\u2|bcd7_ist|Add3~1\ & VCC)) # (!\u2|bcd7_ist|Add2~2_combout\ & (!\u2|bcd7_ist|Add3~1\)))) # (!\u2|bcd7_ist|rhexd\(2) & ((\u2|bcd7_ist|Add2~2_combout\ & 
-- (!\u2|bcd7_ist|Add3~1\)) # (!\u2|bcd7_ist|Add2~2_combout\ & ((\u2|bcd7_ist|Add3~1\) # (GND)))))
-- \u2|bcd7_ist|Add3~3\ = CARRY((\u2|bcd7_ist|rhexd\(2) & (!\u2|bcd7_ist|Add2~2_combout\ & !\u2|bcd7_ist|Add3~1\)) # (!\u2|bcd7_ist|rhexd\(2) & ((!\u2|bcd7_ist|Add3~1\) # (!\u2|bcd7_ist|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexd\(2),
	datab => \u2|bcd7_ist|Add2~2_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add3~1\,
	combout => \u2|bcd7_ist|Add3~2_combout\,
	cout => \u2|bcd7_ist|Add3~3\);

-- Location: LCCOMB_X12_Y15_N8
\u2|bcd7_ist|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add3~4_combout\ = ((\u2|bcd7_ist|rhexd\(3) $ (\u2|bcd7_ist|Add2~4_combout\ $ (!\u2|bcd7_ist|Add3~3\)))) # (GND)
-- \u2|bcd7_ist|Add3~5\ = CARRY((\u2|bcd7_ist|rhexd\(3) & ((\u2|bcd7_ist|Add2~4_combout\) # (!\u2|bcd7_ist|Add3~3\))) # (!\u2|bcd7_ist|rhexd\(3) & (\u2|bcd7_ist|Add2~4_combout\ & !\u2|bcd7_ist|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexd\(3),
	datab => \u2|bcd7_ist|Add2~4_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add3~3\,
	combout => \u2|bcd7_ist|Add3~4_combout\,
	cout => \u2|bcd7_ist|Add3~5\);

-- Location: LCCOMB_X12_Y15_N10
\u2|bcd7_ist|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add3~6_combout\ = (\u2|bcd7_ist|Add2~6_combout\ & (!\u2|bcd7_ist|Add3~5\)) # (!\u2|bcd7_ist|Add2~6_combout\ & ((\u2|bcd7_ist|Add3~5\) # (GND)))
-- \u2|bcd7_ist|Add3~7\ = CARRY((!\u2|bcd7_ist|Add3~5\) # (!\u2|bcd7_ist|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|Add2~6_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add3~5\,
	combout => \u2|bcd7_ist|Add3~6_combout\,
	cout => \u2|bcd7_ist|Add3~7\);

-- Location: LCCOMB_X12_Y15_N12
\u2|bcd7_ist|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add3~8_combout\ = \u2|bcd7_ist|Add2~8_combout\ $ (!\u2|bcd7_ist|Add3~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add2~8_combout\,
	cin => \u2|bcd7_ist|Add3~7\,
	combout => \u2|bcd7_ist|Add3~8_combout\);

-- Location: LCCOMB_X11_Y15_N4
\u2|bcd7_ist|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add4~0_combout\ = \u2|bcd7_ist|Add3~0_combout\ $ (VCC)
-- \u2|bcd7_ist|Add4~1\ = CARRY(\u2|bcd7_ist|Add3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add3~0_combout\,
	datad => VCC,
	combout => \u2|bcd7_ist|Add4~0_combout\,
	cout => \u2|bcd7_ist|Add4~1\);

-- Location: LCCOMB_X11_Y15_N6
\u2|bcd7_ist|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add4~2_combout\ = (\u2|bcd7_ist|Add3~2_combout\ & (!\u2|bcd7_ist|Add4~1\)) # (!\u2|bcd7_ist|Add3~2_combout\ & ((\u2|bcd7_ist|Add4~1\) # (GND)))
-- \u2|bcd7_ist|Add4~3\ = CARRY((!\u2|bcd7_ist|Add4~1\) # (!\u2|bcd7_ist|Add3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add3~2_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add4~1\,
	combout => \u2|bcd7_ist|Add4~2_combout\,
	cout => \u2|bcd7_ist|Add4~3\);

-- Location: LCCOMB_X11_Y15_N8
\u2|bcd7_ist|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add4~4_combout\ = (\u2|bcd7_ist|Add3~4_combout\ & (\u2|bcd7_ist|Add4~3\ $ (GND))) # (!\u2|bcd7_ist|Add3~4_combout\ & (!\u2|bcd7_ist|Add4~3\ & VCC))
-- \u2|bcd7_ist|Add4~5\ = CARRY((\u2|bcd7_ist|Add3~4_combout\ & !\u2|bcd7_ist|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|Add3~4_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add4~3\,
	combout => \u2|bcd7_ist|Add4~4_combout\,
	cout => \u2|bcd7_ist|Add4~5\);

-- Location: LCCOMB_X11_Y15_N10
\u2|bcd7_ist|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add4~6_combout\ = (\u2|bcd7_ist|Add3~6_combout\ & (\u2|bcd7_ist|Add4~5\ & VCC)) # (!\u2|bcd7_ist|Add3~6_combout\ & (!\u2|bcd7_ist|Add4~5\))
-- \u2|bcd7_ist|Add4~7\ = CARRY((!\u2|bcd7_ist|Add3~6_combout\ & !\u2|bcd7_ist|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|Add3~6_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add4~5\,
	combout => \u2|bcd7_ist|Add4~6_combout\,
	cout => \u2|bcd7_ist|Add4~7\);

-- Location: LCCOMB_X11_Y15_N12
\u2|bcd7_ist|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add4~8_combout\ = \u2|bcd7_ist|Add4~7\ $ (!\u2|bcd7_ist|Add3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd7_ist|Add3~8_combout\,
	cin => \u2|bcd7_ist|Add4~7\,
	combout => \u2|bcd7_ist|Add4~8_combout\);

-- Location: LCCOMB_X11_Y15_N18
\u2|bcd7_ist|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add6~0_combout\ = \u2|bcd7_ist|Add3~0_combout\ $ (VCC)
-- \u2|bcd7_ist|Add6~1\ = CARRY(\u2|bcd7_ist|Add3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add3~0_combout\,
	datad => VCC,
	combout => \u2|bcd7_ist|Add6~0_combout\,
	cout => \u2|bcd7_ist|Add6~1\);

-- Location: LCCOMB_X11_Y15_N20
\u2|bcd7_ist|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add6~2_combout\ = (\u2|bcd7_ist|Add3~2_combout\ & (\u2|bcd7_ist|Add6~1\ & VCC)) # (!\u2|bcd7_ist|Add3~2_combout\ & (!\u2|bcd7_ist|Add6~1\))
-- \u2|bcd7_ist|Add6~3\ = CARRY((!\u2|bcd7_ist|Add3~2_combout\ & !\u2|bcd7_ist|Add6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add3~2_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add6~1\,
	combout => \u2|bcd7_ist|Add6~2_combout\,
	cout => \u2|bcd7_ist|Add6~3\);

-- Location: LCCOMB_X11_Y15_N22
\u2|bcd7_ist|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add6~4_combout\ = (\u2|bcd7_ist|Add3~4_combout\ & (\u2|bcd7_ist|Add6~3\ $ (GND))) # (!\u2|bcd7_ist|Add3~4_combout\ & (!\u2|bcd7_ist|Add6~3\ & VCC))
-- \u2|bcd7_ist|Add6~5\ = CARRY((\u2|bcd7_ist|Add3~4_combout\ & !\u2|bcd7_ist|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|Add3~4_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add6~3\,
	combout => \u2|bcd7_ist|Add6~4_combout\,
	cout => \u2|bcd7_ist|Add6~5\);

-- Location: LCCOMB_X11_Y15_N24
\u2|bcd7_ist|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add6~6_combout\ = (\u2|bcd7_ist|Add3~6_combout\ & (!\u2|bcd7_ist|Add6~5\)) # (!\u2|bcd7_ist|Add3~6_combout\ & ((\u2|bcd7_ist|Add6~5\) # (GND)))
-- \u2|bcd7_ist|Add6~7\ = CARRY((!\u2|bcd7_ist|Add6~5\) # (!\u2|bcd7_ist|Add3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|Add3~6_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add6~5\,
	combout => \u2|bcd7_ist|Add6~6_combout\,
	cout => \u2|bcd7_ist|Add6~7\);

-- Location: LCCOMB_X11_Y15_N26
\u2|bcd7_ist|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add6~8_combout\ = \u2|bcd7_ist|Add6~7\ $ (!\u2|bcd7_ist|Add3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd7_ist|Add3~8_combout\,
	cin => \u2|bcd7_ist|Add6~7\,
	combout => \u2|bcd7_ist|Add6~8_combout\);

-- Location: LCCOMB_X13_Y15_N10
\u2|bcd7_ist|Add7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add7~2_combout\ = (\u2|bcd7_ist|addbcd4~4_combout\ & ((\u2|bcd7_ist|rhexb\(5) & (\u2|bcd7_ist|Add7~1\ & VCC)) # (!\u2|bcd7_ist|rhexb\(5) & (!\u2|bcd7_ist|Add7~1\)))) # (!\u2|bcd7_ist|addbcd4~4_combout\ & ((\u2|bcd7_ist|rhexb\(5) & 
-- (!\u2|bcd7_ist|Add7~1\)) # (!\u2|bcd7_ist|rhexb\(5) & ((\u2|bcd7_ist|Add7~1\) # (GND)))))
-- \u2|bcd7_ist|Add7~3\ = CARRY((\u2|bcd7_ist|addbcd4~4_combout\ & (!\u2|bcd7_ist|rhexb\(5) & !\u2|bcd7_ist|Add7~1\)) # (!\u2|bcd7_ist|addbcd4~4_combout\ & ((!\u2|bcd7_ist|Add7~1\) # (!\u2|bcd7_ist|rhexb\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|addbcd4~4_combout\,
	datab => \u2|bcd7_ist|rhexb\(5),
	datad => VCC,
	cin => \u2|bcd7_ist|Add7~1\,
	combout => \u2|bcd7_ist|Add7~2_combout\,
	cout => \u2|bcd7_ist|Add7~3\);

-- Location: LCCOMB_X13_Y15_N12
\u2|bcd7_ist|Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add7~4_combout\ = (\u2|bcd7_ist|rhexb\(6) & (\u2|bcd7_ist|Add7~3\ $ (GND))) # (!\u2|bcd7_ist|rhexb\(6) & (!\u2|bcd7_ist|Add7~3\ & VCC))
-- \u2|bcd7_ist|Add7~5\ = CARRY((\u2|bcd7_ist|rhexb\(6) & !\u2|bcd7_ist|Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|rhexb\(6),
	datad => VCC,
	cin => \u2|bcd7_ist|Add7~3\,
	combout => \u2|bcd7_ist|Add7~4_combout\,
	cout => \u2|bcd7_ist|Add7~5\);

-- Location: LCCOMB_X13_Y15_N14
\u2|bcd7_ist|Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add7~6_combout\ = (\u2|bcd7_ist|rhexb\(7) & (!\u2|bcd7_ist|Add7~5\)) # (!\u2|bcd7_ist|rhexb\(7) & ((\u2|bcd7_ist|Add7~5\) # (GND)))
-- \u2|bcd7_ist|Add7~7\ = CARRY((!\u2|bcd7_ist|Add7~5\) # (!\u2|bcd7_ist|rhexb\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexb\(7),
	datad => VCC,
	cin => \u2|bcd7_ist|Add7~5\,
	combout => \u2|bcd7_ist|Add7~6_combout\,
	cout => \u2|bcd7_ist|Add7~7\);

-- Location: LCCOMB_X17_Y15_N14
\u2|bcd7_ist|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add8~0_combout\ = (\u2|bcd7_ist|rhexc\(4) & (\u2|bcd7_ist|rhexd\(4) $ (VCC))) # (!\u2|bcd7_ist|rhexc\(4) & (\u2|bcd7_ist|rhexd\(4) & VCC))
-- \u2|bcd7_ist|Add8~1\ = CARRY((\u2|bcd7_ist|rhexc\(4) & \u2|bcd7_ist|rhexd\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexc\(4),
	datab => \u2|bcd7_ist|rhexd\(4),
	datad => VCC,
	combout => \u2|bcd7_ist|Add8~0_combout\,
	cout => \u2|bcd7_ist|Add8~1\);

-- Location: LCCOMB_X17_Y15_N20
\u2|bcd7_ist|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add8~6_combout\ = (\u2|bcd7_ist|rhexc\(7) & ((\u2|bcd7_ist|rhexd\(7) & (\u2|bcd7_ist|Add8~5\ & VCC)) # (!\u2|bcd7_ist|rhexd\(7) & (!\u2|bcd7_ist|Add8~5\)))) # (!\u2|bcd7_ist|rhexc\(7) & ((\u2|bcd7_ist|rhexd\(7) & (!\u2|bcd7_ist|Add8~5\)) # 
-- (!\u2|bcd7_ist|rhexd\(7) & ((\u2|bcd7_ist|Add8~5\) # (GND)))))
-- \u2|bcd7_ist|Add8~7\ = CARRY((\u2|bcd7_ist|rhexc\(7) & (!\u2|bcd7_ist|rhexd\(7) & !\u2|bcd7_ist|Add8~5\)) # (!\u2|bcd7_ist|rhexc\(7) & ((!\u2|bcd7_ist|Add8~5\) # (!\u2|bcd7_ist|rhexd\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexc\(7),
	datab => \u2|bcd7_ist|rhexd\(7),
	datad => VCC,
	cin => \u2|bcd7_ist|Add8~5\,
	combout => \u2|bcd7_ist|Add8~6_combout\,
	cout => \u2|bcd7_ist|Add8~7\);

-- Location: LCCOMB_X17_Y15_N22
\u2|bcd7_ist|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add8~8_combout\ = !\u2|bcd7_ist|Add8~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd7_ist|Add8~7\,
	combout => \u2|bcd7_ist|Add8~8_combout\);

-- Location: LCCOMB_X18_Y15_N6
\u2|bcd7_ist|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add10~2_combout\ = (\u2|bcd7_ist|Add9~4_combout\ & (!\u2|bcd7_ist|Add10~1\)) # (!\u2|bcd7_ist|Add9~4_combout\ & ((\u2|bcd7_ist|Add10~1\) # (GND)))
-- \u2|bcd7_ist|Add10~3\ = CARRY((!\u2|bcd7_ist|Add10~1\) # (!\u2|bcd7_ist|Add9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|Add9~4_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add10~1\,
	combout => \u2|bcd7_ist|Add10~2_combout\,
	cout => \u2|bcd7_ist|Add10~3\);

-- Location: LCCOMB_X18_Y15_N8
\u2|bcd7_ist|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add10~4_combout\ = (\u2|bcd7_ist|Add9~6_combout\ & (\u2|bcd7_ist|Add10~3\ $ (GND))) # (!\u2|bcd7_ist|Add9~6_combout\ & (!\u2|bcd7_ist|Add10~3\ & VCC))
-- \u2|bcd7_ist|Add10~5\ = CARRY((\u2|bcd7_ist|Add9~6_combout\ & !\u2|bcd7_ist|Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add9~6_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add10~3\,
	combout => \u2|bcd7_ist|Add10~4_combout\,
	cout => \u2|bcd7_ist|Add10~5\);

-- Location: LCCOMB_X18_Y15_N10
\u2|bcd7_ist|Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add10~6_combout\ = (\u2|bcd7_ist|Add9~8_combout\ & (\u2|bcd7_ist|Add10~5\ & VCC)) # (!\u2|bcd7_ist|Add9~8_combout\ & (!\u2|bcd7_ist|Add10~5\))
-- \u2|bcd7_ist|Add10~7\ = CARRY((!\u2|bcd7_ist|Add9~8_combout\ & !\u2|bcd7_ist|Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|Add9~8_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add10~5\,
	combout => \u2|bcd7_ist|Add10~6_combout\,
	cout => \u2|bcd7_ist|Add10~7\);

-- Location: LCCOMB_X17_Y15_N4
\u2|bcd7_ist|Add12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add12~2_combout\ = (\u2|bcd7_ist|Add9~4_combout\ & (\u2|bcd7_ist|Add12~1\ & VCC)) # (!\u2|bcd7_ist|Add9~4_combout\ & (!\u2|bcd7_ist|Add12~1\))
-- \u2|bcd7_ist|Add12~3\ = CARRY((!\u2|bcd7_ist|Add9~4_combout\ & !\u2|bcd7_ist|Add12~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add9~4_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add12~1\,
	combout => \u2|bcd7_ist|Add12~2_combout\,
	cout => \u2|bcd7_ist|Add12~3\);

-- Location: LCCOMB_X17_Y15_N6
\u2|bcd7_ist|Add12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add12~4_combout\ = (\u2|bcd7_ist|Add9~6_combout\ & (\u2|bcd7_ist|Add12~3\ $ (GND))) # (!\u2|bcd7_ist|Add9~6_combout\ & (!\u2|bcd7_ist|Add12~3\ & VCC))
-- \u2|bcd7_ist|Add12~5\ = CARRY((\u2|bcd7_ist|Add9~6_combout\ & !\u2|bcd7_ist|Add12~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|Add9~6_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add12~3\,
	combout => \u2|bcd7_ist|Add12~4_combout\,
	cout => \u2|bcd7_ist|Add12~5\);

-- Location: LCCOMB_X17_Y15_N8
\u2|bcd7_ist|Add12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add12~6_combout\ = (\u2|bcd7_ist|Add9~8_combout\ & (!\u2|bcd7_ist|Add12~5\)) # (!\u2|bcd7_ist|Add9~8_combout\ & ((\u2|bcd7_ist|Add12~5\) # (GND)))
-- \u2|bcd7_ist|Add12~7\ = CARRY((!\u2|bcd7_ist|Add12~5\) # (!\u2|bcd7_ist|Add9~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|Add9~8_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add12~5\,
	combout => \u2|bcd7_ist|Add12~6_combout\,
	cout => \u2|bcd7_ist|Add12~7\);

-- Location: LCCOMB_X17_Y15_N10
\u2|bcd7_ist|Add12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add12~8_combout\ = \u2|bcd7_ist|Add9~10_combout\ $ (!\u2|bcd7_ist|Add12~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add9~10_combout\,
	cin => \u2|bcd7_ist|Add12~7\,
	combout => \u2|bcd7_ist|Add12~8_combout\);

-- Location: LCCOMB_X17_Y16_N22
\u2|bcd7_ist|Add14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add14~0_combout\ = (\u2|bcd7_ist|Add13~2_combout\ & (\u2|bcd7_ist|rhexc\(8) $ (VCC))) # (!\u2|bcd7_ist|Add13~2_combout\ & (\u2|bcd7_ist|rhexc\(8) & VCC))
-- \u2|bcd7_ist|Add14~1\ = CARRY((\u2|bcd7_ist|Add13~2_combout\ & \u2|bcd7_ist|rhexc\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add13~2_combout\,
	datab => \u2|bcd7_ist|rhexc\(8),
	datad => VCC,
	combout => \u2|bcd7_ist|Add14~0_combout\,
	cout => \u2|bcd7_ist|Add14~1\);

-- Location: LCCOMB_X17_Y16_N26
\u2|bcd7_ist|Add14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add14~4_combout\ = ((\u2|bcd7_ist|rhexc\(10) $ (\u2|bcd7_ist|Add13~0_combout\ $ (!\u2|bcd7_ist|Add14~3\)))) # (GND)
-- \u2|bcd7_ist|Add14~5\ = CARRY((\u2|bcd7_ist|rhexc\(10) & ((\u2|bcd7_ist|Add13~0_combout\) # (!\u2|bcd7_ist|Add14~3\))) # (!\u2|bcd7_ist|rhexc\(10) & (\u2|bcd7_ist|Add13~0_combout\ & !\u2|bcd7_ist|Add14~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexc\(10),
	datab => \u2|bcd7_ist|Add13~0_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add14~3\,
	combout => \u2|bcd7_ist|Add14~4_combout\,
	cout => \u2|bcd7_ist|Add14~5\);

-- Location: LCCOMB_X17_Y16_N28
\u2|bcd7_ist|Add14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add14~6_combout\ = (\u2|bcd7_ist|rhexc\(11) & (!\u2|bcd7_ist|Add14~5\)) # (!\u2|bcd7_ist|rhexc\(11) & ((\u2|bcd7_ist|Add14~5\) # (GND)))
-- \u2|bcd7_ist|Add14~7\ = CARRY((!\u2|bcd7_ist|Add14~5\) # (!\u2|bcd7_ist|rhexc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexc\(11),
	datad => VCC,
	cin => \u2|bcd7_ist|Add14~5\,
	combout => \u2|bcd7_ist|Add14~6_combout\,
	cout => \u2|bcd7_ist|Add14~7\);

-- Location: LCCOMB_X17_Y16_N30
\u2|bcd7_ist|Add14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add14~8_combout\ = !\u2|bcd7_ist|Add14~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd7_ist|Add14~7\,
	combout => \u2|bcd7_ist|Add14~8_combout\);

-- Location: LCCOMB_X17_Y16_N10
\u2|bcd7_ist|Add15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add15~0_combout\ = (\u2|bcd7_ist|Add14~0_combout\ & (\u2|bcd7_ist|rhexd\(8) $ (VCC))) # (!\u2|bcd7_ist|Add14~0_combout\ & (\u2|bcd7_ist|rhexd\(8) & VCC))
-- \u2|bcd7_ist|Add15~1\ = CARRY((\u2|bcd7_ist|Add14~0_combout\ & \u2|bcd7_ist|rhexd\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add14~0_combout\,
	datab => \u2|bcd7_ist|rhexd\(8),
	datad => VCC,
	combout => \u2|bcd7_ist|Add15~0_combout\,
	cout => \u2|bcd7_ist|Add15~1\);

-- Location: LCCOMB_X17_Y16_N12
\u2|bcd7_ist|Add15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add15~2_combout\ = (\u2|bcd7_ist|rhexd\(9) & ((\u2|bcd7_ist|Add14~2_combout\ & (\u2|bcd7_ist|Add15~1\ & VCC)) # (!\u2|bcd7_ist|Add14~2_combout\ & (!\u2|bcd7_ist|Add15~1\)))) # (!\u2|bcd7_ist|rhexd\(9) & ((\u2|bcd7_ist|Add14~2_combout\ & 
-- (!\u2|bcd7_ist|Add15~1\)) # (!\u2|bcd7_ist|Add14~2_combout\ & ((\u2|bcd7_ist|Add15~1\) # (GND)))))
-- \u2|bcd7_ist|Add15~3\ = CARRY((\u2|bcd7_ist|rhexd\(9) & (!\u2|bcd7_ist|Add14~2_combout\ & !\u2|bcd7_ist|Add15~1\)) # (!\u2|bcd7_ist|rhexd\(9) & ((!\u2|bcd7_ist|Add15~1\) # (!\u2|bcd7_ist|Add14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexd\(9),
	datab => \u2|bcd7_ist|Add14~2_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add15~1\,
	combout => \u2|bcd7_ist|Add15~2_combout\,
	cout => \u2|bcd7_ist|Add15~3\);

-- Location: LCCOMB_X18_Y16_N16
\u2|bcd7_ist|Add16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add16~0_combout\ = \u2|bcd7_ist|Add15~2_combout\ $ (VCC)
-- \u2|bcd7_ist|Add16~1\ = CARRY(\u2|bcd7_ist|Add15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add15~2_combout\,
	datad => VCC,
	combout => \u2|bcd7_ist|Add16~0_combout\,
	cout => \u2|bcd7_ist|Add16~1\);

-- Location: LCCOMB_X18_Y16_N18
\u2|bcd7_ist|Add16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add16~2_combout\ = (\u2|bcd7_ist|Add15~4_combout\ & (!\u2|bcd7_ist|Add16~1\)) # (!\u2|bcd7_ist|Add15~4_combout\ & ((\u2|bcd7_ist|Add16~1\) # (GND)))
-- \u2|bcd7_ist|Add16~3\ = CARRY((!\u2|bcd7_ist|Add16~1\) # (!\u2|bcd7_ist|Add15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add15~4_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add16~1\,
	combout => \u2|bcd7_ist|Add16~2_combout\,
	cout => \u2|bcd7_ist|Add16~3\);

-- Location: LCCOMB_X18_Y16_N20
\u2|bcd7_ist|Add16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add16~4_combout\ = (\u2|bcd7_ist|Add15~6_combout\ & (\u2|bcd7_ist|Add16~3\ $ (GND))) # (!\u2|bcd7_ist|Add15~6_combout\ & (!\u2|bcd7_ist|Add16~3\ & VCC))
-- \u2|bcd7_ist|Add16~5\ = CARRY((\u2|bcd7_ist|Add15~6_combout\ & !\u2|bcd7_ist|Add16~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add15~6_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add16~3\,
	combout => \u2|bcd7_ist|Add16~4_combout\,
	cout => \u2|bcd7_ist|Add16~5\);

-- Location: LCCOMB_X18_Y16_N4
\u2|bcd7_ist|Add18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add18~0_combout\ = \u2|bcd7_ist|Add15~2_combout\ $ (VCC)
-- \u2|bcd7_ist|Add18~1\ = CARRY(\u2|bcd7_ist|Add15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add15~2_combout\,
	datad => VCC,
	combout => \u2|bcd7_ist|Add18~0_combout\,
	cout => \u2|bcd7_ist|Add18~1\);

-- Location: LCCOMB_X18_Y16_N6
\u2|bcd7_ist|Add18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add18~2_combout\ = (\u2|bcd7_ist|Add15~4_combout\ & (\u2|bcd7_ist|Add18~1\ & VCC)) # (!\u2|bcd7_ist|Add15~4_combout\ & (!\u2|bcd7_ist|Add18~1\))
-- \u2|bcd7_ist|Add18~3\ = CARRY((!\u2|bcd7_ist|Add15~4_combout\ & !\u2|bcd7_ist|Add18~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add15~4_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add18~1\,
	combout => \u2|bcd7_ist|Add18~2_combout\,
	cout => \u2|bcd7_ist|Add18~3\);

-- Location: LCCOMB_X18_Y16_N8
\u2|bcd7_ist|Add18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add18~4_combout\ = (\u2|bcd7_ist|Add15~6_combout\ & (\u2|bcd7_ist|Add18~3\ $ (GND))) # (!\u2|bcd7_ist|Add15~6_combout\ & (!\u2|bcd7_ist|Add18~3\ & VCC))
-- \u2|bcd7_ist|Add18~5\ = CARRY((\u2|bcd7_ist|Add15~6_combout\ & !\u2|bcd7_ist|Add18~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add15~6_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add18~3\,
	combout => \u2|bcd7_ist|Add18~4_combout\,
	cout => \u2|bcd7_ist|Add18~5\);

-- Location: LCCOMB_X22_Y16_N20
\u2|bcd7_ist|rese[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|rese[2]~8_combout\ = (\u2|bcd7_ist|rhexd\(18) & (\u2|bcd7_ist|rese[1]~7\ $ (GND))) # (!\u2|bcd7_ist|rhexd\(18) & (!\u2|bcd7_ist|rese[1]~7\ & VCC))
-- \u2|bcd7_ist|rese[2]~9\ = CARRY((\u2|bcd7_ist|rhexd\(18) & !\u2|bcd7_ist|rese[1]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|rhexd\(18),
	datad => VCC,
	cin => \u2|bcd7_ist|rese[1]~7\,
	combout => \u2|bcd7_ist|rese[2]~8_combout\,
	cout => \u2|bcd7_ist|rese[2]~9\);

-- Location: LCCOMB_X22_Y16_N22
\u2|bcd7_ist|rese[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|rese[3]~10_combout\ = \u2|bcd7_ist|rese[2]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd7_ist|rese[2]~9\,
	combout => \u2|bcd7_ist|rese[3]~10_combout\);

-- Location: LCCOMB_X30_Y10_N12
\u2|bcd6_ist|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add1~0_combout\ = (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & (\u2|bcd6_ist|rhexb\(4) $ (VCC))) # (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & (\u2|bcd6_ist|rhexb\(4) & VCC))
-- \u2|bcd6_ist|Add1~1\ = CARRY((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & \u2|bcd6_ist|rhexb\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a11\,
	datab => \u2|bcd6_ist|rhexb\(4),
	datad => VCC,
	combout => \u2|bcd6_ist|Add1~0_combout\,
	cout => \u2|bcd6_ist|Add1~1\);

-- Location: LCCOMB_X30_Y10_N0
\u2|bcd6_ist|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add2~0_combout\ = (\u2|bcd6_ist|Add1~0_combout\ & (\u2|bcd6_ist|rhexc\(4) $ (VCC))) # (!\u2|bcd6_ist|Add1~0_combout\ & (\u2|bcd6_ist|rhexc\(4) & VCC))
-- \u2|bcd6_ist|Add2~1\ = CARRY((\u2|bcd6_ist|Add1~0_combout\ & \u2|bcd6_ist|rhexc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add1~0_combout\,
	datab => \u2|bcd6_ist|rhexc\(4),
	datad => VCC,
	combout => \u2|bcd6_ist|Add2~0_combout\,
	cout => \u2|bcd6_ist|Add2~1\);

-- Location: LCCOMB_X30_Y10_N6
\u2|bcd6_ist|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add2~6_combout\ = (\u2|bcd6_ist|Add1~6_combout\ & (!\u2|bcd6_ist|Add2~5\)) # (!\u2|bcd6_ist|Add1~6_combout\ & ((\u2|bcd6_ist|Add2~5\) # (GND)))
-- \u2|bcd6_ist|Add2~7\ = CARRY((!\u2|bcd6_ist|Add2~5\) # (!\u2|bcd6_ist|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add1~6_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add2~5\,
	combout => \u2|bcd6_ist|Add2~6_combout\,
	cout => \u2|bcd6_ist|Add2~7\);

-- Location: LCCOMB_X29_Y10_N18
\u2|bcd6_ist|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add4~0_combout\ = \u2|bcd6_ist|Add3~0_combout\ $ (VCC)
-- \u2|bcd6_ist|Add4~1\ = CARRY(\u2|bcd6_ist|Add3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add3~0_combout\,
	datad => VCC,
	combout => \u2|bcd6_ist|Add4~0_combout\,
	cout => \u2|bcd6_ist|Add4~1\);

-- Location: LCCOMB_X29_Y10_N20
\u2|bcd6_ist|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add4~2_combout\ = (\u2|bcd6_ist|Add3~2_combout\ & (!\u2|bcd6_ist|Add4~1\)) # (!\u2|bcd6_ist|Add3~2_combout\ & ((\u2|bcd6_ist|Add4~1\) # (GND)))
-- \u2|bcd6_ist|Add4~3\ = CARRY((!\u2|bcd6_ist|Add4~1\) # (!\u2|bcd6_ist|Add3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add3~2_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add4~1\,
	combout => \u2|bcd6_ist|Add4~2_combout\,
	cout => \u2|bcd6_ist|Add4~3\);

-- Location: LCCOMB_X29_Y10_N22
\u2|bcd6_ist|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add4~4_combout\ = (\u2|bcd6_ist|Add3~4_combout\ & (\u2|bcd6_ist|Add4~3\ $ (GND))) # (!\u2|bcd6_ist|Add3~4_combout\ & (!\u2|bcd6_ist|Add4~3\ & VCC))
-- \u2|bcd6_ist|Add4~5\ = CARRY((\u2|bcd6_ist|Add3~4_combout\ & !\u2|bcd6_ist|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add3~4_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add4~3\,
	combout => \u2|bcd6_ist|Add4~4_combout\,
	cout => \u2|bcd6_ist|Add4~5\);

-- Location: LCCOMB_X29_Y10_N24
\u2|bcd6_ist|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add4~6_combout\ = (\u2|bcd6_ist|Add3~6_combout\ & (\u2|bcd6_ist|Add4~5\ & VCC)) # (!\u2|bcd6_ist|Add3~6_combout\ & (!\u2|bcd6_ist|Add4~5\))
-- \u2|bcd6_ist|Add4~7\ = CARRY((!\u2|bcd6_ist|Add3~6_combout\ & !\u2|bcd6_ist|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add3~6_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add4~5\,
	combout => \u2|bcd6_ist|Add4~6_combout\,
	cout => \u2|bcd6_ist|Add4~7\);

-- Location: LCCOMB_X29_Y10_N26
\u2|bcd6_ist|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add4~8_combout\ = \u2|bcd6_ist|Add4~7\ $ (!\u2|bcd6_ist|Add3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd6_ist|Add3~8_combout\,
	cin => \u2|bcd6_ist|Add4~7\,
	combout => \u2|bcd6_ist|Add4~8_combout\);

-- Location: LCCOMB_X31_Y10_N22
\u2|bcd6_ist|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add6~0_combout\ = \u2|bcd6_ist|Add3~0_combout\ $ (VCC)
-- \u2|bcd6_ist|Add6~1\ = CARRY(\u2|bcd6_ist|Add3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add3~0_combout\,
	datad => VCC,
	combout => \u2|bcd6_ist|Add6~0_combout\,
	cout => \u2|bcd6_ist|Add6~1\);

-- Location: LCCOMB_X31_Y10_N24
\u2|bcd6_ist|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add6~2_combout\ = (\u2|bcd6_ist|Add3~2_combout\ & (\u2|bcd6_ist|Add6~1\ & VCC)) # (!\u2|bcd6_ist|Add3~2_combout\ & (!\u2|bcd6_ist|Add6~1\))
-- \u2|bcd6_ist|Add6~3\ = CARRY((!\u2|bcd6_ist|Add3~2_combout\ & !\u2|bcd6_ist|Add6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add3~2_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add6~1\,
	combout => \u2|bcd6_ist|Add6~2_combout\,
	cout => \u2|bcd6_ist|Add6~3\);

-- Location: LCCOMB_X31_Y10_N26
\u2|bcd6_ist|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add6~4_combout\ = (\u2|bcd6_ist|Add3~4_combout\ & (\u2|bcd6_ist|Add6~3\ $ (GND))) # (!\u2|bcd6_ist|Add3~4_combout\ & (!\u2|bcd6_ist|Add6~3\ & VCC))
-- \u2|bcd6_ist|Add6~5\ = CARRY((\u2|bcd6_ist|Add3~4_combout\ & !\u2|bcd6_ist|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add3~4_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add6~3\,
	combout => \u2|bcd6_ist|Add6~4_combout\,
	cout => \u2|bcd6_ist|Add6~5\);

-- Location: LCCOMB_X31_Y10_N28
\u2|bcd6_ist|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add6~6_combout\ = (\u2|bcd6_ist|Add3~6_combout\ & (!\u2|bcd6_ist|Add6~5\)) # (!\u2|bcd6_ist|Add3~6_combout\ & ((\u2|bcd6_ist|Add6~5\) # (GND)))
-- \u2|bcd6_ist|Add6~7\ = CARRY((!\u2|bcd6_ist|Add6~5\) # (!\u2|bcd6_ist|Add3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add3~6_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add6~5\,
	combout => \u2|bcd6_ist|Add6~6_combout\,
	cout => \u2|bcd6_ist|Add6~7\);

-- Location: LCCOMB_X31_Y10_N30
\u2|bcd6_ist|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add6~8_combout\ = \u2|bcd6_ist|Add6~7\ $ (!\u2|bcd6_ist|Add3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd6_ist|Add3~8_combout\,
	cin => \u2|bcd6_ist|Add6~7\,
	combout => \u2|bcd6_ist|Add6~8_combout\);

-- Location: LCCOMB_X30_Y8_N6
\u2|bcd6_ist|Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add7~4_combout\ = (\u2|bcd6_ist|rhexb\(6) & (\u2|bcd6_ist|Add7~3\ $ (GND))) # (!\u2|bcd6_ist|rhexb\(6) & (!\u2|bcd6_ist|Add7~3\ & VCC))
-- \u2|bcd6_ist|Add7~5\ = CARRY((\u2|bcd6_ist|rhexb\(6) & !\u2|bcd6_ist|Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhexb\(6),
	datad => VCC,
	cin => \u2|bcd6_ist|Add7~3\,
	combout => \u2|bcd6_ist|Add7~4_combout\,
	cout => \u2|bcd6_ist|Add7~5\);

-- Location: LCCOMB_X30_Y8_N8
\u2|bcd6_ist|Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add7~6_combout\ = (\u2|bcd6_ist|rhexb\(7) & (!\u2|bcd6_ist|Add7~5\)) # (!\u2|bcd6_ist|rhexb\(7) & ((\u2|bcd6_ist|Add7~5\) # (GND)))
-- \u2|bcd6_ist|Add7~7\ = CARRY((!\u2|bcd6_ist|Add7~5\) # (!\u2|bcd6_ist|rhexb\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|rhexb\(7),
	datad => VCC,
	cin => \u2|bcd6_ist|Add7~5\,
	combout => \u2|bcd6_ist|Add7~6_combout\,
	cout => \u2|bcd6_ist|Add7~7\);

-- Location: LCCOMB_X30_Y8_N10
\u2|bcd6_ist|Add7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add7~8_combout\ = !\u2|bcd6_ist|Add7~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd6_ist|Add7~7\,
	combout => \u2|bcd6_ist|Add7~8_combout\);

-- Location: LCCOMB_X30_Y7_N8
\u2|bcd6_ist|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add8~0_combout\ = (\u2|bcd6_ist|rhexd\(4) & (\u2|bcd6_ist|rhexc\(4) $ (VCC))) # (!\u2|bcd6_ist|rhexd\(4) & (\u2|bcd6_ist|rhexc\(4) & VCC))
-- \u2|bcd6_ist|Add8~1\ = CARRY((\u2|bcd6_ist|rhexd\(4) & \u2|bcd6_ist|rhexc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhexd\(4),
	datab => \u2|bcd6_ist|rhexc\(4),
	datad => VCC,
	combout => \u2|bcd6_ist|Add8~0_combout\,
	cout => \u2|bcd6_ist|Add8~1\);

-- Location: LCCOMB_X30_Y7_N10
\u2|bcd6_ist|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add8~2_combout\ = (\u2|bcd6_ist|rhexd\(5) & ((\u2|bcd6_ist|rhexc\(5) & (\u2|bcd6_ist|Add8~1\ & VCC)) # (!\u2|bcd6_ist|rhexc\(5) & (!\u2|bcd6_ist|Add8~1\)))) # (!\u2|bcd6_ist|rhexd\(5) & ((\u2|bcd6_ist|rhexc\(5) & (!\u2|bcd6_ist|Add8~1\)) # 
-- (!\u2|bcd6_ist|rhexc\(5) & ((\u2|bcd6_ist|Add8~1\) # (GND)))))
-- \u2|bcd6_ist|Add8~3\ = CARRY((\u2|bcd6_ist|rhexd\(5) & (!\u2|bcd6_ist|rhexc\(5) & !\u2|bcd6_ist|Add8~1\)) # (!\u2|bcd6_ist|rhexd\(5) & ((!\u2|bcd6_ist|Add8~1\) # (!\u2|bcd6_ist|rhexc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhexd\(5),
	datab => \u2|bcd6_ist|rhexc\(5),
	datad => VCC,
	cin => \u2|bcd6_ist|Add8~1\,
	combout => \u2|bcd6_ist|Add8~2_combout\,
	cout => \u2|bcd6_ist|Add8~3\);

-- Location: LCCOMB_X30_Y7_N14
\u2|bcd6_ist|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add8~6_combout\ = (\u2|bcd6_ist|rhexc\(7) & ((\u2|bcd6_ist|rhexd\(7) & (\u2|bcd6_ist|Add8~5\ & VCC)) # (!\u2|bcd6_ist|rhexd\(7) & (!\u2|bcd6_ist|Add8~5\)))) # (!\u2|bcd6_ist|rhexc\(7) & ((\u2|bcd6_ist|rhexd\(7) & (!\u2|bcd6_ist|Add8~5\)) # 
-- (!\u2|bcd6_ist|rhexd\(7) & ((\u2|bcd6_ist|Add8~5\) # (GND)))))
-- \u2|bcd6_ist|Add8~7\ = CARRY((\u2|bcd6_ist|rhexc\(7) & (!\u2|bcd6_ist|rhexd\(7) & !\u2|bcd6_ist|Add8~5\)) # (!\u2|bcd6_ist|rhexc\(7) & ((!\u2|bcd6_ist|Add8~5\) # (!\u2|bcd6_ist|rhexd\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhexc\(7),
	datab => \u2|bcd6_ist|rhexd\(7),
	datad => VCC,
	cin => \u2|bcd6_ist|Add8~5\,
	combout => \u2|bcd6_ist|Add8~6_combout\,
	cout => \u2|bcd6_ist|Add8~7\);

-- Location: LCCOMB_X31_Y8_N2
\u2|bcd6_ist|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add10~2_combout\ = (\u2|bcd6_ist|Add9~4_combout\ & (!\u2|bcd6_ist|Add10~1\)) # (!\u2|bcd6_ist|Add9~4_combout\ & ((\u2|bcd6_ist|Add10~1\) # (GND)))
-- \u2|bcd6_ist|Add10~3\ = CARRY((!\u2|bcd6_ist|Add10~1\) # (!\u2|bcd6_ist|Add9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add9~4_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add10~1\,
	combout => \u2|bcd6_ist|Add10~2_combout\,
	cout => \u2|bcd6_ist|Add10~3\);

-- Location: LCCOMB_X31_Y8_N4
\u2|bcd6_ist|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add10~4_combout\ = (\u2|bcd6_ist|Add9~6_combout\ & (\u2|bcd6_ist|Add10~3\ $ (GND))) # (!\u2|bcd6_ist|Add9~6_combout\ & (!\u2|bcd6_ist|Add10~3\ & VCC))
-- \u2|bcd6_ist|Add10~5\ = CARRY((\u2|bcd6_ist|Add9~6_combout\ & !\u2|bcd6_ist|Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add9~6_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add10~3\,
	combout => \u2|bcd6_ist|Add10~4_combout\,
	cout => \u2|bcd6_ist|Add10~5\);

-- Location: LCCOMB_X31_Y8_N6
\u2|bcd6_ist|Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add10~6_combout\ = (\u2|bcd6_ist|Add9~8_combout\ & (\u2|bcd6_ist|Add10~5\ & VCC)) # (!\u2|bcd6_ist|Add9~8_combout\ & (!\u2|bcd6_ist|Add10~5\))
-- \u2|bcd6_ist|Add10~7\ = CARRY((!\u2|bcd6_ist|Add9~8_combout\ & !\u2|bcd6_ist|Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add9~8_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add10~5\,
	combout => \u2|bcd6_ist|Add10~6_combout\,
	cout => \u2|bcd6_ist|Add10~7\);

-- Location: LCCOMB_X31_Y8_N8
\u2|bcd6_ist|Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add10~8_combout\ = \u2|bcd6_ist|Add10~7\ $ (!\u2|bcd6_ist|Add9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd6_ist|Add9~10_combout\,
	cin => \u2|bcd6_ist|Add10~7\,
	combout => \u2|bcd6_ist|Add10~8_combout\);

-- Location: LCCOMB_X31_Y8_N16
\u2|bcd6_ist|Add12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add12~0_combout\ = \u2|bcd6_ist|Add9~2_combout\ $ (VCC)
-- \u2|bcd6_ist|Add12~1\ = CARRY(\u2|bcd6_ist|Add9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add9~2_combout\,
	datad => VCC,
	combout => \u2|bcd6_ist|Add12~0_combout\,
	cout => \u2|bcd6_ist|Add12~1\);

-- Location: LCCOMB_X31_Y8_N18
\u2|bcd6_ist|Add12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add12~2_combout\ = (\u2|bcd6_ist|Add9~4_combout\ & (\u2|bcd6_ist|Add12~1\ & VCC)) # (!\u2|bcd6_ist|Add9~4_combout\ & (!\u2|bcd6_ist|Add12~1\))
-- \u2|bcd6_ist|Add12~3\ = CARRY((!\u2|bcd6_ist|Add9~4_combout\ & !\u2|bcd6_ist|Add12~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add9~4_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add12~1\,
	combout => \u2|bcd6_ist|Add12~2_combout\,
	cout => \u2|bcd6_ist|Add12~3\);

-- Location: LCCOMB_X31_Y8_N20
\u2|bcd6_ist|Add12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add12~4_combout\ = (\u2|bcd6_ist|Add9~6_combout\ & (\u2|bcd6_ist|Add12~3\ $ (GND))) # (!\u2|bcd6_ist|Add9~6_combout\ & (!\u2|bcd6_ist|Add12~3\ & VCC))
-- \u2|bcd6_ist|Add12~5\ = CARRY((\u2|bcd6_ist|Add9~6_combout\ & !\u2|bcd6_ist|Add12~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add9~6_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add12~3\,
	combout => \u2|bcd6_ist|Add12~4_combout\,
	cout => \u2|bcd6_ist|Add12~5\);

-- Location: LCCOMB_X31_Y8_N22
\u2|bcd6_ist|Add12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add12~6_combout\ = (\u2|bcd6_ist|Add9~8_combout\ & (!\u2|bcd6_ist|Add12~5\)) # (!\u2|bcd6_ist|Add9~8_combout\ & ((\u2|bcd6_ist|Add12~5\) # (GND)))
-- \u2|bcd6_ist|Add12~7\ = CARRY((!\u2|bcd6_ist|Add12~5\) # (!\u2|bcd6_ist|Add9~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add9~8_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add12~5\,
	combout => \u2|bcd6_ist|Add12~6_combout\,
	cout => \u2|bcd6_ist|Add12~7\);

-- Location: LCCOMB_X31_Y8_N24
\u2|bcd6_ist|Add12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add12~8_combout\ = \u2|bcd6_ist|Add12~7\ $ (!\u2|bcd6_ist|Add9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd6_ist|Add9~10_combout\,
	cin => \u2|bcd6_ist|Add12~7\,
	combout => \u2|bcd6_ist|Add12~8_combout\);

-- Location: LCCOMB_X29_Y8_N14
\u2|bcd6_ist|Add14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add14~0_combout\ = (\u2|bcd6_ist|Add13~2_combout\ & (\u2|bcd6_ist|rhexc\(8) $ (VCC))) # (!\u2|bcd6_ist|Add13~2_combout\ & (\u2|bcd6_ist|rhexc\(8) & VCC))
-- \u2|bcd6_ist|Add14~1\ = CARRY((\u2|bcd6_ist|Add13~2_combout\ & \u2|bcd6_ist|rhexc\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add13~2_combout\,
	datab => \u2|bcd6_ist|rhexc\(8),
	datad => VCC,
	combout => \u2|bcd6_ist|Add14~0_combout\,
	cout => \u2|bcd6_ist|Add14~1\);

-- Location: LCCOMB_X29_Y8_N16
\u2|bcd6_ist|Add14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add14~2_combout\ = (\u2|bcd6_ist|Add13~1_combout\ & ((\u2|bcd6_ist|rhexc\(9) & (\u2|bcd6_ist|Add14~1\ & VCC)) # (!\u2|bcd6_ist|rhexc\(9) & (!\u2|bcd6_ist|Add14~1\)))) # (!\u2|bcd6_ist|Add13~1_combout\ & ((\u2|bcd6_ist|rhexc\(9) & 
-- (!\u2|bcd6_ist|Add14~1\)) # (!\u2|bcd6_ist|rhexc\(9) & ((\u2|bcd6_ist|Add14~1\) # (GND)))))
-- \u2|bcd6_ist|Add14~3\ = CARRY((\u2|bcd6_ist|Add13~1_combout\ & (!\u2|bcd6_ist|rhexc\(9) & !\u2|bcd6_ist|Add14~1\)) # (!\u2|bcd6_ist|Add13~1_combout\ & ((!\u2|bcd6_ist|Add14~1\) # (!\u2|bcd6_ist|rhexc\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add13~1_combout\,
	datab => \u2|bcd6_ist|rhexc\(9),
	datad => VCC,
	cin => \u2|bcd6_ist|Add14~1\,
	combout => \u2|bcd6_ist|Add14~2_combout\,
	cout => \u2|bcd6_ist|Add14~3\);

-- Location: LCCOMB_X29_Y8_N18
\u2|bcd6_ist|Add14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add14~4_combout\ = ((\u2|bcd6_ist|Add13~0_combout\ $ (\u2|bcd6_ist|rhexc\(10) $ (!\u2|bcd6_ist|Add14~3\)))) # (GND)
-- \u2|bcd6_ist|Add14~5\ = CARRY((\u2|bcd6_ist|Add13~0_combout\ & ((\u2|bcd6_ist|rhexc\(10)) # (!\u2|bcd6_ist|Add14~3\))) # (!\u2|bcd6_ist|Add13~0_combout\ & (\u2|bcd6_ist|rhexc\(10) & !\u2|bcd6_ist|Add14~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add13~0_combout\,
	datab => \u2|bcd6_ist|rhexc\(10),
	datad => VCC,
	cin => \u2|bcd6_ist|Add14~3\,
	combout => \u2|bcd6_ist|Add14~4_combout\,
	cout => \u2|bcd6_ist|Add14~5\);

-- Location: LCCOMB_X29_Y8_N20
\u2|bcd6_ist|Add14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add14~6_combout\ = (\u2|bcd6_ist|rhexc\(11) & (!\u2|bcd6_ist|Add14~5\)) # (!\u2|bcd6_ist|rhexc\(11) & ((\u2|bcd6_ist|Add14~5\) # (GND)))
-- \u2|bcd6_ist|Add14~7\ = CARRY((!\u2|bcd6_ist|Add14~5\) # (!\u2|bcd6_ist|rhexc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|rhexc\(11),
	datad => VCC,
	cin => \u2|bcd6_ist|Add14~5\,
	combout => \u2|bcd6_ist|Add14~6_combout\,
	cout => \u2|bcd6_ist|Add14~7\);

-- Location: LCCOMB_X29_Y8_N22
\u2|bcd6_ist|Add14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add14~8_combout\ = !\u2|bcd6_ist|Add14~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd6_ist|Add14~7\,
	combout => \u2|bcd6_ist|Add14~8_combout\);

-- Location: LCCOMB_X30_Y9_N14
\u2|bcd6_ist|Add15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add15~0_combout\ = (\u2|bcd6_ist|Add14~0_combout\ & (\u2|bcd6_ist|rhexd\(8) $ (VCC))) # (!\u2|bcd6_ist|Add14~0_combout\ & (\u2|bcd6_ist|rhexd\(8) & VCC))
-- \u2|bcd6_ist|Add15~1\ = CARRY((\u2|bcd6_ist|Add14~0_combout\ & \u2|bcd6_ist|rhexd\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add14~0_combout\,
	datab => \u2|bcd6_ist|rhexd\(8),
	datad => VCC,
	combout => \u2|bcd6_ist|Add15~0_combout\,
	cout => \u2|bcd6_ist|Add15~1\);

-- Location: LCCOMB_X30_Y9_N16
\u2|bcd6_ist|Add15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add15~2_combout\ = (\u2|bcd6_ist|Add14~2_combout\ & ((\u2|bcd6_ist|rhexd\(9) & (\u2|bcd6_ist|Add15~1\ & VCC)) # (!\u2|bcd6_ist|rhexd\(9) & (!\u2|bcd6_ist|Add15~1\)))) # (!\u2|bcd6_ist|Add14~2_combout\ & ((\u2|bcd6_ist|rhexd\(9) & 
-- (!\u2|bcd6_ist|Add15~1\)) # (!\u2|bcd6_ist|rhexd\(9) & ((\u2|bcd6_ist|Add15~1\) # (GND)))))
-- \u2|bcd6_ist|Add15~3\ = CARRY((\u2|bcd6_ist|Add14~2_combout\ & (!\u2|bcd6_ist|rhexd\(9) & !\u2|bcd6_ist|Add15~1\)) # (!\u2|bcd6_ist|Add14~2_combout\ & ((!\u2|bcd6_ist|Add15~1\) # (!\u2|bcd6_ist|rhexd\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add14~2_combout\,
	datab => \u2|bcd6_ist|rhexd\(9),
	datad => VCC,
	cin => \u2|bcd6_ist|Add15~1\,
	combout => \u2|bcd6_ist|Add15~2_combout\,
	cout => \u2|bcd6_ist|Add15~3\);

-- Location: LCCOMB_X30_Y9_N18
\u2|bcd6_ist|Add15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add15~4_combout\ = ((\u2|bcd6_ist|Add14~4_combout\ $ (\u2|bcd6_ist|rhexd\(10) $ (!\u2|bcd6_ist|Add15~3\)))) # (GND)
-- \u2|bcd6_ist|Add15~5\ = CARRY((\u2|bcd6_ist|Add14~4_combout\ & ((\u2|bcd6_ist|rhexd\(10)) # (!\u2|bcd6_ist|Add15~3\))) # (!\u2|bcd6_ist|Add14~4_combout\ & (\u2|bcd6_ist|rhexd\(10) & !\u2|bcd6_ist|Add15~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add14~4_combout\,
	datab => \u2|bcd6_ist|rhexd\(10),
	datad => VCC,
	cin => \u2|bcd6_ist|Add15~3\,
	combout => \u2|bcd6_ist|Add15~4_combout\,
	cout => \u2|bcd6_ist|Add15~5\);

-- Location: LCCOMB_X30_Y9_N20
\u2|bcd6_ist|Add15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add15~6_combout\ = (\u2|bcd6_ist|rhexd\(11) & ((\u2|bcd6_ist|Add14~6_combout\ & (\u2|bcd6_ist|Add15~5\ & VCC)) # (!\u2|bcd6_ist|Add14~6_combout\ & (!\u2|bcd6_ist|Add15~5\)))) # (!\u2|bcd6_ist|rhexd\(11) & ((\u2|bcd6_ist|Add14~6_combout\ & 
-- (!\u2|bcd6_ist|Add15~5\)) # (!\u2|bcd6_ist|Add14~6_combout\ & ((\u2|bcd6_ist|Add15~5\) # (GND)))))
-- \u2|bcd6_ist|Add15~7\ = CARRY((\u2|bcd6_ist|rhexd\(11) & (!\u2|bcd6_ist|Add14~6_combout\ & !\u2|bcd6_ist|Add15~5\)) # (!\u2|bcd6_ist|rhexd\(11) & ((!\u2|bcd6_ist|Add15~5\) # (!\u2|bcd6_ist|Add14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhexd\(11),
	datab => \u2|bcd6_ist|Add14~6_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add15~5\,
	combout => \u2|bcd6_ist|Add15~6_combout\,
	cout => \u2|bcd6_ist|Add15~7\);

-- Location: LCCOMB_X30_Y9_N22
\u2|bcd6_ist|Add15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add15~8_combout\ = (\u2|bcd6_ist|Add14~8_combout\ & (\u2|bcd6_ist|Add15~7\ $ (GND))) # (!\u2|bcd6_ist|Add14~8_combout\ & (!\u2|bcd6_ist|Add15~7\ & VCC))
-- \u2|bcd6_ist|Add15~9\ = CARRY((\u2|bcd6_ist|Add14~8_combout\ & !\u2|bcd6_ist|Add15~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add14~8_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add15~7\,
	combout => \u2|bcd6_ist|Add15~8_combout\,
	cout => \u2|bcd6_ist|Add15~9\);

-- Location: LCCOMB_X30_Y9_N24
\u2|bcd6_ist|Add15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add15~10_combout\ = \u2|bcd6_ist|Add15~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd6_ist|Add15~9\,
	combout => \u2|bcd6_ist|Add15~10_combout\);

-- Location: LCCOMB_X31_Y9_N2
\u2|bcd6_ist|Add16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add16~0_combout\ = \u2|bcd6_ist|Add15~2_combout\ $ (VCC)
-- \u2|bcd6_ist|Add16~1\ = CARRY(\u2|bcd6_ist|Add15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add15~2_combout\,
	datad => VCC,
	combout => \u2|bcd6_ist|Add16~0_combout\,
	cout => \u2|bcd6_ist|Add16~1\);

-- Location: LCCOMB_X31_Y9_N4
\u2|bcd6_ist|Add16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add16~2_combout\ = (\u2|bcd6_ist|Add15~4_combout\ & (!\u2|bcd6_ist|Add16~1\)) # (!\u2|bcd6_ist|Add15~4_combout\ & ((\u2|bcd6_ist|Add16~1\) # (GND)))
-- \u2|bcd6_ist|Add16~3\ = CARRY((!\u2|bcd6_ist|Add16~1\) # (!\u2|bcd6_ist|Add15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add15~4_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add16~1\,
	combout => \u2|bcd6_ist|Add16~2_combout\,
	cout => \u2|bcd6_ist|Add16~3\);

-- Location: LCCOMB_X31_Y9_N6
\u2|bcd6_ist|Add16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add16~4_combout\ = (\u2|bcd6_ist|Add15~6_combout\ & (\u2|bcd6_ist|Add16~3\ $ (GND))) # (!\u2|bcd6_ist|Add15~6_combout\ & (!\u2|bcd6_ist|Add16~3\ & VCC))
-- \u2|bcd6_ist|Add16~5\ = CARRY((\u2|bcd6_ist|Add15~6_combout\ & !\u2|bcd6_ist|Add16~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add15~6_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add16~3\,
	combout => \u2|bcd6_ist|Add16~4_combout\,
	cout => \u2|bcd6_ist|Add16~5\);

-- Location: LCCOMB_X31_Y9_N8
\u2|bcd6_ist|Add16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add16~6_combout\ = (\u2|bcd6_ist|Add15~8_combout\ & (\u2|bcd6_ist|Add16~5\ & VCC)) # (!\u2|bcd6_ist|Add15~8_combout\ & (!\u2|bcd6_ist|Add16~5\))
-- \u2|bcd6_ist|Add16~7\ = CARRY((!\u2|bcd6_ist|Add15~8_combout\ & !\u2|bcd6_ist|Add16~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add15~8_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add16~5\,
	combout => \u2|bcd6_ist|Add16~6_combout\,
	cout => \u2|bcd6_ist|Add16~7\);

-- Location: LCCOMB_X31_Y9_N10
\u2|bcd6_ist|Add16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add16~8_combout\ = \u2|bcd6_ist|Add16~7\ $ (!\u2|bcd6_ist|Add15~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd6_ist|Add15~10_combout\,
	cin => \u2|bcd6_ist|Add16~7\,
	combout => \u2|bcd6_ist|Add16~8_combout\);

-- Location: LCCOMB_X30_Y9_N4
\u2|bcd6_ist|Add18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add18~0_combout\ = \u2|bcd6_ist|Add15~2_combout\ $ (VCC)
-- \u2|bcd6_ist|Add18~1\ = CARRY(\u2|bcd6_ist|Add15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add15~2_combout\,
	datad => VCC,
	combout => \u2|bcd6_ist|Add18~0_combout\,
	cout => \u2|bcd6_ist|Add18~1\);

-- Location: LCCOMB_X30_Y9_N6
\u2|bcd6_ist|Add18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add18~2_combout\ = (\u2|bcd6_ist|Add15~4_combout\ & (\u2|bcd6_ist|Add18~1\ & VCC)) # (!\u2|bcd6_ist|Add15~4_combout\ & (!\u2|bcd6_ist|Add18~1\))
-- \u2|bcd6_ist|Add18~3\ = CARRY((!\u2|bcd6_ist|Add15~4_combout\ & !\u2|bcd6_ist|Add18~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add15~4_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add18~1\,
	combout => \u2|bcd6_ist|Add18~2_combout\,
	cout => \u2|bcd6_ist|Add18~3\);

-- Location: LCCOMB_X30_Y9_N8
\u2|bcd6_ist|Add18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add18~4_combout\ = (\u2|bcd6_ist|Add15~6_combout\ & (\u2|bcd6_ist|Add18~3\ $ (GND))) # (!\u2|bcd6_ist|Add15~6_combout\ & (!\u2|bcd6_ist|Add18~3\ & VCC))
-- \u2|bcd6_ist|Add18~5\ = CARRY((\u2|bcd6_ist|Add15~6_combout\ & !\u2|bcd6_ist|Add18~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add15~6_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add18~3\,
	combout => \u2|bcd6_ist|Add18~4_combout\,
	cout => \u2|bcd6_ist|Add18~5\);

-- Location: LCCOMB_X30_Y9_N10
\u2|bcd6_ist|Add18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add18~6_combout\ = (\u2|bcd6_ist|Add15~8_combout\ & (!\u2|bcd6_ist|Add18~5\)) # (!\u2|bcd6_ist|Add15~8_combout\ & ((\u2|bcd6_ist|Add18~5\) # (GND)))
-- \u2|bcd6_ist|Add18~7\ = CARRY((!\u2|bcd6_ist|Add18~5\) # (!\u2|bcd6_ist|Add15~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add15~8_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add18~5\,
	combout => \u2|bcd6_ist|Add18~6_combout\,
	cout => \u2|bcd6_ist|Add18~7\);

-- Location: LCCOMB_X30_Y9_N12
\u2|bcd6_ist|Add18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add18~8_combout\ = \u2|bcd6_ist|Add18~7\ $ (!\u2|bcd6_ist|Add15~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd6_ist|Add15~10_combout\,
	cin => \u2|bcd6_ist|Add18~7\,
	combout => \u2|bcd6_ist|Add18~8_combout\);

-- Location: LCCOMB_X25_Y9_N2
\u2|bcd6_ist|Add20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add20~2_combout\ = (\u2|bcd6_ist|Add19~1_combout\ & ((\u2|bcd6_ist|rhexd\(13) & (\u2|bcd6_ist|Add20~1\ & VCC)) # (!\u2|bcd6_ist|rhexd\(13) & (!\u2|bcd6_ist|Add20~1\)))) # (!\u2|bcd6_ist|Add19~1_combout\ & ((\u2|bcd6_ist|rhexd\(13) & 
-- (!\u2|bcd6_ist|Add20~1\)) # (!\u2|bcd6_ist|rhexd\(13) & ((\u2|bcd6_ist|Add20~1\) # (GND)))))
-- \u2|bcd6_ist|Add20~3\ = CARRY((\u2|bcd6_ist|Add19~1_combout\ & (!\u2|bcd6_ist|rhexd\(13) & !\u2|bcd6_ist|Add20~1\)) # (!\u2|bcd6_ist|Add19~1_combout\ & ((!\u2|bcd6_ist|Add20~1\) # (!\u2|bcd6_ist|rhexd\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add19~1_combout\,
	datab => \u2|bcd6_ist|rhexd\(13),
	datad => VCC,
	cin => \u2|bcd6_ist|Add20~1\,
	combout => \u2|bcd6_ist|Add20~2_combout\,
	cout => \u2|bcd6_ist|Add20~3\);

-- Location: LCCOMB_X25_Y9_N24
\u2|bcd6_ist|rese[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|rese[2]~8_combout\ = (\u2|bcd6_ist|rhexd\(18) & (\u2|bcd6_ist|rese[1]~7\ $ (GND))) # (!\u2|bcd6_ist|rhexd\(18) & (!\u2|bcd6_ist|rese[1]~7\ & VCC))
-- \u2|bcd6_ist|rese[2]~9\ = CARRY((\u2|bcd6_ist|rhexd\(18) & !\u2|bcd6_ist|rese[1]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhexd\(18),
	datad => VCC,
	cin => \u2|bcd6_ist|rese[1]~7\,
	combout => \u2|bcd6_ist|rese[2]~8_combout\,
	cout => \u2|bcd6_ist|rese[2]~9\);

-- Location: LCCOMB_X25_Y9_N26
\u2|bcd6_ist|rese[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|rese[3]~10_combout\ = \u2|bcd6_ist|rese[2]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd6_ist|rese[2]~9\,
	combout => \u2|bcd6_ist|rese[3]~10_combout\);

-- Location: LCCOMB_X14_Y11_N12
\u2|bcd8_ist|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add1~0_combout\ = (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & (\u2|bcd8_ist|rhexb\(4) $ (VCC))) # (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & (\u2|bcd8_ist|rhexb\(4) & VCC))
-- \u2|bcd8_ist|Add1~1\ = CARRY((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & \u2|bcd8_ist|rhexb\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a3\,
	datab => \u2|bcd8_ist|rhexb\(4),
	datad => VCC,
	combout => \u2|bcd8_ist|Add1~0_combout\,
	cout => \u2|bcd8_ist|Add1~1\);

-- Location: LCCOMB_X14_Y11_N22
\u2|bcd8_ist|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add2~0_combout\ = (\u2|bcd8_ist|Add1~0_combout\ & (\u2|bcd8_ist|rhexc\(4) $ (VCC))) # (!\u2|bcd8_ist|Add1~0_combout\ & (\u2|bcd8_ist|rhexc\(4) & VCC))
-- \u2|bcd8_ist|Add2~1\ = CARRY((\u2|bcd8_ist|Add1~0_combout\ & \u2|bcd8_ist|rhexc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add1~0_combout\,
	datab => \u2|bcd8_ist|rhexc\(4),
	datad => VCC,
	combout => \u2|bcd8_ist|Add2~0_combout\,
	cout => \u2|bcd8_ist|Add2~1\);

-- Location: LCCOMB_X14_Y11_N26
\u2|bcd8_ist|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add2~4_combout\ = ((\u2|bcd8_ist|rhexc\(3) $ (\u2|bcd8_ist|Add1~4_combout\ $ (!\u2|bcd8_ist|Add2~3\)))) # (GND)
-- \u2|bcd8_ist|Add2~5\ = CARRY((\u2|bcd8_ist|rhexc\(3) & ((\u2|bcd8_ist|Add1~4_combout\) # (!\u2|bcd8_ist|Add2~3\))) # (!\u2|bcd8_ist|rhexc\(3) & (\u2|bcd8_ist|Add1~4_combout\ & !\u2|bcd8_ist|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhexc\(3),
	datab => \u2|bcd8_ist|Add1~4_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add2~3\,
	combout => \u2|bcd8_ist|Add2~4_combout\,
	cout => \u2|bcd8_ist|Add2~5\);

-- Location: LCCOMB_X14_Y11_N28
\u2|bcd8_ist|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add2~6_combout\ = (\u2|bcd8_ist|Add1~6_combout\ & (!\u2|bcd8_ist|Add2~5\)) # (!\u2|bcd8_ist|Add1~6_combout\ & ((\u2|bcd8_ist|Add2~5\) # (GND)))
-- \u2|bcd8_ist|Add2~7\ = CARRY((!\u2|bcd8_ist|Add2~5\) # (!\u2|bcd8_ist|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|Add1~6_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add2~5\,
	combout => \u2|bcd8_ist|Add2~6_combout\,
	cout => \u2|bcd8_ist|Add2~7\);

-- Location: LCCOMB_X14_Y11_N30
\u2|bcd8_ist|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add2~8_combout\ = !\u2|bcd8_ist|Add2~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd8_ist|Add2~7\,
	combout => \u2|bcd8_ist|Add2~8_combout\);

-- Location: LCCOMB_X13_Y11_N0
\u2|bcd8_ist|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add6~0_combout\ = \u2|bcd8_ist|Add3~0_combout\ $ (VCC)
-- \u2|bcd8_ist|Add6~1\ = CARRY(\u2|bcd8_ist|Add3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|Add3~0_combout\,
	datad => VCC,
	combout => \u2|bcd8_ist|Add6~0_combout\,
	cout => \u2|bcd8_ist|Add6~1\);

-- Location: LCCOMB_X13_Y11_N2
\u2|bcd8_ist|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add6~2_combout\ = (\u2|bcd8_ist|Add3~2_combout\ & (\u2|bcd8_ist|Add6~1\ & VCC)) # (!\u2|bcd8_ist|Add3~2_combout\ & (!\u2|bcd8_ist|Add6~1\))
-- \u2|bcd8_ist|Add6~3\ = CARRY((!\u2|bcd8_ist|Add3~2_combout\ & !\u2|bcd8_ist|Add6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add3~2_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add6~1\,
	combout => \u2|bcd8_ist|Add6~2_combout\,
	cout => \u2|bcd8_ist|Add6~3\);

-- Location: LCCOMB_X13_Y11_N4
\u2|bcd8_ist|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add6~4_combout\ = (\u2|bcd8_ist|Add3~4_combout\ & (\u2|bcd8_ist|Add6~3\ $ (GND))) # (!\u2|bcd8_ist|Add3~4_combout\ & (!\u2|bcd8_ist|Add6~3\ & VCC))
-- \u2|bcd8_ist|Add6~5\ = CARRY((\u2|bcd8_ist|Add3~4_combout\ & !\u2|bcd8_ist|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add3~4_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add6~3\,
	combout => \u2|bcd8_ist|Add6~4_combout\,
	cout => \u2|bcd8_ist|Add6~5\);

-- Location: LCCOMB_X13_Y11_N6
\u2|bcd8_ist|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add6~6_combout\ = (\u2|bcd8_ist|Add3~6_combout\ & (!\u2|bcd8_ist|Add6~5\)) # (!\u2|bcd8_ist|Add3~6_combout\ & ((\u2|bcd8_ist|Add6~5\) # (GND)))
-- \u2|bcd8_ist|Add6~7\ = CARRY((!\u2|bcd8_ist|Add6~5\) # (!\u2|bcd8_ist|Add3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add3~6_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add6~5\,
	combout => \u2|bcd8_ist|Add6~6_combout\,
	cout => \u2|bcd8_ist|Add6~7\);

-- Location: LCCOMB_X13_Y11_N8
\u2|bcd8_ist|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add6~8_combout\ = \u2|bcd8_ist|Add3~8_combout\ $ (!\u2|bcd8_ist|Add6~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|Add3~8_combout\,
	cin => \u2|bcd8_ist|Add6~7\,
	combout => \u2|bcd8_ist|Add6~8_combout\);

-- Location: LCCOMB_X13_Y11_N20
\u2|bcd8_ist|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add4~2_combout\ = (\u2|bcd8_ist|Add3~2_combout\ & (!\u2|bcd8_ist|Add4~1\)) # (!\u2|bcd8_ist|Add3~2_combout\ & ((\u2|bcd8_ist|Add4~1\) # (GND)))
-- \u2|bcd8_ist|Add4~3\ = CARRY((!\u2|bcd8_ist|Add4~1\) # (!\u2|bcd8_ist|Add3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add3~2_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add4~1\,
	combout => \u2|bcd8_ist|Add4~2_combout\,
	cout => \u2|bcd8_ist|Add4~3\);

-- Location: LCCOMB_X13_Y11_N22
\u2|bcd8_ist|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add4~4_combout\ = (\u2|bcd8_ist|Add3~4_combout\ & (\u2|bcd8_ist|Add4~3\ $ (GND))) # (!\u2|bcd8_ist|Add3~4_combout\ & (!\u2|bcd8_ist|Add4~3\ & VCC))
-- \u2|bcd8_ist|Add4~5\ = CARRY((\u2|bcd8_ist|Add3~4_combout\ & !\u2|bcd8_ist|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add3~4_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add4~3\,
	combout => \u2|bcd8_ist|Add4~4_combout\,
	cout => \u2|bcd8_ist|Add4~5\);

-- Location: LCCOMB_X13_Y11_N24
\u2|bcd8_ist|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add4~6_combout\ = (\u2|bcd8_ist|Add3~6_combout\ & (\u2|bcd8_ist|Add4~5\ & VCC)) # (!\u2|bcd8_ist|Add3~6_combout\ & (!\u2|bcd8_ist|Add4~5\))
-- \u2|bcd8_ist|Add4~7\ = CARRY((!\u2|bcd8_ist|Add3~6_combout\ & !\u2|bcd8_ist|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add3~6_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add4~5\,
	combout => \u2|bcd8_ist|Add4~6_combout\,
	cout => \u2|bcd8_ist|Add4~7\);

-- Location: LCCOMB_X13_Y11_N26
\u2|bcd8_ist|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add4~8_combout\ = \u2|bcd8_ist|Add3~8_combout\ $ (!\u2|bcd8_ist|Add4~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|Add3~8_combout\,
	cin => \u2|bcd8_ist|Add4~7\,
	combout => \u2|bcd8_ist|Add4~8_combout\);

-- Location: LCCOMB_X12_Y11_N22
\u2|bcd8_ist|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add7~0_combout\ = (\u2|bcd8_ist|rhexb\(4) & (\u2|bcd8_ist|addbcd4~6_combout\ $ (VCC))) # (!\u2|bcd8_ist|rhexb\(4) & (\u2|bcd8_ist|addbcd4~6_combout\ & VCC))
-- \u2|bcd8_ist|Add7~1\ = CARRY((\u2|bcd8_ist|rhexb\(4) & \u2|bcd8_ist|addbcd4~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhexb\(4),
	datab => \u2|bcd8_ist|addbcd4~6_combout\,
	datad => VCC,
	combout => \u2|bcd8_ist|Add7~0_combout\,
	cout => \u2|bcd8_ist|Add7~1\);

-- Location: LCCOMB_X12_Y11_N26
\u2|bcd8_ist|Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add7~4_combout\ = (\u2|bcd8_ist|rhexb\(6) & (\u2|bcd8_ist|Add7~3\ $ (GND))) # (!\u2|bcd8_ist|rhexb\(6) & (!\u2|bcd8_ist|Add7~3\ & VCC))
-- \u2|bcd8_ist|Add7~5\ = CARRY((\u2|bcd8_ist|rhexb\(6) & !\u2|bcd8_ist|Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhexb\(6),
	datad => VCC,
	cin => \u2|bcd8_ist|Add7~3\,
	combout => \u2|bcd8_ist|Add7~4_combout\,
	cout => \u2|bcd8_ist|Add7~5\);

-- Location: LCCOMB_X12_Y11_N28
\u2|bcd8_ist|Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add7~6_combout\ = (\u2|bcd8_ist|rhexb\(7) & (!\u2|bcd8_ist|Add7~5\)) # (!\u2|bcd8_ist|rhexb\(7) & ((\u2|bcd8_ist|Add7~5\) # (GND)))
-- \u2|bcd8_ist|Add7~7\ = CARRY((!\u2|bcd8_ist|Add7~5\) # (!\u2|bcd8_ist|rhexb\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|rhexb\(7),
	datad => VCC,
	cin => \u2|bcd8_ist|Add7~5\,
	combout => \u2|bcd8_ist|Add7~6_combout\,
	cout => \u2|bcd8_ist|Add7~7\);

-- Location: LCCOMB_X12_Y11_N30
\u2|bcd8_ist|Add7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add7~8_combout\ = !\u2|bcd8_ist|Add7~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd8_ist|Add7~7\,
	combout => \u2|bcd8_ist|Add7~8_combout\);

-- Location: LCCOMB_X13_Y12_N8
\u2|bcd8_ist|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add8~2_combout\ = (\u2|bcd8_ist|rhexd\(5) & ((\u2|bcd8_ist|rhexc\(5) & (\u2|bcd8_ist|Add8~1\ & VCC)) # (!\u2|bcd8_ist|rhexc\(5) & (!\u2|bcd8_ist|Add8~1\)))) # (!\u2|bcd8_ist|rhexd\(5) & ((\u2|bcd8_ist|rhexc\(5) & (!\u2|bcd8_ist|Add8~1\)) # 
-- (!\u2|bcd8_ist|rhexc\(5) & ((\u2|bcd8_ist|Add8~1\) # (GND)))))
-- \u2|bcd8_ist|Add8~3\ = CARRY((\u2|bcd8_ist|rhexd\(5) & (!\u2|bcd8_ist|rhexc\(5) & !\u2|bcd8_ist|Add8~1\)) # (!\u2|bcd8_ist|rhexd\(5) & ((!\u2|bcd8_ist|Add8~1\) # (!\u2|bcd8_ist|rhexc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhexd\(5),
	datab => \u2|bcd8_ist|rhexc\(5),
	datad => VCC,
	cin => \u2|bcd8_ist|Add8~1\,
	combout => \u2|bcd8_ist|Add8~2_combout\,
	cout => \u2|bcd8_ist|Add8~3\);

-- Location: LCCOMB_X13_Y12_N12
\u2|bcd8_ist|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add8~6_combout\ = (\u2|bcd8_ist|rhexc\(7) & ((\u2|bcd8_ist|rhexd\(7) & (\u2|bcd8_ist|Add8~5\ & VCC)) # (!\u2|bcd8_ist|rhexd\(7) & (!\u2|bcd8_ist|Add8~5\)))) # (!\u2|bcd8_ist|rhexc\(7) & ((\u2|bcd8_ist|rhexd\(7) & (!\u2|bcd8_ist|Add8~5\)) # 
-- (!\u2|bcd8_ist|rhexd\(7) & ((\u2|bcd8_ist|Add8~5\) # (GND)))))
-- \u2|bcd8_ist|Add8~7\ = CARRY((\u2|bcd8_ist|rhexc\(7) & (!\u2|bcd8_ist|rhexd\(7) & !\u2|bcd8_ist|Add8~5\)) # (!\u2|bcd8_ist|rhexc\(7) & ((!\u2|bcd8_ist|Add8~5\) # (!\u2|bcd8_ist|rhexd\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhexc\(7),
	datab => \u2|bcd8_ist|rhexd\(7),
	datad => VCC,
	cin => \u2|bcd8_ist|Add8~5\,
	combout => \u2|bcd8_ist|Add8~6_combout\,
	cout => \u2|bcd8_ist|Add8~7\);

-- Location: LCCOMB_X12_Y11_N10
\u2|bcd8_ist|Add9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add9~0_combout\ = (\u2|bcd8_ist|Add7~0_combout\ & (\u2|bcd8_ist|Add8~0_combout\ $ (VCC))) # (!\u2|bcd8_ist|Add7~0_combout\ & (\u2|bcd8_ist|Add8~0_combout\ & VCC))
-- \u2|bcd8_ist|Add9~1\ = CARRY((\u2|bcd8_ist|Add7~0_combout\ & \u2|bcd8_ist|Add8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add7~0_combout\,
	datab => \u2|bcd8_ist|Add8~0_combout\,
	datad => VCC,
	combout => \u2|bcd8_ist|Add9~0_combout\,
	cout => \u2|bcd8_ist|Add9~1\);

-- Location: LCCOMB_X12_Y11_N12
\u2|bcd8_ist|Add9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add9~2_combout\ = (\u2|bcd8_ist|Add8~2_combout\ & ((\u2|bcd8_ist|Add7~2_combout\ & (\u2|bcd8_ist|Add9~1\ & VCC)) # (!\u2|bcd8_ist|Add7~2_combout\ & (!\u2|bcd8_ist|Add9~1\)))) # (!\u2|bcd8_ist|Add8~2_combout\ & ((\u2|bcd8_ist|Add7~2_combout\ & 
-- (!\u2|bcd8_ist|Add9~1\)) # (!\u2|bcd8_ist|Add7~2_combout\ & ((\u2|bcd8_ist|Add9~1\) # (GND)))))
-- \u2|bcd8_ist|Add9~3\ = CARRY((\u2|bcd8_ist|Add8~2_combout\ & (!\u2|bcd8_ist|Add7~2_combout\ & !\u2|bcd8_ist|Add9~1\)) # (!\u2|bcd8_ist|Add8~2_combout\ & ((!\u2|bcd8_ist|Add9~1\) # (!\u2|bcd8_ist|Add7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add8~2_combout\,
	datab => \u2|bcd8_ist|Add7~2_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add9~1\,
	combout => \u2|bcd8_ist|Add9~2_combout\,
	cout => \u2|bcd8_ist|Add9~3\);

-- Location: LCCOMB_X12_Y13_N16
\u2|bcd8_ist|Add12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add12~0_combout\ = \u2|bcd8_ist|Add9~2_combout\ $ (VCC)
-- \u2|bcd8_ist|Add12~1\ = CARRY(\u2|bcd8_ist|Add9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add9~2_combout\,
	datad => VCC,
	combout => \u2|bcd8_ist|Add12~0_combout\,
	cout => \u2|bcd8_ist|Add12~1\);

-- Location: LCCOMB_X12_Y13_N18
\u2|bcd8_ist|Add12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add12~2_combout\ = (\u2|bcd8_ist|Add9~4_combout\ & (\u2|bcd8_ist|Add12~1\ & VCC)) # (!\u2|bcd8_ist|Add9~4_combout\ & (!\u2|bcd8_ist|Add12~1\))
-- \u2|bcd8_ist|Add12~3\ = CARRY((!\u2|bcd8_ist|Add9~4_combout\ & !\u2|bcd8_ist|Add12~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|Add9~4_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add12~1\,
	combout => \u2|bcd8_ist|Add12~2_combout\,
	cout => \u2|bcd8_ist|Add12~3\);

-- Location: LCCOMB_X12_Y13_N20
\u2|bcd8_ist|Add12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add12~4_combout\ = (\u2|bcd8_ist|Add9~6_combout\ & (\u2|bcd8_ist|Add12~3\ $ (GND))) # (!\u2|bcd8_ist|Add9~6_combout\ & (!\u2|bcd8_ist|Add12~3\ & VCC))
-- \u2|bcd8_ist|Add12~5\ = CARRY((\u2|bcd8_ist|Add9~6_combout\ & !\u2|bcd8_ist|Add12~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add9~6_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add12~3\,
	combout => \u2|bcd8_ist|Add12~4_combout\,
	cout => \u2|bcd8_ist|Add12~5\);

-- Location: LCCOMB_X12_Y13_N22
\u2|bcd8_ist|Add12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add12~6_combout\ = (\u2|bcd8_ist|Add9~8_combout\ & (!\u2|bcd8_ist|Add12~5\)) # (!\u2|bcd8_ist|Add9~8_combout\ & ((\u2|bcd8_ist|Add12~5\) # (GND)))
-- \u2|bcd8_ist|Add12~7\ = CARRY((!\u2|bcd8_ist|Add12~5\) # (!\u2|bcd8_ist|Add9~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|Add9~8_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add12~5\,
	combout => \u2|bcd8_ist|Add12~6_combout\,
	cout => \u2|bcd8_ist|Add12~7\);

-- Location: LCCOMB_X12_Y13_N24
\u2|bcd8_ist|Add12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add12~8_combout\ = \u2|bcd8_ist|Add12~7\ $ (!\u2|bcd8_ist|Add9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd8_ist|Add9~10_combout\,
	cin => \u2|bcd8_ist|Add12~7\,
	combout => \u2|bcd8_ist|Add12~8_combout\);

-- Location: LCCOMB_X12_Y13_N2
\u2|bcd8_ist|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add10~0_combout\ = \u2|bcd8_ist|Add9~2_combout\ $ (VCC)
-- \u2|bcd8_ist|Add10~1\ = CARRY(\u2|bcd8_ist|Add9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add9~2_combout\,
	datad => VCC,
	combout => \u2|bcd8_ist|Add10~0_combout\,
	cout => \u2|bcd8_ist|Add10~1\);

-- Location: LCCOMB_X12_Y13_N4
\u2|bcd8_ist|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add10~2_combout\ = (\u2|bcd8_ist|Add9~4_combout\ & (!\u2|bcd8_ist|Add10~1\)) # (!\u2|bcd8_ist|Add9~4_combout\ & ((\u2|bcd8_ist|Add10~1\) # (GND)))
-- \u2|bcd8_ist|Add10~3\ = CARRY((!\u2|bcd8_ist|Add10~1\) # (!\u2|bcd8_ist|Add9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|Add9~4_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add10~1\,
	combout => \u2|bcd8_ist|Add10~2_combout\,
	cout => \u2|bcd8_ist|Add10~3\);

-- Location: LCCOMB_X12_Y13_N6
\u2|bcd8_ist|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add10~4_combout\ = (\u2|bcd8_ist|Add9~6_combout\ & (\u2|bcd8_ist|Add10~3\ $ (GND))) # (!\u2|bcd8_ist|Add9~6_combout\ & (!\u2|bcd8_ist|Add10~3\ & VCC))
-- \u2|bcd8_ist|Add10~5\ = CARRY((\u2|bcd8_ist|Add9~6_combout\ & !\u2|bcd8_ist|Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add9~6_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add10~3\,
	combout => \u2|bcd8_ist|Add10~4_combout\,
	cout => \u2|bcd8_ist|Add10~5\);

-- Location: LCCOMB_X12_Y13_N8
\u2|bcd8_ist|Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add10~6_combout\ = (\u2|bcd8_ist|Add9~8_combout\ & (\u2|bcd8_ist|Add10~5\ & VCC)) # (!\u2|bcd8_ist|Add9~8_combout\ & (!\u2|bcd8_ist|Add10~5\))
-- \u2|bcd8_ist|Add10~7\ = CARRY((!\u2|bcd8_ist|Add9~8_combout\ & !\u2|bcd8_ist|Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|Add9~8_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add10~5\,
	combout => \u2|bcd8_ist|Add10~6_combout\,
	cout => \u2|bcd8_ist|Add10~7\);

-- Location: LCCOMB_X12_Y13_N10
\u2|bcd8_ist|Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add10~8_combout\ = \u2|bcd8_ist|Add10~7\ $ (!\u2|bcd8_ist|Add9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd8_ist|Add9~10_combout\,
	cin => \u2|bcd8_ist|Add10~7\,
	combout => \u2|bcd8_ist|Add10~8_combout\);

-- Location: LCCOMB_X13_Y13_N14
\u2|bcd8_ist|Add14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add14~0_combout\ = (\u2|bcd8_ist|Add13~2_combout\ & (\u2|bcd8_ist|rhexc\(8) $ (VCC))) # (!\u2|bcd8_ist|Add13~2_combout\ & (\u2|bcd8_ist|rhexc\(8) & VCC))
-- \u2|bcd8_ist|Add14~1\ = CARRY((\u2|bcd8_ist|Add13~2_combout\ & \u2|bcd8_ist|rhexc\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add13~2_combout\,
	datab => \u2|bcd8_ist|rhexc\(8),
	datad => VCC,
	combout => \u2|bcd8_ist|Add14~0_combout\,
	cout => \u2|bcd8_ist|Add14~1\);

-- Location: LCCOMB_X13_Y13_N16
\u2|bcd8_ist|Add14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add14~2_combout\ = (\u2|bcd8_ist|rhexc\(9) & ((\u2|bcd8_ist|Add13~1_combout\ & (\u2|bcd8_ist|Add14~1\ & VCC)) # (!\u2|bcd8_ist|Add13~1_combout\ & (!\u2|bcd8_ist|Add14~1\)))) # (!\u2|bcd8_ist|rhexc\(9) & ((\u2|bcd8_ist|Add13~1_combout\ & 
-- (!\u2|bcd8_ist|Add14~1\)) # (!\u2|bcd8_ist|Add13~1_combout\ & ((\u2|bcd8_ist|Add14~1\) # (GND)))))
-- \u2|bcd8_ist|Add14~3\ = CARRY((\u2|bcd8_ist|rhexc\(9) & (!\u2|bcd8_ist|Add13~1_combout\ & !\u2|bcd8_ist|Add14~1\)) # (!\u2|bcd8_ist|rhexc\(9) & ((!\u2|bcd8_ist|Add14~1\) # (!\u2|bcd8_ist|Add13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhexc\(9),
	datab => \u2|bcd8_ist|Add13~1_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add14~1\,
	combout => \u2|bcd8_ist|Add14~2_combout\,
	cout => \u2|bcd8_ist|Add14~3\);

-- Location: LCCOMB_X13_Y13_N18
\u2|bcd8_ist|Add14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add14~4_combout\ = ((\u2|bcd8_ist|Add13~0_combout\ $ (\u2|bcd8_ist|rhexc\(10) $ (!\u2|bcd8_ist|Add14~3\)))) # (GND)
-- \u2|bcd8_ist|Add14~5\ = CARRY((\u2|bcd8_ist|Add13~0_combout\ & ((\u2|bcd8_ist|rhexc\(10)) # (!\u2|bcd8_ist|Add14~3\))) # (!\u2|bcd8_ist|Add13~0_combout\ & (\u2|bcd8_ist|rhexc\(10) & !\u2|bcd8_ist|Add14~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add13~0_combout\,
	datab => \u2|bcd8_ist|rhexc\(10),
	datad => VCC,
	cin => \u2|bcd8_ist|Add14~3\,
	combout => \u2|bcd8_ist|Add14~4_combout\,
	cout => \u2|bcd8_ist|Add14~5\);

-- Location: LCCOMB_X13_Y13_N20
\u2|bcd8_ist|Add14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add14~6_combout\ = (\u2|bcd8_ist|rhexc\(11) & (!\u2|bcd8_ist|Add14~5\)) # (!\u2|bcd8_ist|rhexc\(11) & ((\u2|bcd8_ist|Add14~5\) # (GND)))
-- \u2|bcd8_ist|Add14~7\ = CARRY((!\u2|bcd8_ist|Add14~5\) # (!\u2|bcd8_ist|rhexc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|rhexc\(11),
	datad => VCC,
	cin => \u2|bcd8_ist|Add14~5\,
	combout => \u2|bcd8_ist|Add14~6_combout\,
	cout => \u2|bcd8_ist|Add14~7\);

-- Location: LCCOMB_X13_Y13_N22
\u2|bcd8_ist|Add14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add14~8_combout\ = !\u2|bcd8_ist|Add14~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd8_ist|Add14~7\,
	combout => \u2|bcd8_ist|Add14~8_combout\);

-- Location: LCCOMB_X18_Y13_N6
\u2|bcd8_ist|Add15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add15~0_combout\ = (\u2|bcd8_ist|Add14~0_combout\ & (\u2|bcd8_ist|rhexd\(8) $ (VCC))) # (!\u2|bcd8_ist|Add14~0_combout\ & (\u2|bcd8_ist|rhexd\(8) & VCC))
-- \u2|bcd8_ist|Add15~1\ = CARRY((\u2|bcd8_ist|Add14~0_combout\ & \u2|bcd8_ist|rhexd\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add14~0_combout\,
	datab => \u2|bcd8_ist|rhexd\(8),
	datad => VCC,
	combout => \u2|bcd8_ist|Add15~0_combout\,
	cout => \u2|bcd8_ist|Add15~1\);

-- Location: LCCOMB_X18_Y13_N8
\u2|bcd8_ist|Add15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add15~2_combout\ = (\u2|bcd8_ist|Add14~2_combout\ & ((\u2|bcd8_ist|rhexd\(9) & (\u2|bcd8_ist|Add15~1\ & VCC)) # (!\u2|bcd8_ist|rhexd\(9) & (!\u2|bcd8_ist|Add15~1\)))) # (!\u2|bcd8_ist|Add14~2_combout\ & ((\u2|bcd8_ist|rhexd\(9) & 
-- (!\u2|bcd8_ist|Add15~1\)) # (!\u2|bcd8_ist|rhexd\(9) & ((\u2|bcd8_ist|Add15~1\) # (GND)))))
-- \u2|bcd8_ist|Add15~3\ = CARRY((\u2|bcd8_ist|Add14~2_combout\ & (!\u2|bcd8_ist|rhexd\(9) & !\u2|bcd8_ist|Add15~1\)) # (!\u2|bcd8_ist|Add14~2_combout\ & ((!\u2|bcd8_ist|Add15~1\) # (!\u2|bcd8_ist|rhexd\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add14~2_combout\,
	datab => \u2|bcd8_ist|rhexd\(9),
	datad => VCC,
	cin => \u2|bcd8_ist|Add15~1\,
	combout => \u2|bcd8_ist|Add15~2_combout\,
	cout => \u2|bcd8_ist|Add15~3\);

-- Location: LCCOMB_X18_Y13_N10
\u2|bcd8_ist|Add15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add15~4_combout\ = ((\u2|bcd8_ist|rhexd\(10) $ (\u2|bcd8_ist|Add14~4_combout\ $ (!\u2|bcd8_ist|Add15~3\)))) # (GND)
-- \u2|bcd8_ist|Add15~5\ = CARRY((\u2|bcd8_ist|rhexd\(10) & ((\u2|bcd8_ist|Add14~4_combout\) # (!\u2|bcd8_ist|Add15~3\))) # (!\u2|bcd8_ist|rhexd\(10) & (\u2|bcd8_ist|Add14~4_combout\ & !\u2|bcd8_ist|Add15~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhexd\(10),
	datab => \u2|bcd8_ist|Add14~4_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add15~3\,
	combout => \u2|bcd8_ist|Add15~4_combout\,
	cout => \u2|bcd8_ist|Add15~5\);

-- Location: LCCOMB_X18_Y13_N12
\u2|bcd8_ist|Add15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add15~6_combout\ = (\u2|bcd8_ist|Add14~6_combout\ & ((\u2|bcd8_ist|rhexd\(11) & (\u2|bcd8_ist|Add15~5\ & VCC)) # (!\u2|bcd8_ist|rhexd\(11) & (!\u2|bcd8_ist|Add15~5\)))) # (!\u2|bcd8_ist|Add14~6_combout\ & ((\u2|bcd8_ist|rhexd\(11) & 
-- (!\u2|bcd8_ist|Add15~5\)) # (!\u2|bcd8_ist|rhexd\(11) & ((\u2|bcd8_ist|Add15~5\) # (GND)))))
-- \u2|bcd8_ist|Add15~7\ = CARRY((\u2|bcd8_ist|Add14~6_combout\ & (!\u2|bcd8_ist|rhexd\(11) & !\u2|bcd8_ist|Add15~5\)) # (!\u2|bcd8_ist|Add14~6_combout\ & ((!\u2|bcd8_ist|Add15~5\) # (!\u2|bcd8_ist|rhexd\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add14~6_combout\,
	datab => \u2|bcd8_ist|rhexd\(11),
	datad => VCC,
	cin => \u2|bcd8_ist|Add15~5\,
	combout => \u2|bcd8_ist|Add15~6_combout\,
	cout => \u2|bcd8_ist|Add15~7\);

-- Location: LCCOMB_X18_Y13_N14
\u2|bcd8_ist|Add15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add15~8_combout\ = (\u2|bcd8_ist|Add14~8_combout\ & (\u2|bcd8_ist|Add15~7\ $ (GND))) # (!\u2|bcd8_ist|Add14~8_combout\ & (!\u2|bcd8_ist|Add15~7\ & VCC))
-- \u2|bcd8_ist|Add15~9\ = CARRY((\u2|bcd8_ist|Add14~8_combout\ & !\u2|bcd8_ist|Add15~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|Add14~8_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add15~7\,
	combout => \u2|bcd8_ist|Add15~8_combout\,
	cout => \u2|bcd8_ist|Add15~9\);

-- Location: LCCOMB_X18_Y13_N16
\u2|bcd8_ist|Add15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add15~10_combout\ = \u2|bcd8_ist|Add15~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd8_ist|Add15~9\,
	combout => \u2|bcd8_ist|Add15~10_combout\);

-- Location: LCCOMB_X17_Y13_N8
\u2|bcd8_ist|Add18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add18~0_combout\ = \u2|bcd8_ist|Add15~2_combout\ $ (VCC)
-- \u2|bcd8_ist|Add18~1\ = CARRY(\u2|bcd8_ist|Add15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|Add15~2_combout\,
	datad => VCC,
	combout => \u2|bcd8_ist|Add18~0_combout\,
	cout => \u2|bcd8_ist|Add18~1\);

-- Location: LCCOMB_X17_Y13_N10
\u2|bcd8_ist|Add18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add18~2_combout\ = (\u2|bcd8_ist|Add15~4_combout\ & (\u2|bcd8_ist|Add18~1\ & VCC)) # (!\u2|bcd8_ist|Add15~4_combout\ & (!\u2|bcd8_ist|Add18~1\))
-- \u2|bcd8_ist|Add18~3\ = CARRY((!\u2|bcd8_ist|Add15~4_combout\ & !\u2|bcd8_ist|Add18~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|Add15~4_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add18~1\,
	combout => \u2|bcd8_ist|Add18~2_combout\,
	cout => \u2|bcd8_ist|Add18~3\);

-- Location: LCCOMB_X17_Y13_N12
\u2|bcd8_ist|Add18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add18~4_combout\ = (\u2|bcd8_ist|Add15~6_combout\ & (\u2|bcd8_ist|Add18~3\ $ (GND))) # (!\u2|bcd8_ist|Add15~6_combout\ & (!\u2|bcd8_ist|Add18~3\ & VCC))
-- \u2|bcd8_ist|Add18~5\ = CARRY((\u2|bcd8_ist|Add15~6_combout\ & !\u2|bcd8_ist|Add18~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|Add15~6_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add18~3\,
	combout => \u2|bcd8_ist|Add18~4_combout\,
	cout => \u2|bcd8_ist|Add18~5\);

-- Location: LCCOMB_X17_Y13_N14
\u2|bcd8_ist|Add18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add18~6_combout\ = (\u2|bcd8_ist|Add15~8_combout\ & (!\u2|bcd8_ist|Add18~5\)) # (!\u2|bcd8_ist|Add15~8_combout\ & ((\u2|bcd8_ist|Add18~5\) # (GND)))
-- \u2|bcd8_ist|Add18~7\ = CARRY((!\u2|bcd8_ist|Add18~5\) # (!\u2|bcd8_ist|Add15~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|Add15~8_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add18~5\,
	combout => \u2|bcd8_ist|Add18~6_combout\,
	cout => \u2|bcd8_ist|Add18~7\);

-- Location: LCCOMB_X17_Y13_N16
\u2|bcd8_ist|Add18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add18~8_combout\ = \u2|bcd8_ist|Add18~7\ $ (!\u2|bcd8_ist|Add15~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd8_ist|Add15~10_combout\,
	cin => \u2|bcd8_ist|Add18~7\,
	combout => \u2|bcd8_ist|Add18~8_combout\);

-- Location: LCCOMB_X18_Y13_N22
\u2|bcd8_ist|Add16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add16~0_combout\ = \u2|bcd8_ist|Add15~2_combout\ $ (VCC)
-- \u2|bcd8_ist|Add16~1\ = CARRY(\u2|bcd8_ist|Add15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|Add15~2_combout\,
	datad => VCC,
	combout => \u2|bcd8_ist|Add16~0_combout\,
	cout => \u2|bcd8_ist|Add16~1\);

-- Location: LCCOMB_X18_Y13_N24
\u2|bcd8_ist|Add16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add16~2_combout\ = (\u2|bcd8_ist|Add15~4_combout\ & (!\u2|bcd8_ist|Add16~1\)) # (!\u2|bcd8_ist|Add15~4_combout\ & ((\u2|bcd8_ist|Add16~1\) # (GND)))
-- \u2|bcd8_ist|Add16~3\ = CARRY((!\u2|bcd8_ist|Add16~1\) # (!\u2|bcd8_ist|Add15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add15~4_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add16~1\,
	combout => \u2|bcd8_ist|Add16~2_combout\,
	cout => \u2|bcd8_ist|Add16~3\);

-- Location: LCCOMB_X18_Y13_N26
\u2|bcd8_ist|Add16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add16~4_combout\ = (\u2|bcd8_ist|Add15~6_combout\ & (\u2|bcd8_ist|Add16~3\ $ (GND))) # (!\u2|bcd8_ist|Add15~6_combout\ & (!\u2|bcd8_ist|Add16~3\ & VCC))
-- \u2|bcd8_ist|Add16~5\ = CARRY((\u2|bcd8_ist|Add15~6_combout\ & !\u2|bcd8_ist|Add16~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add15~6_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add16~3\,
	combout => \u2|bcd8_ist|Add16~4_combout\,
	cout => \u2|bcd8_ist|Add16~5\);

-- Location: LCCOMB_X18_Y13_N28
\u2|bcd8_ist|Add16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add16~6_combout\ = (\u2|bcd8_ist|Add15~8_combout\ & (\u2|bcd8_ist|Add16~5\ & VCC)) # (!\u2|bcd8_ist|Add15~8_combout\ & (!\u2|bcd8_ist|Add16~5\))
-- \u2|bcd8_ist|Add16~7\ = CARRY((!\u2|bcd8_ist|Add15~8_combout\ & !\u2|bcd8_ist|Add16~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|Add15~8_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add16~5\,
	combout => \u2|bcd8_ist|Add16~6_combout\,
	cout => \u2|bcd8_ist|Add16~7\);

-- Location: LCCOMB_X18_Y13_N30
\u2|bcd8_ist|Add16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add16~8_combout\ = \u2|bcd8_ist|Add16~7\ $ (!\u2|bcd8_ist|Add15~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd8_ist|Add15~10_combout\,
	cin => \u2|bcd8_ist|Add16~7\,
	combout => \u2|bcd8_ist|Add16~8_combout\);

-- Location: LCCOMB_X12_Y6_N24
\u2|bcd5_ist|Add14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add14~2_combout\ = (\u2|bcd5_ist|Add13~1_combout\ & ((\u2|bcd5_ist|rhexc\(9) & (\u2|bcd5_ist|Add14~1\ & VCC)) # (!\u2|bcd5_ist|rhexc\(9) & (!\u2|bcd5_ist|Add14~1\)))) # (!\u2|bcd5_ist|Add13~1_combout\ & ((\u2|bcd5_ist|rhexc\(9) & 
-- (!\u2|bcd5_ist|Add14~1\)) # (!\u2|bcd5_ist|rhexc\(9) & ((\u2|bcd5_ist|Add14~1\) # (GND)))))
-- \u2|bcd5_ist|Add14~3\ = CARRY((\u2|bcd5_ist|Add13~1_combout\ & (!\u2|bcd5_ist|rhexc\(9) & !\u2|bcd5_ist|Add14~1\)) # (!\u2|bcd5_ist|Add13~1_combout\ & ((!\u2|bcd5_ist|Add14~1\) # (!\u2|bcd5_ist|rhexc\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add13~1_combout\,
	datab => \u2|bcd5_ist|rhexc\(9),
	datad => VCC,
	cin => \u2|bcd5_ist|Add14~1\,
	combout => \u2|bcd5_ist|Add14~2_combout\,
	cout => \u2|bcd5_ist|Add14~3\);

-- Location: LCCOMB_X12_Y6_N28
\u2|bcd5_ist|Add14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add14~6_combout\ = (\u2|bcd5_ist|rhexc\(11) & (!\u2|bcd5_ist|Add14~5\)) # (!\u2|bcd5_ist|rhexc\(11) & ((\u2|bcd5_ist|Add14~5\) # (GND)))
-- \u2|bcd5_ist|Add14~7\ = CARRY((!\u2|bcd5_ist|Add14~5\) # (!\u2|bcd5_ist|rhexc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|rhexc\(11),
	datad => VCC,
	cin => \u2|bcd5_ist|Add14~5\,
	combout => \u2|bcd5_ist|Add14~6_combout\,
	cout => \u2|bcd5_ist|Add14~7\);

-- Location: LCCOMB_X12_Y6_N30
\u2|bcd5_ist|Add14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add14~8_combout\ = !\u2|bcd5_ist|Add14~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd5_ist|Add14~7\,
	combout => \u2|bcd5_ist|Add14~8_combout\);

-- Location: LCCOMB_X9_Y6_N22
\u2|bcd5_ist|Add16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add16~0_combout\ = \u2|bcd5_ist|Add15~2_combout\ $ (VCC)
-- \u2|bcd5_ist|Add16~1\ = CARRY(\u2|bcd5_ist|Add15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add15~2_combout\,
	datad => VCC,
	combout => \u2|bcd5_ist|Add16~0_combout\,
	cout => \u2|bcd5_ist|Add16~1\);

-- Location: LCCOMB_X9_Y6_N24
\u2|bcd5_ist|Add16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add16~2_combout\ = (\u2|bcd5_ist|Add15~4_combout\ & (!\u2|bcd5_ist|Add16~1\)) # (!\u2|bcd5_ist|Add15~4_combout\ & ((\u2|bcd5_ist|Add16~1\) # (GND)))
-- \u2|bcd5_ist|Add16~3\ = CARRY((!\u2|bcd5_ist|Add16~1\) # (!\u2|bcd5_ist|Add15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add15~4_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add16~1\,
	combout => \u2|bcd5_ist|Add16~2_combout\,
	cout => \u2|bcd5_ist|Add16~3\);

-- Location: LCCOMB_X9_Y6_N26
\u2|bcd5_ist|Add16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add16~4_combout\ = (\u2|bcd5_ist|Add15~6_combout\ & (\u2|bcd5_ist|Add16~3\ $ (GND))) # (!\u2|bcd5_ist|Add15~6_combout\ & (!\u2|bcd5_ist|Add16~3\ & VCC))
-- \u2|bcd5_ist|Add16~5\ = CARRY((\u2|bcd5_ist|Add15~6_combout\ & !\u2|bcd5_ist|Add16~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add15~6_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add16~3\,
	combout => \u2|bcd5_ist|Add16~4_combout\,
	cout => \u2|bcd5_ist|Add16~5\);

-- Location: LCCOMB_X10_Y6_N8
\u2|bcd5_ist|Add18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add18~0_combout\ = \u2|bcd5_ist|Add15~2_combout\ $ (VCC)
-- \u2|bcd5_ist|Add18~1\ = CARRY(\u2|bcd5_ist|Add15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add15~2_combout\,
	datad => VCC,
	combout => \u2|bcd5_ist|Add18~0_combout\,
	cout => \u2|bcd5_ist|Add18~1\);

-- Location: LCCOMB_X10_Y6_N10
\u2|bcd5_ist|Add18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add18~2_combout\ = (\u2|bcd5_ist|Add15~4_combout\ & (\u2|bcd5_ist|Add18~1\ & VCC)) # (!\u2|bcd5_ist|Add15~4_combout\ & (!\u2|bcd5_ist|Add18~1\))
-- \u2|bcd5_ist|Add18~3\ = CARRY((!\u2|bcd5_ist|Add15~4_combout\ & !\u2|bcd5_ist|Add18~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add15~4_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add18~1\,
	combout => \u2|bcd5_ist|Add18~2_combout\,
	cout => \u2|bcd5_ist|Add18~3\);

-- Location: LCCOMB_X10_Y6_N12
\u2|bcd5_ist|Add18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add18~4_combout\ = (\u2|bcd5_ist|Add15~6_combout\ & (\u2|bcd5_ist|Add18~3\ $ (GND))) # (!\u2|bcd5_ist|Add15~6_combout\ & (!\u2|bcd5_ist|Add18~3\ & VCC))
-- \u2|bcd5_ist|Add18~5\ = CARRY((\u2|bcd5_ist|Add15~6_combout\ & !\u2|bcd5_ist|Add18~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add15~6_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add18~3\,
	combout => \u2|bcd5_ist|Add18~4_combout\,
	cout => \u2|bcd5_ist|Add18~5\);

-- Location: LCCOMB_X23_Y8_N6
\u2|bcd5_ist|Add20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add20~0_combout\ = (\u2|bcd5_ist|Add19~2_combout\ & (\u2|bcd5_ist|rhexd\(12) $ (VCC))) # (!\u2|bcd5_ist|Add19~2_combout\ & (\u2|bcd5_ist|rhexd\(12) & VCC))
-- \u2|bcd5_ist|Add20~1\ = CARRY((\u2|bcd5_ist|Add19~2_combout\ & \u2|bcd5_ist|rhexd\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add19~2_combout\,
	datab => \u2|bcd5_ist|rhexd\(12),
	datad => VCC,
	combout => \u2|bcd5_ist|Add20~0_combout\,
	cout => \u2|bcd5_ist|Add20~1\);

-- Location: LCCOMB_X23_Y8_N24
\u2|bcd5_ist|rese[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|rese[2]~8_combout\ = (\u2|bcd5_ist|rhexd\(18) & (\u2|bcd5_ist|rese[1]~7\ $ (GND))) # (!\u2|bcd5_ist|rhexd\(18) & (!\u2|bcd5_ist|rese[1]~7\ & VCC))
-- \u2|bcd5_ist|rese[2]~9\ = CARRY((\u2|bcd5_ist|rhexd\(18) & !\u2|bcd5_ist|rese[1]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexd\(18),
	datad => VCC,
	cin => \u2|bcd5_ist|rese[1]~7\,
	combout => \u2|bcd5_ist|rese[2]~8_combout\,
	cout => \u2|bcd5_ist|rese[2]~9\);

-- Location: LCCOMB_X23_Y8_N26
\u2|bcd5_ist|rese[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|rese[3]~10_combout\ = \u2|bcd5_ist|rese[2]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd5_ist|rese[2]~9\,
	combout => \u2|bcd5_ist|rese[3]~10_combout\);

-- Location: LCCOMB_X19_Y7_N26
\u2|bcd4_ist|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add1~4_combout\ = ((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a17\ $ (\u2|bcd4_ist|rhexb\(3) $ (!\u2|bcd4_ist|Add1~3\)))) # (GND)
-- \u2|bcd4_ist|Add1~5\ = CARRY((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & ((\u2|bcd4_ist|rhexb\(3)) # (!\u2|bcd4_ist|Add1~3\))) # (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & (\u2|bcd4_ist|rhexb\(3) & 
-- !\u2|bcd4_ist|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	datab => \u2|bcd4_ist|rhexb\(3),
	datad => VCC,
	cin => \u2|bcd4_ist|Add1~3\,
	combout => \u2|bcd4_ist|Add1~4_combout\,
	cout => \u2|bcd4_ist|Add1~5\);

-- Location: LCCOMB_X19_Y7_N12
\u2|bcd4_ist|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add2~0_combout\ = (\u2|bcd4_ist|rhexc\(4) & (\u2|bcd4_ist|Add1~0_combout\ $ (VCC))) # (!\u2|bcd4_ist|rhexc\(4) & (\u2|bcd4_ist|Add1~0_combout\ & VCC))
-- \u2|bcd4_ist|Add2~1\ = CARRY((\u2|bcd4_ist|rhexc\(4) & \u2|bcd4_ist|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexc\(4),
	datab => \u2|bcd4_ist|Add1~0_combout\,
	datad => VCC,
	combout => \u2|bcd4_ist|Add2~0_combout\,
	cout => \u2|bcd4_ist|Add2~1\);

-- Location: LCCOMB_X18_Y7_N16
\u2|bcd4_ist|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add4~2_combout\ = (\u2|bcd4_ist|Add3~2_combout\ & (!\u2|bcd4_ist|Add4~1\)) # (!\u2|bcd4_ist|Add3~2_combout\ & ((\u2|bcd4_ist|Add4~1\) # (GND)))
-- \u2|bcd4_ist|Add4~3\ = CARRY((!\u2|bcd4_ist|Add4~1\) # (!\u2|bcd4_ist|Add3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add3~2_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add4~1\,
	combout => \u2|bcd4_ist|Add4~2_combout\,
	cout => \u2|bcd4_ist|Add4~3\);

-- Location: LCCOMB_X18_Y7_N18
\u2|bcd4_ist|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add4~4_combout\ = (\u2|bcd4_ist|Add3~4_combout\ & (\u2|bcd4_ist|Add4~3\ $ (GND))) # (!\u2|bcd4_ist|Add3~4_combout\ & (!\u2|bcd4_ist|Add4~3\ & VCC))
-- \u2|bcd4_ist|Add4~5\ = CARRY((\u2|bcd4_ist|Add3~4_combout\ & !\u2|bcd4_ist|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add3~4_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add4~3\,
	combout => \u2|bcd4_ist|Add4~4_combout\,
	cout => \u2|bcd4_ist|Add4~5\);

-- Location: LCCOMB_X18_Y7_N20
\u2|bcd4_ist|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add4~6_combout\ = (\u2|bcd4_ist|Add3~6_combout\ & (\u2|bcd4_ist|Add4~5\ & VCC)) # (!\u2|bcd4_ist|Add3~6_combout\ & (!\u2|bcd4_ist|Add4~5\))
-- \u2|bcd4_ist|Add4~7\ = CARRY((!\u2|bcd4_ist|Add3~6_combout\ & !\u2|bcd4_ist|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add3~6_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add4~5\,
	combout => \u2|bcd4_ist|Add4~6_combout\,
	cout => \u2|bcd4_ist|Add4~7\);

-- Location: LCCOMB_X18_Y7_N22
\u2|bcd4_ist|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add4~8_combout\ = \u2|bcd4_ist|Add3~8_combout\ $ (!\u2|bcd4_ist|Add4~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|Add3~8_combout\,
	cin => \u2|bcd4_ist|Add4~7\,
	combout => \u2|bcd4_ist|Add4~8_combout\);

-- Location: LCCOMB_X18_Y7_N2
\u2|bcd4_ist|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add6~0_combout\ = \u2|bcd4_ist|Add3~0_combout\ $ (VCC)
-- \u2|bcd4_ist|Add6~1\ = CARRY(\u2|bcd4_ist|Add3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|Add3~0_combout\,
	datad => VCC,
	combout => \u2|bcd4_ist|Add6~0_combout\,
	cout => \u2|bcd4_ist|Add6~1\);

-- Location: LCCOMB_X18_Y7_N4
\u2|bcd4_ist|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add6~2_combout\ = (\u2|bcd4_ist|Add3~2_combout\ & (\u2|bcd4_ist|Add6~1\ & VCC)) # (!\u2|bcd4_ist|Add3~2_combout\ & (!\u2|bcd4_ist|Add6~1\))
-- \u2|bcd4_ist|Add6~3\ = CARRY((!\u2|bcd4_ist|Add3~2_combout\ & !\u2|bcd4_ist|Add6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add3~2_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add6~1\,
	combout => \u2|bcd4_ist|Add6~2_combout\,
	cout => \u2|bcd4_ist|Add6~3\);

-- Location: LCCOMB_X18_Y7_N6
\u2|bcd4_ist|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add6~4_combout\ = (\u2|bcd4_ist|Add3~4_combout\ & (\u2|bcd4_ist|Add6~3\ $ (GND))) # (!\u2|bcd4_ist|Add3~4_combout\ & (!\u2|bcd4_ist|Add6~3\ & VCC))
-- \u2|bcd4_ist|Add6~5\ = CARRY((\u2|bcd4_ist|Add3~4_combout\ & !\u2|bcd4_ist|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add3~4_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add6~3\,
	combout => \u2|bcd4_ist|Add6~4_combout\,
	cout => \u2|bcd4_ist|Add6~5\);

-- Location: LCCOMB_X18_Y7_N8
\u2|bcd4_ist|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add6~6_combout\ = (\u2|bcd4_ist|Add3~6_combout\ & (!\u2|bcd4_ist|Add6~5\)) # (!\u2|bcd4_ist|Add3~6_combout\ & ((\u2|bcd4_ist|Add6~5\) # (GND)))
-- \u2|bcd4_ist|Add6~7\ = CARRY((!\u2|bcd4_ist|Add6~5\) # (!\u2|bcd4_ist|Add3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add3~6_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add6~5\,
	combout => \u2|bcd4_ist|Add6~6_combout\,
	cout => \u2|bcd4_ist|Add6~7\);

-- Location: LCCOMB_X18_Y7_N10
\u2|bcd4_ist|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add6~8_combout\ = \u2|bcd4_ist|Add3~8_combout\ $ (!\u2|bcd4_ist|Add6~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|Add3~8_combout\,
	cin => \u2|bcd4_ist|Add6~7\,
	combout => \u2|bcd4_ist|Add6~8_combout\);

-- Location: LCCOMB_X19_Y6_N6
\u2|bcd4_ist|Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add7~4_combout\ = (\u2|bcd4_ist|rhexb\(6) & (\u2|bcd4_ist|Add7~3\ $ (GND))) # (!\u2|bcd4_ist|rhexb\(6) & (!\u2|bcd4_ist|Add7~3\ & VCC))
-- \u2|bcd4_ist|Add7~5\ = CARRY((\u2|bcd4_ist|rhexb\(6) & !\u2|bcd4_ist|Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|rhexb\(6),
	datad => VCC,
	cin => \u2|bcd4_ist|Add7~3\,
	combout => \u2|bcd4_ist|Add7~4_combout\,
	cout => \u2|bcd4_ist|Add7~5\);

-- Location: LCCOMB_X19_Y6_N8
\u2|bcd4_ist|Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add7~6_combout\ = (\u2|bcd4_ist|rhexb\(7) & (!\u2|bcd4_ist|Add7~5\)) # (!\u2|bcd4_ist|rhexb\(7) & ((\u2|bcd4_ist|Add7~5\) # (GND)))
-- \u2|bcd4_ist|Add7~7\ = CARRY((!\u2|bcd4_ist|Add7~5\) # (!\u2|bcd4_ist|rhexb\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexb\(7),
	datad => VCC,
	cin => \u2|bcd4_ist|Add7~5\,
	combout => \u2|bcd4_ist|Add7~6_combout\,
	cout => \u2|bcd4_ist|Add7~7\);

-- Location: LCCOMB_X19_Y6_N10
\u2|bcd4_ist|Add7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add7~8_combout\ = !\u2|bcd4_ist|Add7~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd4_ist|Add7~7\,
	combout => \u2|bcd4_ist|Add7~8_combout\);

-- Location: LCCOMB_X21_Y6_N18
\u2|bcd4_ist|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add8~0_combout\ = (\u2|bcd4_ist|rhexd\(4) & (\u2|bcd4_ist|rhexc\(4) $ (VCC))) # (!\u2|bcd4_ist|rhexd\(4) & (\u2|bcd4_ist|rhexc\(4) & VCC))
-- \u2|bcd4_ist|Add8~1\ = CARRY((\u2|bcd4_ist|rhexd\(4) & \u2|bcd4_ist|rhexc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexd\(4),
	datab => \u2|bcd4_ist|rhexc\(4),
	datad => VCC,
	combout => \u2|bcd4_ist|Add8~0_combout\,
	cout => \u2|bcd4_ist|Add8~1\);

-- Location: LCCOMB_X21_Y6_N20
\u2|bcd4_ist|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add8~2_combout\ = (\u2|bcd4_ist|rhexc\(5) & ((\u2|bcd4_ist|rhexd\(5) & (\u2|bcd4_ist|Add8~1\ & VCC)) # (!\u2|bcd4_ist|rhexd\(5) & (!\u2|bcd4_ist|Add8~1\)))) # (!\u2|bcd4_ist|rhexc\(5) & ((\u2|bcd4_ist|rhexd\(5) & (!\u2|bcd4_ist|Add8~1\)) # 
-- (!\u2|bcd4_ist|rhexd\(5) & ((\u2|bcd4_ist|Add8~1\) # (GND)))))
-- \u2|bcd4_ist|Add8~3\ = CARRY((\u2|bcd4_ist|rhexc\(5) & (!\u2|bcd4_ist|rhexd\(5) & !\u2|bcd4_ist|Add8~1\)) # (!\u2|bcd4_ist|rhexc\(5) & ((!\u2|bcd4_ist|Add8~1\) # (!\u2|bcd4_ist|rhexd\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexc\(5),
	datab => \u2|bcd4_ist|rhexd\(5),
	datad => VCC,
	cin => \u2|bcd4_ist|Add8~1\,
	combout => \u2|bcd4_ist|Add8~2_combout\,
	cout => \u2|bcd4_ist|Add8~3\);

-- Location: LCCOMB_X21_Y6_N24
\u2|bcd4_ist|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add8~6_combout\ = (\u2|bcd4_ist|rhexd\(7) & ((\u2|bcd4_ist|rhexc\(7) & (\u2|bcd4_ist|Add8~5\ & VCC)) # (!\u2|bcd4_ist|rhexc\(7) & (!\u2|bcd4_ist|Add8~5\)))) # (!\u2|bcd4_ist|rhexd\(7) & ((\u2|bcd4_ist|rhexc\(7) & (!\u2|bcd4_ist|Add8~5\)) # 
-- (!\u2|bcd4_ist|rhexc\(7) & ((\u2|bcd4_ist|Add8~5\) # (GND)))))
-- \u2|bcd4_ist|Add8~7\ = CARRY((\u2|bcd4_ist|rhexd\(7) & (!\u2|bcd4_ist|rhexc\(7) & !\u2|bcd4_ist|Add8~5\)) # (!\u2|bcd4_ist|rhexd\(7) & ((!\u2|bcd4_ist|Add8~5\) # (!\u2|bcd4_ist|rhexc\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexd\(7),
	datab => \u2|bcd4_ist|rhexc\(7),
	datad => VCC,
	cin => \u2|bcd4_ist|Add8~5\,
	combout => \u2|bcd4_ist|Add8~6_combout\,
	cout => \u2|bcd4_ist|Add8~7\);

-- Location: LCCOMB_X19_Y6_N18
\u2|bcd4_ist|Add9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add9~0_combout\ = (\u2|bcd4_ist|Add8~0_combout\ & (\u2|bcd4_ist|Add7~0_combout\ $ (VCC))) # (!\u2|bcd4_ist|Add8~0_combout\ & (\u2|bcd4_ist|Add7~0_combout\ & VCC))
-- \u2|bcd4_ist|Add9~1\ = CARRY((\u2|bcd4_ist|Add8~0_combout\ & \u2|bcd4_ist|Add7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add8~0_combout\,
	datab => \u2|bcd4_ist|Add7~0_combout\,
	datad => VCC,
	combout => \u2|bcd4_ist|Add9~0_combout\,
	cout => \u2|bcd4_ist|Add9~1\);

-- Location: LCCOMB_X18_Y6_N8
\u2|bcd4_ist|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add10~2_combout\ = (\u2|bcd4_ist|Add9~4_combout\ & (!\u2|bcd4_ist|Add10~1\)) # (!\u2|bcd4_ist|Add9~4_combout\ & ((\u2|bcd4_ist|Add10~1\) # (GND)))
-- \u2|bcd4_ist|Add10~3\ = CARRY((!\u2|bcd4_ist|Add10~1\) # (!\u2|bcd4_ist|Add9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|Add9~4_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add10~1\,
	combout => \u2|bcd4_ist|Add10~2_combout\,
	cout => \u2|bcd4_ist|Add10~3\);

-- Location: LCCOMB_X18_Y6_N10
\u2|bcd4_ist|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add10~4_combout\ = (\u2|bcd4_ist|Add9~6_combout\ & (\u2|bcd4_ist|Add10~3\ $ (GND))) # (!\u2|bcd4_ist|Add9~6_combout\ & (!\u2|bcd4_ist|Add10~3\ & VCC))
-- \u2|bcd4_ist|Add10~5\ = CARRY((\u2|bcd4_ist|Add9~6_combout\ & !\u2|bcd4_ist|Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|Add9~6_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add10~3\,
	combout => \u2|bcd4_ist|Add10~4_combout\,
	cout => \u2|bcd4_ist|Add10~5\);

-- Location: LCCOMB_X18_Y6_N12
\u2|bcd4_ist|Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add10~6_combout\ = (\u2|bcd4_ist|Add9~8_combout\ & (\u2|bcd4_ist|Add10~5\ & VCC)) # (!\u2|bcd4_ist|Add9~8_combout\ & (!\u2|bcd4_ist|Add10~5\))
-- \u2|bcd4_ist|Add10~7\ = CARRY((!\u2|bcd4_ist|Add9~8_combout\ & !\u2|bcd4_ist|Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|Add9~8_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add10~5\,
	combout => \u2|bcd4_ist|Add10~6_combout\,
	cout => \u2|bcd4_ist|Add10~7\);

-- Location: LCCOMB_X18_Y6_N14
\u2|bcd4_ist|Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add10~8_combout\ = \u2|bcd4_ist|Add10~7\ $ (!\u2|bcd4_ist|Add9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd4_ist|Add9~10_combout\,
	cin => \u2|bcd4_ist|Add10~7\,
	combout => \u2|bcd4_ist|Add10~8_combout\);

-- Location: LCCOMB_X18_Y6_N22
\u2|bcd4_ist|Add12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add12~2_combout\ = (\u2|bcd4_ist|Add9~4_combout\ & (\u2|bcd4_ist|Add12~1\ & VCC)) # (!\u2|bcd4_ist|Add9~4_combout\ & (!\u2|bcd4_ist|Add12~1\))
-- \u2|bcd4_ist|Add12~3\ = CARRY((!\u2|bcd4_ist|Add9~4_combout\ & !\u2|bcd4_ist|Add12~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|Add9~4_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add12~1\,
	combout => \u2|bcd4_ist|Add12~2_combout\,
	cout => \u2|bcd4_ist|Add12~3\);

-- Location: LCCOMB_X18_Y6_N24
\u2|bcd4_ist|Add12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add12~4_combout\ = (\u2|bcd4_ist|Add9~6_combout\ & (\u2|bcd4_ist|Add12~3\ $ (GND))) # (!\u2|bcd4_ist|Add9~6_combout\ & (!\u2|bcd4_ist|Add12~3\ & VCC))
-- \u2|bcd4_ist|Add12~5\ = CARRY((\u2|bcd4_ist|Add9~6_combout\ & !\u2|bcd4_ist|Add12~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|Add9~6_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add12~3\,
	combout => \u2|bcd4_ist|Add12~4_combout\,
	cout => \u2|bcd4_ist|Add12~5\);

-- Location: LCCOMB_X22_Y6_N24
\u2|bcd4_ist|Add14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add14~6_combout\ = (\u2|bcd4_ist|rhexc\(11) & (!\u2|bcd4_ist|Add14~5\)) # (!\u2|bcd4_ist|rhexc\(11) & ((\u2|bcd4_ist|Add14~5\) # (GND)))
-- \u2|bcd4_ist|Add14~7\ = CARRY((!\u2|bcd4_ist|Add14~5\) # (!\u2|bcd4_ist|rhexc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexc\(11),
	datad => VCC,
	cin => \u2|bcd4_ist|Add14~5\,
	combout => \u2|bcd4_ist|Add14~6_combout\,
	cout => \u2|bcd4_ist|Add14~7\);

-- Location: LCCOMB_X22_Y6_N26
\u2|bcd4_ist|Add14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add14~8_combout\ = !\u2|bcd4_ist|Add14~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd4_ist|Add14~7\,
	combout => \u2|bcd4_ist|Add14~8_combout\);

-- Location: LCCOMB_X23_Y6_N12
\u2|bcd4_ist|Add15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add15~4_combout\ = ((\u2|bcd4_ist|rhexd\(10) $ (\u2|bcd4_ist|Add14~4_combout\ $ (!\u2|bcd4_ist|Add15~3\)))) # (GND)
-- \u2|bcd4_ist|Add15~5\ = CARRY((\u2|bcd4_ist|rhexd\(10) & ((\u2|bcd4_ist|Add14~4_combout\) # (!\u2|bcd4_ist|Add15~3\))) # (!\u2|bcd4_ist|rhexd\(10) & (\u2|bcd4_ist|Add14~4_combout\ & !\u2|bcd4_ist|Add15~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexd\(10),
	datab => \u2|bcd4_ist|Add14~4_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add15~3\,
	combout => \u2|bcd4_ist|Add15~4_combout\,
	cout => \u2|bcd4_ist|Add15~5\);

-- Location: LCCOMB_X23_Y6_N22
\u2|bcd4_ist|Add16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add16~0_combout\ = \u2|bcd4_ist|Add15~2_combout\ $ (VCC)
-- \u2|bcd4_ist|Add16~1\ = CARRY(\u2|bcd4_ist|Add15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add15~2_combout\,
	datad => VCC,
	combout => \u2|bcd4_ist|Add16~0_combout\,
	cout => \u2|bcd4_ist|Add16~1\);

-- Location: LCCOMB_X23_Y6_N24
\u2|bcd4_ist|Add16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add16~2_combout\ = (\u2|bcd4_ist|Add15~4_combout\ & (!\u2|bcd4_ist|Add16~1\)) # (!\u2|bcd4_ist|Add15~4_combout\ & ((\u2|bcd4_ist|Add16~1\) # (GND)))
-- \u2|bcd4_ist|Add16~3\ = CARRY((!\u2|bcd4_ist|Add16~1\) # (!\u2|bcd4_ist|Add15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add15~4_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add16~1\,
	combout => \u2|bcd4_ist|Add16~2_combout\,
	cout => \u2|bcd4_ist|Add16~3\);

-- Location: LCCOMB_X23_Y6_N26
\u2|bcd4_ist|Add16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add16~4_combout\ = (\u2|bcd4_ist|Add15~6_combout\ & (\u2|bcd4_ist|Add16~3\ $ (GND))) # (!\u2|bcd4_ist|Add15~6_combout\ & (!\u2|bcd4_ist|Add16~3\ & VCC))
-- \u2|bcd4_ist|Add16~5\ = CARRY((\u2|bcd4_ist|Add15~6_combout\ & !\u2|bcd4_ist|Add16~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|Add15~6_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add16~3\,
	combout => \u2|bcd4_ist|Add16~4_combout\,
	cout => \u2|bcd4_ist|Add16~5\);

-- Location: LCCOMB_X24_Y6_N0
\u2|bcd4_ist|Add18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add18~0_combout\ = \u2|bcd4_ist|Add15~2_combout\ $ (VCC)
-- \u2|bcd4_ist|Add18~1\ = CARRY(\u2|bcd4_ist|Add15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add15~2_combout\,
	datad => VCC,
	combout => \u2|bcd4_ist|Add18~0_combout\,
	cout => \u2|bcd4_ist|Add18~1\);

-- Location: LCCOMB_X24_Y6_N2
\u2|bcd4_ist|Add18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add18~2_combout\ = (\u2|bcd4_ist|Add15~4_combout\ & (\u2|bcd4_ist|Add18~1\ & VCC)) # (!\u2|bcd4_ist|Add15~4_combout\ & (!\u2|bcd4_ist|Add18~1\))
-- \u2|bcd4_ist|Add18~3\ = CARRY((!\u2|bcd4_ist|Add15~4_combout\ & !\u2|bcd4_ist|Add18~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add15~4_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add18~1\,
	combout => \u2|bcd4_ist|Add18~2_combout\,
	cout => \u2|bcd4_ist|Add18~3\);

-- Location: LCCOMB_X24_Y6_N4
\u2|bcd4_ist|Add18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add18~4_combout\ = (\u2|bcd4_ist|Add15~6_combout\ & (\u2|bcd4_ist|Add18~3\ $ (GND))) # (!\u2|bcd4_ist|Add15~6_combout\ & (!\u2|bcd4_ist|Add18~3\ & VCC))
-- \u2|bcd4_ist|Add18~5\ = CARRY((\u2|bcd4_ist|Add15~6_combout\ & !\u2|bcd4_ist|Add18~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add15~6_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add18~3\,
	combout => \u2|bcd4_ist|Add18~4_combout\,
	cout => \u2|bcd4_ist|Add18~5\);

-- Location: LCCOMB_X23_Y10_N14
\u2|bcd4_ist|Add20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add20~2_combout\ = (\u2|bcd4_ist|Add19~1_combout\ & ((\u2|bcd4_ist|rhexd\(13) & (\u2|bcd4_ist|Add20~1\ & VCC)) # (!\u2|bcd4_ist|rhexd\(13) & (!\u2|bcd4_ist|Add20~1\)))) # (!\u2|bcd4_ist|Add19~1_combout\ & ((\u2|bcd4_ist|rhexd\(13) & 
-- (!\u2|bcd4_ist|Add20~1\)) # (!\u2|bcd4_ist|rhexd\(13) & ((\u2|bcd4_ist|Add20~1\) # (GND)))))
-- \u2|bcd4_ist|Add20~3\ = CARRY((\u2|bcd4_ist|Add19~1_combout\ & (!\u2|bcd4_ist|rhexd\(13) & !\u2|bcd4_ist|Add20~1\)) # (!\u2|bcd4_ist|Add19~1_combout\ & ((!\u2|bcd4_ist|Add20~1\) # (!\u2|bcd4_ist|rhexd\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add19~1_combout\,
	datab => \u2|bcd4_ist|rhexd\(13),
	datad => VCC,
	cin => \u2|bcd4_ist|Add20~1\,
	combout => \u2|bcd4_ist|Add20~2_combout\,
	cout => \u2|bcd4_ist|Add20~3\);

-- Location: LCCOMB_X23_Y10_N8
\u2|bcd4_ist|rese[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|rese[2]~8_combout\ = (\u2|bcd4_ist|rhexd\(18) & (\u2|bcd4_ist|rese[1]~7\ $ (GND))) # (!\u2|bcd4_ist|rhexd\(18) & (!\u2|bcd4_ist|rese[1]~7\ & VCC))
-- \u2|bcd4_ist|rese[2]~9\ = CARRY((\u2|bcd4_ist|rhexd\(18) & !\u2|bcd4_ist|rese[1]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexd\(18),
	datad => VCC,
	cin => \u2|bcd4_ist|rese[1]~7\,
	combout => \u2|bcd4_ist|rese[2]~8_combout\,
	cout => \u2|bcd4_ist|rese[2]~9\);

-- Location: LCCOMB_X23_Y10_N10
\u2|bcd4_ist|rese[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|rese[3]~10_combout\ = \u2|bcd4_ist|rese[2]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd4_ist|rese[2]~9\,
	combout => \u2|bcd4_ist|rese[3]~10_combout\);

-- Location: LCCOMB_X24_Y11_N24
\u2|bcd1_ist|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add1~0_combout\ = (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a31\ & (\u2|bcd1_ist|rhexb\(4) $ (VCC))) # (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a31\ & (\u2|bcd1_ist|rhexb\(4) & VCC))
-- \u2|bcd1_ist|Add1~1\ = CARRY((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a31\ & \u2|bcd1_ist|rhexb\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a31\,
	datab => \u2|bcd1_ist|rhexb\(4),
	datad => VCC,
	combout => \u2|bcd1_ist|Add1~0_combout\,
	cout => \u2|bcd1_ist|Add1~1\);

-- Location: LCCOMB_X24_Y11_N26
\u2|bcd1_ist|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add1~2_combout\ = (\u2|bcd1_ist|rhexb\(2) & ((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a30\ & (\u2|bcd1_ist|Add1~1\ & VCC)) # (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a30\ & (!\u2|bcd1_ist|Add1~1\)))) # 
-- (!\u2|bcd1_ist|rhexb\(2) & ((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a30\ & (!\u2|bcd1_ist|Add1~1\)) # (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a30\ & ((\u2|bcd1_ist|Add1~1\) # (GND)))))
-- \u2|bcd1_ist|Add1~3\ = CARRY((\u2|bcd1_ist|rhexb\(2) & (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a30\ & !\u2|bcd1_ist|Add1~1\)) # (!\u2|bcd1_ist|rhexb\(2) & ((!\u2|bcd1_ist|Add1~1\) # 
-- (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexb\(2),
	datab => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a30\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add1~1\,
	combout => \u2|bcd1_ist|Add1~2_combout\,
	cout => \u2|bcd1_ist|Add1~3\);

-- Location: LCCOMB_X24_Y11_N28
\u2|bcd1_ist|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add1~4_combout\ = ((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a29\ $ (\u2|bcd1_ist|rhexb\(3) $ (!\u2|bcd1_ist|Add1~3\)))) # (GND)
-- \u2|bcd1_ist|Add1~5\ = CARRY((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a29\ & ((\u2|bcd1_ist|rhexb\(3)) # (!\u2|bcd1_ist|Add1~3\))) # (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a29\ & (\u2|bcd1_ist|rhexb\(3) & 
-- !\u2|bcd1_ist|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a29\,
	datab => \u2|bcd1_ist|rhexb\(3),
	datad => VCC,
	cin => \u2|bcd1_ist|Add1~3\,
	combout => \u2|bcd1_ist|Add1~4_combout\,
	cout => \u2|bcd1_ist|Add1~5\);

-- Location: LCCOMB_X24_Y11_N30
\u2|bcd1_ist|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add1~6_combout\ = \u2|bcd1_ist|Add1~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd1_ist|Add1~5\,
	combout => \u2|bcd1_ist|Add1~6_combout\);

-- Location: LCCOMB_X24_Y11_N14
\u2|bcd1_ist|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add2~0_combout\ = (\u2|bcd1_ist|Add1~0_combout\ & (\u2|bcd1_ist|rhexc\(4) $ (VCC))) # (!\u2|bcd1_ist|Add1~0_combout\ & (\u2|bcd1_ist|rhexc\(4) & VCC))
-- \u2|bcd1_ist|Add2~1\ = CARRY((\u2|bcd1_ist|Add1~0_combout\ & \u2|bcd1_ist|rhexc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add1~0_combout\,
	datab => \u2|bcd1_ist|rhexc\(4),
	datad => VCC,
	combout => \u2|bcd1_ist|Add2~0_combout\,
	cout => \u2|bcd1_ist|Add2~1\);

-- Location: LCCOMB_X24_Y11_N16
\u2|bcd1_ist|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add2~2_combout\ = (\u2|bcd1_ist|Add1~2_combout\ & ((\u2|bcd1_ist|rhexc\(2) & (\u2|bcd1_ist|Add2~1\ & VCC)) # (!\u2|bcd1_ist|rhexc\(2) & (!\u2|bcd1_ist|Add2~1\)))) # (!\u2|bcd1_ist|Add1~2_combout\ & ((\u2|bcd1_ist|rhexc\(2) & 
-- (!\u2|bcd1_ist|Add2~1\)) # (!\u2|bcd1_ist|rhexc\(2) & ((\u2|bcd1_ist|Add2~1\) # (GND)))))
-- \u2|bcd1_ist|Add2~3\ = CARRY((\u2|bcd1_ist|Add1~2_combout\ & (!\u2|bcd1_ist|rhexc\(2) & !\u2|bcd1_ist|Add2~1\)) # (!\u2|bcd1_ist|Add1~2_combout\ & ((!\u2|bcd1_ist|Add2~1\) # (!\u2|bcd1_ist|rhexc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add1~2_combout\,
	datab => \u2|bcd1_ist|rhexc\(2),
	datad => VCC,
	cin => \u2|bcd1_ist|Add2~1\,
	combout => \u2|bcd1_ist|Add2~2_combout\,
	cout => \u2|bcd1_ist|Add2~3\);

-- Location: LCCOMB_X24_Y11_N18
\u2|bcd1_ist|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add2~4_combout\ = ((\u2|bcd1_ist|rhexc\(3) $ (\u2|bcd1_ist|Add1~4_combout\ $ (!\u2|bcd1_ist|Add2~3\)))) # (GND)
-- \u2|bcd1_ist|Add2~5\ = CARRY((\u2|bcd1_ist|rhexc\(3) & ((\u2|bcd1_ist|Add1~4_combout\) # (!\u2|bcd1_ist|Add2~3\))) # (!\u2|bcd1_ist|rhexc\(3) & (\u2|bcd1_ist|Add1~4_combout\ & !\u2|bcd1_ist|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexc\(3),
	datab => \u2|bcd1_ist|Add1~4_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add2~3\,
	combout => \u2|bcd1_ist|Add2~4_combout\,
	cout => \u2|bcd1_ist|Add2~5\);

-- Location: LCCOMB_X24_Y11_N20
\u2|bcd1_ist|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add2~6_combout\ = (\u2|bcd1_ist|Add1~6_combout\ & (!\u2|bcd1_ist|Add2~5\)) # (!\u2|bcd1_ist|Add1~6_combout\ & ((\u2|bcd1_ist|Add2~5\) # (GND)))
-- \u2|bcd1_ist|Add2~7\ = CARRY((!\u2|bcd1_ist|Add2~5\) # (!\u2|bcd1_ist|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add1~6_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add2~5\,
	combout => \u2|bcd1_ist|Add2~6_combout\,
	cout => \u2|bcd1_ist|Add2~7\);

-- Location: LCCOMB_X24_Y11_N22
\u2|bcd1_ist|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add2~8_combout\ = !\u2|bcd1_ist|Add2~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd1_ist|Add2~7\,
	combout => \u2|bcd1_ist|Add2~8_combout\);

-- Location: LCCOMB_X24_Y11_N0
\u2|bcd1_ist|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add3~0_combout\ = (\u2|bcd1_ist|Add2~0_combout\ & (\u2|bcd1_ist|rhexd\(4) $ (VCC))) # (!\u2|bcd1_ist|Add2~0_combout\ & (\u2|bcd1_ist|rhexd\(4) & VCC))
-- \u2|bcd1_ist|Add3~1\ = CARRY((\u2|bcd1_ist|Add2~0_combout\ & \u2|bcd1_ist|rhexd\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add2~0_combout\,
	datab => \u2|bcd1_ist|rhexd\(4),
	datad => VCC,
	combout => \u2|bcd1_ist|Add3~0_combout\,
	cout => \u2|bcd1_ist|Add3~1\);

-- Location: LCCOMB_X24_Y11_N2
\u2|bcd1_ist|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add3~2_combout\ = (\u2|bcd1_ist|rhexd\(2) & ((\u2|bcd1_ist|Add2~2_combout\ & (\u2|bcd1_ist|Add3~1\ & VCC)) # (!\u2|bcd1_ist|Add2~2_combout\ & (!\u2|bcd1_ist|Add3~1\)))) # (!\u2|bcd1_ist|rhexd\(2) & ((\u2|bcd1_ist|Add2~2_combout\ & 
-- (!\u2|bcd1_ist|Add3~1\)) # (!\u2|bcd1_ist|Add2~2_combout\ & ((\u2|bcd1_ist|Add3~1\) # (GND)))))
-- \u2|bcd1_ist|Add3~3\ = CARRY((\u2|bcd1_ist|rhexd\(2) & (!\u2|bcd1_ist|Add2~2_combout\ & !\u2|bcd1_ist|Add3~1\)) # (!\u2|bcd1_ist|rhexd\(2) & ((!\u2|bcd1_ist|Add3~1\) # (!\u2|bcd1_ist|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexd\(2),
	datab => \u2|bcd1_ist|Add2~2_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add3~1\,
	combout => \u2|bcd1_ist|Add3~2_combout\,
	cout => \u2|bcd1_ist|Add3~3\);

-- Location: LCCOMB_X24_Y11_N4
\u2|bcd1_ist|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add3~4_combout\ = ((\u2|bcd1_ist|rhexd\(3) $ (\u2|bcd1_ist|Add2~4_combout\ $ (!\u2|bcd1_ist|Add3~3\)))) # (GND)
-- \u2|bcd1_ist|Add3~5\ = CARRY((\u2|bcd1_ist|rhexd\(3) & ((\u2|bcd1_ist|Add2~4_combout\) # (!\u2|bcd1_ist|Add3~3\))) # (!\u2|bcd1_ist|rhexd\(3) & (\u2|bcd1_ist|Add2~4_combout\ & !\u2|bcd1_ist|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexd\(3),
	datab => \u2|bcd1_ist|Add2~4_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add3~3\,
	combout => \u2|bcd1_ist|Add3~4_combout\,
	cout => \u2|bcd1_ist|Add3~5\);

-- Location: LCCOMB_X24_Y11_N6
\u2|bcd1_ist|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add3~6_combout\ = (\u2|bcd1_ist|Add2~6_combout\ & (!\u2|bcd1_ist|Add3~5\)) # (!\u2|bcd1_ist|Add2~6_combout\ & ((\u2|bcd1_ist|Add3~5\) # (GND)))
-- \u2|bcd1_ist|Add3~7\ = CARRY((!\u2|bcd1_ist|Add3~5\) # (!\u2|bcd1_ist|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|Add2~6_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add3~5\,
	combout => \u2|bcd1_ist|Add3~6_combout\,
	cout => \u2|bcd1_ist|Add3~7\);

-- Location: LCCOMB_X24_Y11_N8
\u2|bcd1_ist|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add3~8_combout\ = \u2|bcd1_ist|Add3~7\ $ (!\u2|bcd1_ist|Add2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd1_ist|Add2~8_combout\,
	cin => \u2|bcd1_ist|Add3~7\,
	combout => \u2|bcd1_ist|Add3~8_combout\);

-- Location: LCCOMB_X24_Y13_N0
\u2|bcd1_ist|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add4~0_combout\ = \u2|bcd1_ist|Add3~0_combout\ $ (VCC)
-- \u2|bcd1_ist|Add4~1\ = CARRY(\u2|bcd1_ist|Add3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|Add3~0_combout\,
	datad => VCC,
	combout => \u2|bcd1_ist|Add4~0_combout\,
	cout => \u2|bcd1_ist|Add4~1\);

-- Location: LCCOMB_X24_Y13_N2
\u2|bcd1_ist|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add4~2_combout\ = (\u2|bcd1_ist|Add3~2_combout\ & (!\u2|bcd1_ist|Add4~1\)) # (!\u2|bcd1_ist|Add3~2_combout\ & ((\u2|bcd1_ist|Add4~1\) # (GND)))
-- \u2|bcd1_ist|Add4~3\ = CARRY((!\u2|bcd1_ist|Add4~1\) # (!\u2|bcd1_ist|Add3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|Add3~2_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add4~1\,
	combout => \u2|bcd1_ist|Add4~2_combout\,
	cout => \u2|bcd1_ist|Add4~3\);

-- Location: LCCOMB_X24_Y13_N4
\u2|bcd1_ist|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add4~4_combout\ = (\u2|bcd1_ist|Add3~4_combout\ & (\u2|bcd1_ist|Add4~3\ $ (GND))) # (!\u2|bcd1_ist|Add3~4_combout\ & (!\u2|bcd1_ist|Add4~3\ & VCC))
-- \u2|bcd1_ist|Add4~5\ = CARRY((\u2|bcd1_ist|Add3~4_combout\ & !\u2|bcd1_ist|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|Add3~4_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add4~3\,
	combout => \u2|bcd1_ist|Add4~4_combout\,
	cout => \u2|bcd1_ist|Add4~5\);

-- Location: LCCOMB_X24_Y13_N6
\u2|bcd1_ist|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add4~6_combout\ = (\u2|bcd1_ist|Add3~6_combout\ & (\u2|bcd1_ist|Add4~5\ & VCC)) # (!\u2|bcd1_ist|Add3~6_combout\ & (!\u2|bcd1_ist|Add4~5\))
-- \u2|bcd1_ist|Add4~7\ = CARRY((!\u2|bcd1_ist|Add3~6_combout\ & !\u2|bcd1_ist|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add3~6_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add4~5\,
	combout => \u2|bcd1_ist|Add4~6_combout\,
	cout => \u2|bcd1_ist|Add4~7\);

-- Location: LCCOMB_X24_Y13_N8
\u2|bcd1_ist|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add4~8_combout\ = \u2|bcd1_ist|Add3~8_combout\ $ (!\u2|bcd1_ist|Add4~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|Add3~8_combout\,
	cin => \u2|bcd1_ist|Add4~7\,
	combout => \u2|bcd1_ist|Add4~8_combout\);

-- Location: LCCOMB_X24_Y13_N20
\u2|bcd1_ist|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add6~0_combout\ = \u2|bcd1_ist|Add3~0_combout\ $ (VCC)
-- \u2|bcd1_ist|Add6~1\ = CARRY(\u2|bcd1_ist|Add3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|Add3~0_combout\,
	datad => VCC,
	combout => \u2|bcd1_ist|Add6~0_combout\,
	cout => \u2|bcd1_ist|Add6~1\);

-- Location: LCCOMB_X24_Y13_N22
\u2|bcd1_ist|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add6~2_combout\ = (\u2|bcd1_ist|Add3~2_combout\ & (\u2|bcd1_ist|Add6~1\ & VCC)) # (!\u2|bcd1_ist|Add3~2_combout\ & (!\u2|bcd1_ist|Add6~1\))
-- \u2|bcd1_ist|Add6~3\ = CARRY((!\u2|bcd1_ist|Add3~2_combout\ & !\u2|bcd1_ist|Add6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|Add3~2_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add6~1\,
	combout => \u2|bcd1_ist|Add6~2_combout\,
	cout => \u2|bcd1_ist|Add6~3\);

-- Location: LCCOMB_X24_Y13_N24
\u2|bcd1_ist|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add6~4_combout\ = (\u2|bcd1_ist|Add3~4_combout\ & (\u2|bcd1_ist|Add6~3\ $ (GND))) # (!\u2|bcd1_ist|Add3~4_combout\ & (!\u2|bcd1_ist|Add6~3\ & VCC))
-- \u2|bcd1_ist|Add6~5\ = CARRY((\u2|bcd1_ist|Add3~4_combout\ & !\u2|bcd1_ist|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|Add3~4_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add6~3\,
	combout => \u2|bcd1_ist|Add6~4_combout\,
	cout => \u2|bcd1_ist|Add6~5\);

-- Location: LCCOMB_X24_Y13_N26
\u2|bcd1_ist|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add6~6_combout\ = (\u2|bcd1_ist|Add3~6_combout\ & (!\u2|bcd1_ist|Add6~5\)) # (!\u2|bcd1_ist|Add3~6_combout\ & ((\u2|bcd1_ist|Add6~5\) # (GND)))
-- \u2|bcd1_ist|Add6~7\ = CARRY((!\u2|bcd1_ist|Add6~5\) # (!\u2|bcd1_ist|Add3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add3~6_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add6~5\,
	combout => \u2|bcd1_ist|Add6~6_combout\,
	cout => \u2|bcd1_ist|Add6~7\);

-- Location: LCCOMB_X24_Y13_N28
\u2|bcd1_ist|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add6~8_combout\ = \u2|bcd1_ist|Add3~8_combout\ $ (!\u2|bcd1_ist|Add6~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|Add3~8_combout\,
	cin => \u2|bcd1_ist|Add6~7\,
	combout => \u2|bcd1_ist|Add6~8_combout\);

-- Location: LCCOMB_X25_Y13_N6
\u2|bcd1_ist|Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add7~6_combout\ = (\u2|bcd1_ist|rhexb\(7) & (!\u2|bcd1_ist|Add7~5\)) # (!\u2|bcd1_ist|rhexb\(7) & ((\u2|bcd1_ist|Add7~5\) # (GND)))
-- \u2|bcd1_ist|Add7~7\ = CARRY((!\u2|bcd1_ist|Add7~5\) # (!\u2|bcd1_ist|rhexb\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexb\(7),
	datad => VCC,
	cin => \u2|bcd1_ist|Add7~5\,
	combout => \u2|bcd1_ist|Add7~6_combout\,
	cout => \u2|bcd1_ist|Add7~7\);

-- Location: LCCOMB_X25_Y11_N12
\u2|bcd1_ist|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add8~0_combout\ = (\u2|bcd1_ist|rhexc\(4) & (\u2|bcd1_ist|rhexd\(4) $ (VCC))) # (!\u2|bcd1_ist|rhexc\(4) & (\u2|bcd1_ist|rhexd\(4) & VCC))
-- \u2|bcd1_ist|Add8~1\ = CARRY((\u2|bcd1_ist|rhexc\(4) & \u2|bcd1_ist|rhexd\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexc\(4),
	datab => \u2|bcd1_ist|rhexd\(4),
	datad => VCC,
	combout => \u2|bcd1_ist|Add8~0_combout\,
	cout => \u2|bcd1_ist|Add8~1\);

-- Location: LCCOMB_X25_Y11_N14
\u2|bcd1_ist|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add8~2_combout\ = (\u2|bcd1_ist|rhexc\(5) & ((\u2|bcd1_ist|rhexd\(5) & (\u2|bcd1_ist|Add8~1\ & VCC)) # (!\u2|bcd1_ist|rhexd\(5) & (!\u2|bcd1_ist|Add8~1\)))) # (!\u2|bcd1_ist|rhexc\(5) & ((\u2|bcd1_ist|rhexd\(5) & (!\u2|bcd1_ist|Add8~1\)) # 
-- (!\u2|bcd1_ist|rhexd\(5) & ((\u2|bcd1_ist|Add8~1\) # (GND)))))
-- \u2|bcd1_ist|Add8~3\ = CARRY((\u2|bcd1_ist|rhexc\(5) & (!\u2|bcd1_ist|rhexd\(5) & !\u2|bcd1_ist|Add8~1\)) # (!\u2|bcd1_ist|rhexc\(5) & ((!\u2|bcd1_ist|Add8~1\) # (!\u2|bcd1_ist|rhexd\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexc\(5),
	datab => \u2|bcd1_ist|rhexd\(5),
	datad => VCC,
	cin => \u2|bcd1_ist|Add8~1\,
	combout => \u2|bcd1_ist|Add8~2_combout\,
	cout => \u2|bcd1_ist|Add8~3\);

-- Location: LCCOMB_X25_Y11_N16
\u2|bcd1_ist|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add8~4_combout\ = ((\u2|bcd1_ist|rhexd\(6) $ (\u2|bcd1_ist|rhexc\(6) $ (!\u2|bcd1_ist|Add8~3\)))) # (GND)
-- \u2|bcd1_ist|Add8~5\ = CARRY((\u2|bcd1_ist|rhexd\(6) & ((\u2|bcd1_ist|rhexc\(6)) # (!\u2|bcd1_ist|Add8~3\))) # (!\u2|bcd1_ist|rhexd\(6) & (\u2|bcd1_ist|rhexc\(6) & !\u2|bcd1_ist|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexd\(6),
	datab => \u2|bcd1_ist|rhexc\(6),
	datad => VCC,
	cin => \u2|bcd1_ist|Add8~3\,
	combout => \u2|bcd1_ist|Add8~4_combout\,
	cout => \u2|bcd1_ist|Add8~5\);

-- Location: LCCOMB_X25_Y11_N18
\u2|bcd1_ist|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add8~6_combout\ = (\u2|bcd1_ist|rhexc\(7) & ((\u2|bcd1_ist|rhexd\(7) & (\u2|bcd1_ist|Add8~5\ & VCC)) # (!\u2|bcd1_ist|rhexd\(7) & (!\u2|bcd1_ist|Add8~5\)))) # (!\u2|bcd1_ist|rhexc\(7) & ((\u2|bcd1_ist|rhexd\(7) & (!\u2|bcd1_ist|Add8~5\)) # 
-- (!\u2|bcd1_ist|rhexd\(7) & ((\u2|bcd1_ist|Add8~5\) # (GND)))))
-- \u2|bcd1_ist|Add8~7\ = CARRY((\u2|bcd1_ist|rhexc\(7) & (!\u2|bcd1_ist|rhexd\(7) & !\u2|bcd1_ist|Add8~5\)) # (!\u2|bcd1_ist|rhexc\(7) & ((!\u2|bcd1_ist|Add8~5\) # (!\u2|bcd1_ist|rhexd\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexc\(7),
	datab => \u2|bcd1_ist|rhexd\(7),
	datad => VCC,
	cin => \u2|bcd1_ist|Add8~5\,
	combout => \u2|bcd1_ist|Add8~6_combout\,
	cout => \u2|bcd1_ist|Add8~7\);

-- Location: LCCOMB_X26_Y14_N6
\u2|bcd1_ist|Add12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add12~2_combout\ = (\u2|bcd1_ist|Add9~4_combout\ & (\u2|bcd1_ist|Add12~1\ & VCC)) # (!\u2|bcd1_ist|Add9~4_combout\ & (!\u2|bcd1_ist|Add12~1\))
-- \u2|bcd1_ist|Add12~3\ = CARRY((!\u2|bcd1_ist|Add9~4_combout\ & !\u2|bcd1_ist|Add12~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|Add9~4_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add12~1\,
	combout => \u2|bcd1_ist|Add12~2_combout\,
	cout => \u2|bcd1_ist|Add12~3\);

-- Location: LCCOMB_X26_Y14_N8
\u2|bcd1_ist|Add12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add12~4_combout\ = (\u2|bcd1_ist|Add9~6_combout\ & (\u2|bcd1_ist|Add12~3\ $ (GND))) # (!\u2|bcd1_ist|Add9~6_combout\ & (!\u2|bcd1_ist|Add12~3\ & VCC))
-- \u2|bcd1_ist|Add12~5\ = CARRY((\u2|bcd1_ist|Add9~6_combout\ & !\u2|bcd1_ist|Add12~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|Add9~6_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add12~3\,
	combout => \u2|bcd1_ist|Add12~4_combout\,
	cout => \u2|bcd1_ist|Add12~5\);

-- Location: LCCOMB_X25_Y11_N20
\u2|bcd1_ist|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add8~8_combout\ = !\u2|bcd1_ist|Add8~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd1_ist|Add8~7\,
	combout => \u2|bcd1_ist|Add8~8_combout\);

-- Location: LCCOMB_X25_Y13_N24
\u2|bcd1_ist|Add9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add9~8_combout\ = ((\u2|bcd1_ist|Add8~8_combout\ $ (\u2|bcd1_ist|Add7~8_combout\ $ (!\u2|bcd1_ist|Add9~7\)))) # (GND)
-- \u2|bcd1_ist|Add9~9\ = CARRY((\u2|bcd1_ist|Add8~8_combout\ & ((\u2|bcd1_ist|Add7~8_combout\) # (!\u2|bcd1_ist|Add9~7\))) # (!\u2|bcd1_ist|Add8~8_combout\ & (\u2|bcd1_ist|Add7~8_combout\ & !\u2|bcd1_ist|Add9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add8~8_combout\,
	datab => \u2|bcd1_ist|Add7~8_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add9~7\,
	combout => \u2|bcd1_ist|Add9~8_combout\,
	cout => \u2|bcd1_ist|Add9~9\);

-- Location: LCCOMB_X25_Y10_N14
\u2|bcd1_ist|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add10~2_combout\ = (\u2|bcd1_ist|Add9~4_combout\ & (!\u2|bcd1_ist|Add10~1\)) # (!\u2|bcd1_ist|Add9~4_combout\ & ((\u2|bcd1_ist|Add10~1\) # (GND)))
-- \u2|bcd1_ist|Add10~3\ = CARRY((!\u2|bcd1_ist|Add10~1\) # (!\u2|bcd1_ist|Add9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|Add9~4_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add10~1\,
	combout => \u2|bcd1_ist|Add10~2_combout\,
	cout => \u2|bcd1_ist|Add10~3\);

-- Location: LCCOMB_X25_Y10_N16
\u2|bcd1_ist|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add10~4_combout\ = (\u2|bcd1_ist|Add9~6_combout\ & (\u2|bcd1_ist|Add10~3\ $ (GND))) # (!\u2|bcd1_ist|Add9~6_combout\ & (!\u2|bcd1_ist|Add10~3\ & VCC))
-- \u2|bcd1_ist|Add10~5\ = CARRY((\u2|bcd1_ist|Add9~6_combout\ & !\u2|bcd1_ist|Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add9~6_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add10~3\,
	combout => \u2|bcd1_ist|Add10~4_combout\,
	cout => \u2|bcd1_ist|Add10~5\);

-- Location: LCCOMB_X14_Y10_N22
\u2|bcd3_ist|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add1~0_combout\ = (\u2|bcd3_ist|rhexb\(4) & (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a23\ $ (VCC))) # (!\u2|bcd3_ist|rhexb\(4) & (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a23\ & VCC))
-- \u2|bcd3_ist|Add1~1\ = CARRY((\u2|bcd3_ist|rhexb\(4) & \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhexb\(4),
	datab => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a23\,
	datad => VCC,
	combout => \u2|bcd3_ist|Add1~0_combout\,
	cout => \u2|bcd3_ist|Add1~1\);

-- Location: LCCOMB_X14_Y10_N10
\u2|bcd3_ist|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add2~0_combout\ = (\u2|bcd3_ist|Add1~0_combout\ & (\u2|bcd3_ist|rhexc\(4) $ (VCC))) # (!\u2|bcd3_ist|Add1~0_combout\ & (\u2|bcd3_ist|rhexc\(4) & VCC))
-- \u2|bcd3_ist|Add2~1\ = CARRY((\u2|bcd3_ist|Add1~0_combout\ & \u2|bcd3_ist|rhexc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add1~0_combout\,
	datab => \u2|bcd3_ist|rhexc\(4),
	datad => VCC,
	combout => \u2|bcd3_ist|Add2~0_combout\,
	cout => \u2|bcd3_ist|Add2~1\);

-- Location: LCCOMB_X14_Y10_N12
\u2|bcd3_ist|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add2~2_combout\ = (\u2|bcd3_ist|rhexc\(2) & ((\u2|bcd3_ist|Add1~2_combout\ & (\u2|bcd3_ist|Add2~1\ & VCC)) # (!\u2|bcd3_ist|Add1~2_combout\ & (!\u2|bcd3_ist|Add2~1\)))) # (!\u2|bcd3_ist|rhexc\(2) & ((\u2|bcd3_ist|Add1~2_combout\ & 
-- (!\u2|bcd3_ist|Add2~1\)) # (!\u2|bcd3_ist|Add1~2_combout\ & ((\u2|bcd3_ist|Add2~1\) # (GND)))))
-- \u2|bcd3_ist|Add2~3\ = CARRY((\u2|bcd3_ist|rhexc\(2) & (!\u2|bcd3_ist|Add1~2_combout\ & !\u2|bcd3_ist|Add2~1\)) # (!\u2|bcd3_ist|rhexc\(2) & ((!\u2|bcd3_ist|Add2~1\) # (!\u2|bcd3_ist|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhexc\(2),
	datab => \u2|bcd3_ist|Add1~2_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add2~1\,
	combout => \u2|bcd3_ist|Add2~2_combout\,
	cout => \u2|bcd3_ist|Add2~3\);

-- Location: LCCOMB_X13_Y10_N24
\u2|bcd3_ist|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add4~2_combout\ = (\u2|bcd3_ist|Add3~2_combout\ & (!\u2|bcd3_ist|Add4~1\)) # (!\u2|bcd3_ist|Add3~2_combout\ & ((\u2|bcd3_ist|Add4~1\) # (GND)))
-- \u2|bcd3_ist|Add4~3\ = CARRY((!\u2|bcd3_ist|Add4~1\) # (!\u2|bcd3_ist|Add3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add3~2_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add4~1\,
	combout => \u2|bcd3_ist|Add4~2_combout\,
	cout => \u2|bcd3_ist|Add4~3\);

-- Location: LCCOMB_X13_Y10_N26
\u2|bcd3_ist|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add4~4_combout\ = (\u2|bcd3_ist|Add3~4_combout\ & (\u2|bcd3_ist|Add4~3\ $ (GND))) # (!\u2|bcd3_ist|Add3~4_combout\ & (!\u2|bcd3_ist|Add4~3\ & VCC))
-- \u2|bcd3_ist|Add4~5\ = CARRY((\u2|bcd3_ist|Add3~4_combout\ & !\u2|bcd3_ist|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add3~4_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add4~3\,
	combout => \u2|bcd3_ist|Add4~4_combout\,
	cout => \u2|bcd3_ist|Add4~5\);

-- Location: LCCOMB_X13_Y10_N28
\u2|bcd3_ist|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add4~6_combout\ = (\u2|bcd3_ist|Add3~6_combout\ & (\u2|bcd3_ist|Add4~5\ & VCC)) # (!\u2|bcd3_ist|Add3~6_combout\ & (!\u2|bcd3_ist|Add4~5\))
-- \u2|bcd3_ist|Add4~7\ = CARRY((!\u2|bcd3_ist|Add3~6_combout\ & !\u2|bcd3_ist|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add3~6_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add4~5\,
	combout => \u2|bcd3_ist|Add4~6_combout\,
	cout => \u2|bcd3_ist|Add4~7\);

-- Location: LCCOMB_X13_Y10_N4
\u2|bcd3_ist|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add6~2_combout\ = (\u2|bcd3_ist|Add3~2_combout\ & (\u2|bcd3_ist|Add6~1\ & VCC)) # (!\u2|bcd3_ist|Add3~2_combout\ & (!\u2|bcd3_ist|Add6~1\))
-- \u2|bcd3_ist|Add6~3\ = CARRY((!\u2|bcd3_ist|Add3~2_combout\ & !\u2|bcd3_ist|Add6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add3~2_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add6~1\,
	combout => \u2|bcd3_ist|Add6~2_combout\,
	cout => \u2|bcd3_ist|Add6~3\);

-- Location: LCCOMB_X13_Y10_N6
\u2|bcd3_ist|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add6~4_combout\ = (\u2|bcd3_ist|Add3~4_combout\ & (\u2|bcd3_ist|Add6~3\ $ (GND))) # (!\u2|bcd3_ist|Add3~4_combout\ & (!\u2|bcd3_ist|Add6~3\ & VCC))
-- \u2|bcd3_ist|Add6~5\ = CARRY((\u2|bcd3_ist|Add3~4_combout\ & !\u2|bcd3_ist|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add3~4_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add6~3\,
	combout => \u2|bcd3_ist|Add6~4_combout\,
	cout => \u2|bcd3_ist|Add6~5\);

-- Location: LCCOMB_X13_Y10_N8
\u2|bcd3_ist|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add6~6_combout\ = (\u2|bcd3_ist|Add3~6_combout\ & (!\u2|bcd3_ist|Add6~5\)) # (!\u2|bcd3_ist|Add3~6_combout\ & ((\u2|bcd3_ist|Add6~5\) # (GND)))
-- \u2|bcd3_ist|Add6~7\ = CARRY((!\u2|bcd3_ist|Add6~5\) # (!\u2|bcd3_ist|Add3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add3~6_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add6~5\,
	combout => \u2|bcd3_ist|Add6~6_combout\,
	cout => \u2|bcd3_ist|Add6~7\);

-- Location: LCCOMB_X14_Y8_N22
\u2|bcd3_ist|Add7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add7~2_combout\ = (\u2|bcd3_ist|rhexb\(5) & ((\u2|bcd3_ist|addbcd4~4_combout\ & (\u2|bcd3_ist|Add7~1\ & VCC)) # (!\u2|bcd3_ist|addbcd4~4_combout\ & (!\u2|bcd3_ist|Add7~1\)))) # (!\u2|bcd3_ist|rhexb\(5) & ((\u2|bcd3_ist|addbcd4~4_combout\ & 
-- (!\u2|bcd3_ist|Add7~1\)) # (!\u2|bcd3_ist|addbcd4~4_combout\ & ((\u2|bcd3_ist|Add7~1\) # (GND)))))
-- \u2|bcd3_ist|Add7~3\ = CARRY((\u2|bcd3_ist|rhexb\(5) & (!\u2|bcd3_ist|addbcd4~4_combout\ & !\u2|bcd3_ist|Add7~1\)) # (!\u2|bcd3_ist|rhexb\(5) & ((!\u2|bcd3_ist|Add7~1\) # (!\u2|bcd3_ist|addbcd4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhexb\(5),
	datab => \u2|bcd3_ist|addbcd4~4_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add7~1\,
	combout => \u2|bcd3_ist|Add7~2_combout\,
	cout => \u2|bcd3_ist|Add7~3\);

-- Location: LCCOMB_X14_Y8_N26
\u2|bcd3_ist|Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add7~6_combout\ = (\u2|bcd3_ist|rhexb\(7) & (!\u2|bcd3_ist|Add7~5\)) # (!\u2|bcd3_ist|rhexb\(7) & ((\u2|bcd3_ist|Add7~5\) # (GND)))
-- \u2|bcd3_ist|Add7~7\ = CARRY((!\u2|bcd3_ist|Add7~5\) # (!\u2|bcd3_ist|rhexb\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|rhexb\(7),
	datad => VCC,
	cin => \u2|bcd3_ist|Add7~5\,
	combout => \u2|bcd3_ist|Add7~6_combout\,
	cout => \u2|bcd3_ist|Add7~7\);

-- Location: LCCOMB_X11_Y8_N10
\u2|bcd3_ist|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add8~0_combout\ = (\u2|bcd3_ist|rhexc\(4) & (\u2|bcd3_ist|rhexd\(4) $ (VCC))) # (!\u2|bcd3_ist|rhexc\(4) & (\u2|bcd3_ist|rhexd\(4) & VCC))
-- \u2|bcd3_ist|Add8~1\ = CARRY((\u2|bcd3_ist|rhexc\(4) & \u2|bcd3_ist|rhexd\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhexc\(4),
	datab => \u2|bcd3_ist|rhexd\(4),
	datad => VCC,
	combout => \u2|bcd3_ist|Add8~0_combout\,
	cout => \u2|bcd3_ist|Add8~1\);

-- Location: LCCOMB_X11_Y8_N14
\u2|bcd3_ist|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add8~4_combout\ = ((\u2|bcd3_ist|rhexc\(6) $ (\u2|bcd3_ist|rhexd\(6) $ (!\u2|bcd3_ist|Add8~3\)))) # (GND)
-- \u2|bcd3_ist|Add8~5\ = CARRY((\u2|bcd3_ist|rhexc\(6) & ((\u2|bcd3_ist|rhexd\(6)) # (!\u2|bcd3_ist|Add8~3\))) # (!\u2|bcd3_ist|rhexc\(6) & (\u2|bcd3_ist|rhexd\(6) & !\u2|bcd3_ist|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhexc\(6),
	datab => \u2|bcd3_ist|rhexd\(6),
	datad => VCC,
	cin => \u2|bcd3_ist|Add8~3\,
	combout => \u2|bcd3_ist|Add8~4_combout\,
	cout => \u2|bcd3_ist|Add8~5\);

-- Location: LCCOMB_X11_Y8_N16
\u2|bcd3_ist|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add8~6_combout\ = (\u2|bcd3_ist|rhexc\(7) & ((\u2|bcd3_ist|rhexd\(7) & (\u2|bcd3_ist|Add8~5\ & VCC)) # (!\u2|bcd3_ist|rhexd\(7) & (!\u2|bcd3_ist|Add8~5\)))) # (!\u2|bcd3_ist|rhexc\(7) & ((\u2|bcd3_ist|rhexd\(7) & (!\u2|bcd3_ist|Add8~5\)) # 
-- (!\u2|bcd3_ist|rhexd\(7) & ((\u2|bcd3_ist|Add8~5\) # (GND)))))
-- \u2|bcd3_ist|Add8~7\ = CARRY((\u2|bcd3_ist|rhexc\(7) & (!\u2|bcd3_ist|rhexd\(7) & !\u2|bcd3_ist|Add8~5\)) # (!\u2|bcd3_ist|rhexc\(7) & ((!\u2|bcd3_ist|Add8~5\) # (!\u2|bcd3_ist|rhexd\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhexc\(7),
	datab => \u2|bcd3_ist|rhexd\(7),
	datad => VCC,
	cin => \u2|bcd3_ist|Add8~5\,
	combout => \u2|bcd3_ist|Add8~6_combout\,
	cout => \u2|bcd3_ist|Add8~7\);

-- Location: LCCOMB_X11_Y8_N22
\u2|bcd3_ist|Add12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add12~0_combout\ = \u2|bcd3_ist|Add9~2_combout\ $ (VCC)
-- \u2|bcd3_ist|Add12~1\ = CARRY(\u2|bcd3_ist|Add9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|Add9~2_combout\,
	datad => VCC,
	combout => \u2|bcd3_ist|Add12~0_combout\,
	cout => \u2|bcd3_ist|Add12~1\);

-- Location: LCCOMB_X11_Y8_N24
\u2|bcd3_ist|Add12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add12~2_combout\ = (\u2|bcd3_ist|Add9~4_combout\ & (\u2|bcd3_ist|Add12~1\ & VCC)) # (!\u2|bcd3_ist|Add9~4_combout\ & (!\u2|bcd3_ist|Add12~1\))
-- \u2|bcd3_ist|Add12~3\ = CARRY((!\u2|bcd3_ist|Add9~4_combout\ & !\u2|bcd3_ist|Add12~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add9~4_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add12~1\,
	combout => \u2|bcd3_ist|Add12~2_combout\,
	cout => \u2|bcd3_ist|Add12~3\);

-- Location: LCCOMB_X11_Y8_N26
\u2|bcd3_ist|Add12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add12~4_combout\ = (\u2|bcd3_ist|Add9~6_combout\ & (\u2|bcd3_ist|Add12~3\ $ (GND))) # (!\u2|bcd3_ist|Add9~6_combout\ & (!\u2|bcd3_ist|Add12~3\ & VCC))
-- \u2|bcd3_ist|Add12~5\ = CARRY((\u2|bcd3_ist|Add9~6_combout\ & !\u2|bcd3_ist|Add12~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|Add9~6_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add12~3\,
	combout => \u2|bcd3_ist|Add12~4_combout\,
	cout => \u2|bcd3_ist|Add12~5\);

-- Location: LCCOMB_X11_Y8_N18
\u2|bcd3_ist|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add8~8_combout\ = !\u2|bcd3_ist|Add8~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd3_ist|Add8~7\,
	combout => \u2|bcd3_ist|Add8~8_combout\);

-- Location: LCCOMB_X13_Y8_N8
\u2|bcd3_ist|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add10~0_combout\ = \u2|bcd3_ist|Add9~2_combout\ $ (VCC)
-- \u2|bcd3_ist|Add10~1\ = CARRY(\u2|bcd3_ist|Add9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|Add9~2_combout\,
	datad => VCC,
	combout => \u2|bcd3_ist|Add10~0_combout\,
	cout => \u2|bcd3_ist|Add10~1\);

-- Location: LCCOMB_X13_Y8_N10
\u2|bcd3_ist|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add10~2_combout\ = (\u2|bcd3_ist|Add9~4_combout\ & (!\u2|bcd3_ist|Add10~1\)) # (!\u2|bcd3_ist|Add9~4_combout\ & ((\u2|bcd3_ist|Add10~1\) # (GND)))
-- \u2|bcd3_ist|Add10~3\ = CARRY((!\u2|bcd3_ist|Add10~1\) # (!\u2|bcd3_ist|Add9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|Add9~4_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add10~1\,
	combout => \u2|bcd3_ist|Add10~2_combout\,
	cout => \u2|bcd3_ist|Add10~3\);

-- Location: LCCOMB_X13_Y8_N12
\u2|bcd3_ist|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add10~4_combout\ = (\u2|bcd3_ist|Add9~6_combout\ & (\u2|bcd3_ist|Add10~3\ $ (GND))) # (!\u2|bcd3_ist|Add9~6_combout\ & (!\u2|bcd3_ist|Add10~3\ & VCC))
-- \u2|bcd3_ist|Add10~5\ = CARRY((\u2|bcd3_ist|Add9~6_combout\ & !\u2|bcd3_ist|Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|Add9~6_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add10~3\,
	combout => \u2|bcd3_ist|Add10~4_combout\,
	cout => \u2|bcd3_ist|Add10~5\);

-- Location: LCCOMB_X13_Y8_N14
\u2|bcd3_ist|Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add10~6_combout\ = (\u2|bcd3_ist|Add9~8_combout\ & (\u2|bcd3_ist|Add10~5\ & VCC)) # (!\u2|bcd3_ist|Add9~8_combout\ & (!\u2|bcd3_ist|Add10~5\))
-- \u2|bcd3_ist|Add10~7\ = CARRY((!\u2|bcd3_ist|Add9~8_combout\ & !\u2|bcd3_ist|Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|Add9~8_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add10~5\,
	combout => \u2|bcd3_ist|Add10~6_combout\,
	cout => \u2|bcd3_ist|Add10~7\);

-- Location: LCCOMB_X13_Y8_N16
\u2|bcd3_ist|Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add10~8_combout\ = \u2|bcd3_ist|Add10~7\ $ (!\u2|bcd3_ist|Add9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd3_ist|Add9~10_combout\,
	cin => \u2|bcd3_ist|Add10~7\,
	combout => \u2|bcd3_ist|Add10~8_combout\);

-- Location: LCCOMB_X11_Y8_N28
\u2|bcd3_ist|Add12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add12~6_combout\ = (\u2|bcd3_ist|Add9~8_combout\ & (!\u2|bcd3_ist|Add12~5\)) # (!\u2|bcd3_ist|Add9~8_combout\ & ((\u2|bcd3_ist|Add12~5\) # (GND)))
-- \u2|bcd3_ist|Add12~7\ = CARRY((!\u2|bcd3_ist|Add12~5\) # (!\u2|bcd3_ist|Add9~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|Add9~8_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add12~5\,
	combout => \u2|bcd3_ist|Add12~6_combout\,
	cout => \u2|bcd3_ist|Add12~7\);

-- Location: LCCOMB_X11_Y8_N30
\u2|bcd3_ist|Add12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add12~8_combout\ = \u2|bcd3_ist|Add12~7\ $ (!\u2|bcd3_ist|Add9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd3_ist|Add9~10_combout\,
	cin => \u2|bcd3_ist|Add12~7\,
	combout => \u2|bcd3_ist|Add12~8_combout\);

-- Location: LCCOMB_X12_Y8_N14
\u2|bcd3_ist|Add14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add14~0_combout\ = (\u2|bcd3_ist|Add13~2_combout\ & (\u2|bcd3_ist|rhexc\(8) $ (VCC))) # (!\u2|bcd3_ist|Add13~2_combout\ & (\u2|bcd3_ist|rhexc\(8) & VCC))
-- \u2|bcd3_ist|Add14~1\ = CARRY((\u2|bcd3_ist|Add13~2_combout\ & \u2|bcd3_ist|rhexc\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add13~2_combout\,
	datab => \u2|bcd3_ist|rhexc\(8),
	datad => VCC,
	combout => \u2|bcd3_ist|Add14~0_combout\,
	cout => \u2|bcd3_ist|Add14~1\);

-- Location: LCCOMB_X12_Y8_N16
\u2|bcd3_ist|Add14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add14~2_combout\ = (\u2|bcd3_ist|Add13~1_combout\ & ((\u2|bcd3_ist|rhexc\(9) & (\u2|bcd3_ist|Add14~1\ & VCC)) # (!\u2|bcd3_ist|rhexc\(9) & (!\u2|bcd3_ist|Add14~1\)))) # (!\u2|bcd3_ist|Add13~1_combout\ & ((\u2|bcd3_ist|rhexc\(9) & 
-- (!\u2|bcd3_ist|Add14~1\)) # (!\u2|bcd3_ist|rhexc\(9) & ((\u2|bcd3_ist|Add14~1\) # (GND)))))
-- \u2|bcd3_ist|Add14~3\ = CARRY((\u2|bcd3_ist|Add13~1_combout\ & (!\u2|bcd3_ist|rhexc\(9) & !\u2|bcd3_ist|Add14~1\)) # (!\u2|bcd3_ist|Add13~1_combout\ & ((!\u2|bcd3_ist|Add14~1\) # (!\u2|bcd3_ist|rhexc\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add13~1_combout\,
	datab => \u2|bcd3_ist|rhexc\(9),
	datad => VCC,
	cin => \u2|bcd3_ist|Add14~1\,
	combout => \u2|bcd3_ist|Add14~2_combout\,
	cout => \u2|bcd3_ist|Add14~3\);

-- Location: LCCOMB_X12_Y8_N18
\u2|bcd3_ist|Add14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add14~4_combout\ = ((\u2|bcd3_ist|rhexc\(10) $ (\u2|bcd3_ist|Add13~0_combout\ $ (!\u2|bcd3_ist|Add14~3\)))) # (GND)
-- \u2|bcd3_ist|Add14~5\ = CARRY((\u2|bcd3_ist|rhexc\(10) & ((\u2|bcd3_ist|Add13~0_combout\) # (!\u2|bcd3_ist|Add14~3\))) # (!\u2|bcd3_ist|rhexc\(10) & (\u2|bcd3_ist|Add13~0_combout\ & !\u2|bcd3_ist|Add14~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhexc\(10),
	datab => \u2|bcd3_ist|Add13~0_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add14~3\,
	combout => \u2|bcd3_ist|Add14~4_combout\,
	cout => \u2|bcd3_ist|Add14~5\);

-- Location: LCCOMB_X12_Y8_N20
\u2|bcd3_ist|Add14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add14~6_combout\ = (\u2|bcd3_ist|rhexc\(11) & (!\u2|bcd3_ist|Add14~5\)) # (!\u2|bcd3_ist|rhexc\(11) & ((\u2|bcd3_ist|Add14~5\) # (GND)))
-- \u2|bcd3_ist|Add14~7\ = CARRY((!\u2|bcd3_ist|Add14~5\) # (!\u2|bcd3_ist|rhexc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhexc\(11),
	datad => VCC,
	cin => \u2|bcd3_ist|Add14~5\,
	combout => \u2|bcd3_ist|Add14~6_combout\,
	cout => \u2|bcd3_ist|Add14~7\);

-- Location: LCCOMB_X12_Y8_N22
\u2|bcd3_ist|Add14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add14~8_combout\ = !\u2|bcd3_ist|Add14~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd3_ist|Add14~7\,
	combout => \u2|bcd3_ist|Add14~8_combout\);

-- Location: LCCOMB_X14_Y9_N10
\u2|bcd3_ist|Add16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add16~0_combout\ = \u2|bcd3_ist|Add15~2_combout\ $ (VCC)
-- \u2|bcd3_ist|Add16~1\ = CARRY(\u2|bcd3_ist|Add15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|Add15~2_combout\,
	datad => VCC,
	combout => \u2|bcd3_ist|Add16~0_combout\,
	cout => \u2|bcd3_ist|Add16~1\);

-- Location: LCCOMB_X14_Y9_N12
\u2|bcd3_ist|Add16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add16~2_combout\ = (\u2|bcd3_ist|Add15~4_combout\ & (!\u2|bcd3_ist|Add16~1\)) # (!\u2|bcd3_ist|Add15~4_combout\ & ((\u2|bcd3_ist|Add16~1\) # (GND)))
-- \u2|bcd3_ist|Add16~3\ = CARRY((!\u2|bcd3_ist|Add16~1\) # (!\u2|bcd3_ist|Add15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|Add15~4_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add16~1\,
	combout => \u2|bcd3_ist|Add16~2_combout\,
	cout => \u2|bcd3_ist|Add16~3\);

-- Location: LCCOMB_X14_Y9_N14
\u2|bcd3_ist|Add16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add16~4_combout\ = (\u2|bcd3_ist|Add15~6_combout\ & (\u2|bcd3_ist|Add16~3\ $ (GND))) # (!\u2|bcd3_ist|Add15~6_combout\ & (!\u2|bcd3_ist|Add16~3\ & VCC))
-- \u2|bcd3_ist|Add16~5\ = CARRY((\u2|bcd3_ist|Add15~6_combout\ & !\u2|bcd3_ist|Add16~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add15~6_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add16~3\,
	combout => \u2|bcd3_ist|Add16~4_combout\,
	cout => \u2|bcd3_ist|Add16~5\);

-- Location: LCCOMB_X14_Y9_N16
\u2|bcd3_ist|Add16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add16~6_combout\ = (\u2|bcd3_ist|Add15~8_combout\ & (\u2|bcd3_ist|Add16~5\ & VCC)) # (!\u2|bcd3_ist|Add15~8_combout\ & (!\u2|bcd3_ist|Add16~5\))
-- \u2|bcd3_ist|Add16~7\ = CARRY((!\u2|bcd3_ist|Add15~8_combout\ & !\u2|bcd3_ist|Add16~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|Add15~8_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add16~5\,
	combout => \u2|bcd3_ist|Add16~6_combout\,
	cout => \u2|bcd3_ist|Add16~7\);

-- Location: LCCOMB_X14_Y9_N18
\u2|bcd3_ist|Add16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add16~8_combout\ = \u2|bcd3_ist|Add16~7\ $ (!\u2|bcd3_ist|Add15~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd3_ist|Add15~10_combout\,
	cin => \u2|bcd3_ist|Add16~7\,
	combout => \u2|bcd3_ist|Add16~8_combout\);

-- Location: LCCOMB_X13_Y9_N4
\u2|bcd3_ist|Add18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add18~0_combout\ = \u2|bcd3_ist|Add15~2_combout\ $ (VCC)
-- \u2|bcd3_ist|Add18~1\ = CARRY(\u2|bcd3_ist|Add15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add15~2_combout\,
	datad => VCC,
	combout => \u2|bcd3_ist|Add18~0_combout\,
	cout => \u2|bcd3_ist|Add18~1\);

-- Location: LCCOMB_X13_Y9_N6
\u2|bcd3_ist|Add18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add18~2_combout\ = (\u2|bcd3_ist|Add15~4_combout\ & (\u2|bcd3_ist|Add18~1\ & VCC)) # (!\u2|bcd3_ist|Add15~4_combout\ & (!\u2|bcd3_ist|Add18~1\))
-- \u2|bcd3_ist|Add18~3\ = CARRY((!\u2|bcd3_ist|Add15~4_combout\ & !\u2|bcd3_ist|Add18~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|Add15~4_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add18~1\,
	combout => \u2|bcd3_ist|Add18~2_combout\,
	cout => \u2|bcd3_ist|Add18~3\);

-- Location: LCCOMB_X13_Y9_N8
\u2|bcd3_ist|Add18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add18~4_combout\ = (\u2|bcd3_ist|Add15~6_combout\ & (\u2|bcd3_ist|Add18~3\ $ (GND))) # (!\u2|bcd3_ist|Add15~6_combout\ & (!\u2|bcd3_ist|Add18~3\ & VCC))
-- \u2|bcd3_ist|Add18~5\ = CARRY((\u2|bcd3_ist|Add15~6_combout\ & !\u2|bcd3_ist|Add18~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add15~6_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add18~3\,
	combout => \u2|bcd3_ist|Add18~4_combout\,
	cout => \u2|bcd3_ist|Add18~5\);

-- Location: LCCOMB_X13_Y9_N10
\u2|bcd3_ist|Add18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add18~6_combout\ = (\u2|bcd3_ist|Add15~8_combout\ & (!\u2|bcd3_ist|Add18~5\)) # (!\u2|bcd3_ist|Add15~8_combout\ & ((\u2|bcd3_ist|Add18~5\) # (GND)))
-- \u2|bcd3_ist|Add18~7\ = CARRY((!\u2|bcd3_ist|Add18~5\) # (!\u2|bcd3_ist|Add15~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|Add15~8_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add18~5\,
	combout => \u2|bcd3_ist|Add18~6_combout\,
	cout => \u2|bcd3_ist|Add18~7\);

-- Location: LCCOMB_X13_Y9_N12
\u2|bcd3_ist|Add18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add18~8_combout\ = \u2|bcd3_ist|Add18~7\ $ (!\u2|bcd3_ist|Add15~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd3_ist|Add15~10_combout\,
	cin => \u2|bcd3_ist|Add18~7\,
	combout => \u2|bcd3_ist|Add18~8_combout\);

-- Location: LCCOMB_X21_Y9_N22
\u2|bcd3_ist|rese[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|rese[1]~6_combout\ = (\u2|bcd3_ist|addbcd4~27_combout\ & ((\u2|bcd3_ist|rhexd\(17) & (\u2|bcd3_ist|rese[0]~5\ & VCC)) # (!\u2|bcd3_ist|rhexd\(17) & (!\u2|bcd3_ist|rese[0]~5\)))) # (!\u2|bcd3_ist|addbcd4~27_combout\ & ((\u2|bcd3_ist|rhexd\(17) 
-- & (!\u2|bcd3_ist|rese[0]~5\)) # (!\u2|bcd3_ist|rhexd\(17) & ((\u2|bcd3_ist|rese[0]~5\) # (GND)))))
-- \u2|bcd3_ist|rese[1]~7\ = CARRY((\u2|bcd3_ist|addbcd4~27_combout\ & (!\u2|bcd3_ist|rhexd\(17) & !\u2|bcd3_ist|rese[0]~5\)) # (!\u2|bcd3_ist|addbcd4~27_combout\ & ((!\u2|bcd3_ist|rese[0]~5\) # (!\u2|bcd3_ist|rhexd\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|addbcd4~27_combout\,
	datab => \u2|bcd3_ist|rhexd\(17),
	datad => VCC,
	cin => \u2|bcd3_ist|rese[0]~5\,
	combout => \u2|bcd3_ist|rese[1]~6_combout\,
	cout => \u2|bcd3_ist|rese[1]~7\);

-- Location: LCCOMB_X21_Y9_N24
\u2|bcd3_ist|rese[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|rese[2]~8_combout\ = (\u2|bcd3_ist|rhexd\(18) & (\u2|bcd3_ist|rese[1]~7\ $ (GND))) # (!\u2|bcd3_ist|rhexd\(18) & (!\u2|bcd3_ist|rese[1]~7\ & VCC))
-- \u2|bcd3_ist|rese[2]~9\ = CARRY((\u2|bcd3_ist|rhexd\(18) & !\u2|bcd3_ist|rese[1]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|rhexd\(18),
	datad => VCC,
	cin => \u2|bcd3_ist|rese[1]~7\,
	combout => \u2|bcd3_ist|rese[2]~8_combout\,
	cout => \u2|bcd3_ist|rese[2]~9\);

-- Location: LCCOMB_X21_Y9_N26
\u2|bcd3_ist|rese[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|rese[3]~10_combout\ = \u2|bcd3_ist|rese[2]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd3_ist|rese[2]~9\,
	combout => \u2|bcd3_ist|rese[3]~10_combout\);

-- Location: LCCOMB_X32_Y13_N12
\u2|bcd2_ist|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add1~0_combout\ = (\u2|bcd2_ist|rhexb\(4) & (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a27\ $ (VCC))) # (!\u2|bcd2_ist|rhexb\(4) & (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a27\ & VCC))
-- \u2|bcd2_ist|Add1~1\ = CARRY((\u2|bcd2_ist|rhexb\(4) & \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexb\(4),
	datab => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a27\,
	datad => VCC,
	combout => \u2|bcd2_ist|Add1~0_combout\,
	cout => \u2|bcd2_ist|Add1~1\);

-- Location: LCCOMB_X32_Y13_N6
\u2|bcd2_ist|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add2~6_combout\ = (\u2|bcd2_ist|Add1~6_combout\ & (!\u2|bcd2_ist|Add2~5\)) # (!\u2|bcd2_ist|Add1~6_combout\ & ((\u2|bcd2_ist|Add2~5\) # (GND)))
-- \u2|bcd2_ist|Add2~7\ = CARRY((!\u2|bcd2_ist|Add2~5\) # (!\u2|bcd2_ist|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|Add1~6_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add2~5\,
	combout => \u2|bcd2_ist|Add2~6_combout\,
	cout => \u2|bcd2_ist|Add2~7\);

-- Location: LCCOMB_X31_Y13_N0
\u2|bcd2_ist|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add4~0_combout\ = \u2|bcd2_ist|Add3~0_combout\ $ (VCC)
-- \u2|bcd2_ist|Add4~1\ = CARRY(\u2|bcd2_ist|Add3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add3~0_combout\,
	datad => VCC,
	combout => \u2|bcd2_ist|Add4~0_combout\,
	cout => \u2|bcd2_ist|Add4~1\);

-- Location: LCCOMB_X31_Y13_N2
\u2|bcd2_ist|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add4~2_combout\ = (\u2|bcd2_ist|Add3~2_combout\ & (!\u2|bcd2_ist|Add4~1\)) # (!\u2|bcd2_ist|Add3~2_combout\ & ((\u2|bcd2_ist|Add4~1\) # (GND)))
-- \u2|bcd2_ist|Add4~3\ = CARRY((!\u2|bcd2_ist|Add4~1\) # (!\u2|bcd2_ist|Add3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|Add3~2_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add4~1\,
	combout => \u2|bcd2_ist|Add4~2_combout\,
	cout => \u2|bcd2_ist|Add4~3\);

-- Location: LCCOMB_X31_Y13_N4
\u2|bcd2_ist|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add4~4_combout\ = (\u2|bcd2_ist|Add3~4_combout\ & (\u2|bcd2_ist|Add4~3\ $ (GND))) # (!\u2|bcd2_ist|Add3~4_combout\ & (!\u2|bcd2_ist|Add4~3\ & VCC))
-- \u2|bcd2_ist|Add4~5\ = CARRY((\u2|bcd2_ist|Add3~4_combout\ & !\u2|bcd2_ist|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add3~4_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add4~3\,
	combout => \u2|bcd2_ist|Add4~4_combout\,
	cout => \u2|bcd2_ist|Add4~5\);

-- Location: LCCOMB_X31_Y13_N6
\u2|bcd2_ist|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add4~6_combout\ = (\u2|bcd2_ist|Add3~6_combout\ & (\u2|bcd2_ist|Add4~5\ & VCC)) # (!\u2|bcd2_ist|Add3~6_combout\ & (!\u2|bcd2_ist|Add4~5\))
-- \u2|bcd2_ist|Add4~7\ = CARRY((!\u2|bcd2_ist|Add3~6_combout\ & !\u2|bcd2_ist|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|Add3~6_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add4~5\,
	combout => \u2|bcd2_ist|Add4~6_combout\,
	cout => \u2|bcd2_ist|Add4~7\);

-- Location: LCCOMB_X31_Y13_N22
\u2|bcd2_ist|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add6~2_combout\ = (\u2|bcd2_ist|Add3~2_combout\ & (\u2|bcd2_ist|Add6~1\ & VCC)) # (!\u2|bcd2_ist|Add3~2_combout\ & (!\u2|bcd2_ist|Add6~1\))
-- \u2|bcd2_ist|Add6~3\ = CARRY((!\u2|bcd2_ist|Add3~2_combout\ & !\u2|bcd2_ist|Add6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|Add3~2_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add6~1\,
	combout => \u2|bcd2_ist|Add6~2_combout\,
	cout => \u2|bcd2_ist|Add6~3\);

-- Location: LCCOMB_X31_Y13_N24
\u2|bcd2_ist|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add6~4_combout\ = (\u2|bcd2_ist|Add3~4_combout\ & (\u2|bcd2_ist|Add6~3\ $ (GND))) # (!\u2|bcd2_ist|Add3~4_combout\ & (!\u2|bcd2_ist|Add6~3\ & VCC))
-- \u2|bcd2_ist|Add6~5\ = CARRY((\u2|bcd2_ist|Add3~4_combout\ & !\u2|bcd2_ist|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add3~4_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add6~3\,
	combout => \u2|bcd2_ist|Add6~4_combout\,
	cout => \u2|bcd2_ist|Add6~5\);

-- Location: LCCOMB_X30_Y13_N22
\u2|bcd2_ist|Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add7~4_combout\ = (\u2|bcd2_ist|rhexb\(6) & (\u2|bcd2_ist|Add7~3\ $ (GND))) # (!\u2|bcd2_ist|rhexb\(6) & (!\u2|bcd2_ist|Add7~3\ & VCC))
-- \u2|bcd2_ist|Add7~5\ = CARRY((\u2|bcd2_ist|rhexb\(6) & !\u2|bcd2_ist|Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexb\(6),
	datad => VCC,
	cin => \u2|bcd2_ist|Add7~3\,
	combout => \u2|bcd2_ist|Add7~4_combout\,
	cout => \u2|bcd2_ist|Add7~5\);

-- Location: LCCOMB_X30_Y13_N24
\u2|bcd2_ist|Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add7~6_combout\ = (\u2|bcd2_ist|rhexb\(7) & (!\u2|bcd2_ist|Add7~5\)) # (!\u2|bcd2_ist|rhexb\(7) & ((\u2|bcd2_ist|Add7~5\) # (GND)))
-- \u2|bcd2_ist|Add7~7\ = CARRY((!\u2|bcd2_ist|Add7~5\) # (!\u2|bcd2_ist|rhexb\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|rhexb\(7),
	datad => VCC,
	cin => \u2|bcd2_ist|Add7~5\,
	combout => \u2|bcd2_ist|Add7~6_combout\,
	cout => \u2|bcd2_ist|Add7~7\);

-- Location: LCCOMB_X30_Y13_N26
\u2|bcd2_ist|Add7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add7~8_combout\ = !\u2|bcd2_ist|Add7~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd2_ist|Add7~7\,
	combout => \u2|bcd2_ist|Add7~8_combout\);

-- Location: LCCOMB_X31_Y11_N12
\u2|bcd2_ist|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add8~0_combout\ = (\u2|bcd2_ist|rhexd\(4) & (\u2|bcd2_ist|rhexc\(4) $ (VCC))) # (!\u2|bcd2_ist|rhexd\(4) & (\u2|bcd2_ist|rhexc\(4) & VCC))
-- \u2|bcd2_ist|Add8~1\ = CARRY((\u2|bcd2_ist|rhexd\(4) & \u2|bcd2_ist|rhexc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexd\(4),
	datab => \u2|bcd2_ist|rhexc\(4),
	datad => VCC,
	combout => \u2|bcd2_ist|Add8~0_combout\,
	cout => \u2|bcd2_ist|Add8~1\);

-- Location: LCCOMB_X31_Y11_N14
\u2|bcd2_ist|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add8~2_combout\ = (\u2|bcd2_ist|rhexc\(5) & ((\u2|bcd2_ist|rhexd\(5) & (\u2|bcd2_ist|Add8~1\ & VCC)) # (!\u2|bcd2_ist|rhexd\(5) & (!\u2|bcd2_ist|Add8~1\)))) # (!\u2|bcd2_ist|rhexc\(5) & ((\u2|bcd2_ist|rhexd\(5) & (!\u2|bcd2_ist|Add8~1\)) # 
-- (!\u2|bcd2_ist|rhexd\(5) & ((\u2|bcd2_ist|Add8~1\) # (GND)))))
-- \u2|bcd2_ist|Add8~3\ = CARRY((\u2|bcd2_ist|rhexc\(5) & (!\u2|bcd2_ist|rhexd\(5) & !\u2|bcd2_ist|Add8~1\)) # (!\u2|bcd2_ist|rhexc\(5) & ((!\u2|bcd2_ist|Add8~1\) # (!\u2|bcd2_ist|rhexd\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexc\(5),
	datab => \u2|bcd2_ist|rhexd\(5),
	datad => VCC,
	cin => \u2|bcd2_ist|Add8~1\,
	combout => \u2|bcd2_ist|Add8~2_combout\,
	cout => \u2|bcd2_ist|Add8~3\);

-- Location: LCCOMB_X31_Y11_N18
\u2|bcd2_ist|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add8~6_combout\ = (\u2|bcd2_ist|rhexc\(7) & ((\u2|bcd2_ist|rhexd\(7) & (\u2|bcd2_ist|Add8~5\ & VCC)) # (!\u2|bcd2_ist|rhexd\(7) & (!\u2|bcd2_ist|Add8~5\)))) # (!\u2|bcd2_ist|rhexc\(7) & ((\u2|bcd2_ist|rhexd\(7) & (!\u2|bcd2_ist|Add8~5\)) # 
-- (!\u2|bcd2_ist|rhexd\(7) & ((\u2|bcd2_ist|Add8~5\) # (GND)))))
-- \u2|bcd2_ist|Add8~7\ = CARRY((\u2|bcd2_ist|rhexc\(7) & (!\u2|bcd2_ist|rhexd\(7) & !\u2|bcd2_ist|Add8~5\)) # (!\u2|bcd2_ist|rhexc\(7) & ((!\u2|bcd2_ist|Add8~5\) # (!\u2|bcd2_ist|rhexd\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexc\(7),
	datab => \u2|bcd2_ist|rhexd\(7),
	datad => VCC,
	cin => \u2|bcd2_ist|Add8~5\,
	combout => \u2|bcd2_ist|Add8~6_combout\,
	cout => \u2|bcd2_ist|Add8~7\);

-- Location: LCCOMB_X29_Y13_N4
\u2|bcd2_ist|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add10~0_combout\ = \u2|bcd2_ist|Add9~2_combout\ $ (VCC)
-- \u2|bcd2_ist|Add10~1\ = CARRY(\u2|bcd2_ist|Add9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add9~2_combout\,
	datad => VCC,
	combout => \u2|bcd2_ist|Add10~0_combout\,
	cout => \u2|bcd2_ist|Add10~1\);

-- Location: LCCOMB_X29_Y13_N6
\u2|bcd2_ist|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add10~2_combout\ = (\u2|bcd2_ist|Add9~4_combout\ & (!\u2|bcd2_ist|Add10~1\)) # (!\u2|bcd2_ist|Add9~4_combout\ & ((\u2|bcd2_ist|Add10~1\) # (GND)))
-- \u2|bcd2_ist|Add10~3\ = CARRY((!\u2|bcd2_ist|Add10~1\) # (!\u2|bcd2_ist|Add9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|Add9~4_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add10~1\,
	combout => \u2|bcd2_ist|Add10~2_combout\,
	cout => \u2|bcd2_ist|Add10~3\);

-- Location: LCCOMB_X29_Y13_N8
\u2|bcd2_ist|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add10~4_combout\ = (\u2|bcd2_ist|Add9~6_combout\ & (\u2|bcd2_ist|Add10~3\ $ (GND))) # (!\u2|bcd2_ist|Add9~6_combout\ & (!\u2|bcd2_ist|Add10~3\ & VCC))
-- \u2|bcd2_ist|Add10~5\ = CARRY((\u2|bcd2_ist|Add9~6_combout\ & !\u2|bcd2_ist|Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|Add9~6_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add10~3\,
	combout => \u2|bcd2_ist|Add10~4_combout\,
	cout => \u2|bcd2_ist|Add10~5\);

-- Location: LCCOMB_X28_Y13_N20
\u2|bcd2_ist|Add12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add12~0_combout\ = \u2|bcd2_ist|Add9~2_combout\ $ (VCC)
-- \u2|bcd2_ist|Add12~1\ = CARRY(\u2|bcd2_ist|Add9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|Add9~2_combout\,
	datad => VCC,
	combout => \u2|bcd2_ist|Add12~0_combout\,
	cout => \u2|bcd2_ist|Add12~1\);

-- Location: LCCOMB_X28_Y13_N24
\u2|bcd2_ist|Add12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add12~4_combout\ = (\u2|bcd2_ist|Add9~6_combout\ & (\u2|bcd2_ist|Add12~3\ $ (GND))) # (!\u2|bcd2_ist|Add9~6_combout\ & (!\u2|bcd2_ist|Add12~3\ & VCC))
-- \u2|bcd2_ist|Add12~5\ = CARRY((\u2|bcd2_ist|Add9~6_combout\ & !\u2|bcd2_ist|Add12~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|Add9~6_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add12~3\,
	combout => \u2|bcd2_ist|Add12~4_combout\,
	cout => \u2|bcd2_ist|Add12~5\);

-- Location: LCCOMB_X29_Y12_N6
\u2|bcd2_ist|Add14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add14~4_combout\ = ((\u2|bcd2_ist|rhexc\(10) $ (\u2|bcd2_ist|Add13~0_combout\ $ (!\u2|bcd2_ist|Add14~3\)))) # (GND)
-- \u2|bcd2_ist|Add14~5\ = CARRY((\u2|bcd2_ist|rhexc\(10) & ((\u2|bcd2_ist|Add13~0_combout\) # (!\u2|bcd2_ist|Add14~3\))) # (!\u2|bcd2_ist|rhexc\(10) & (\u2|bcd2_ist|Add13~0_combout\ & !\u2|bcd2_ist|Add14~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexc\(10),
	datab => \u2|bcd2_ist|Add13~0_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add14~3\,
	combout => \u2|bcd2_ist|Add14~4_combout\,
	cout => \u2|bcd2_ist|Add14~5\);

-- Location: LCCOMB_X29_Y12_N8
\u2|bcd2_ist|Add14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add14~6_combout\ = (\u2|bcd2_ist|rhexc\(11) & (!\u2|bcd2_ist|Add14~5\)) # (!\u2|bcd2_ist|rhexc\(11) & ((\u2|bcd2_ist|Add14~5\) # (GND)))
-- \u2|bcd2_ist|Add14~7\ = CARRY((!\u2|bcd2_ist|Add14~5\) # (!\u2|bcd2_ist|rhexc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexc\(11),
	datad => VCC,
	cin => \u2|bcd2_ist|Add14~5\,
	combout => \u2|bcd2_ist|Add14~6_combout\,
	cout => \u2|bcd2_ist|Add14~7\);

-- Location: LCCOMB_X29_Y12_N10
\u2|bcd2_ist|Add14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add14~8_combout\ = !\u2|bcd2_ist|Add14~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd2_ist|Add14~7\,
	combout => \u2|bcd2_ist|Add14~8_combout\);

-- Location: LCCOMB_X29_Y12_N20
\u2|bcd2_ist|Add15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add15~0_combout\ = (\u2|bcd2_ist|rhexd\(8) & (\u2|bcd2_ist|Add14~0_combout\ $ (VCC))) # (!\u2|bcd2_ist|rhexd\(8) & (\u2|bcd2_ist|Add14~0_combout\ & VCC))
-- \u2|bcd2_ist|Add15~1\ = CARRY((\u2|bcd2_ist|rhexd\(8) & \u2|bcd2_ist|Add14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexd\(8),
	datab => \u2|bcd2_ist|Add14~0_combout\,
	datad => VCC,
	combout => \u2|bcd2_ist|Add15~0_combout\,
	cout => \u2|bcd2_ist|Add15~1\);

-- Location: LCCOMB_X30_Y12_N0
\u2|bcd2_ist|Add16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add16~0_combout\ = \u2|bcd2_ist|Add15~2_combout\ $ (VCC)
-- \u2|bcd2_ist|Add16~1\ = CARRY(\u2|bcd2_ist|Add15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|Add15~2_combout\,
	datad => VCC,
	combout => \u2|bcd2_ist|Add16~0_combout\,
	cout => \u2|bcd2_ist|Add16~1\);

-- Location: LCCOMB_X30_Y12_N4
\u2|bcd2_ist|Add16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add16~4_combout\ = (\u2|bcd2_ist|Add15~6_combout\ & (\u2|bcd2_ist|Add16~3\ $ (GND))) # (!\u2|bcd2_ist|Add15~6_combout\ & (!\u2|bcd2_ist|Add16~3\ & VCC))
-- \u2|bcd2_ist|Add16~5\ = CARRY((\u2|bcd2_ist|Add15~6_combout\ & !\u2|bcd2_ist|Add16~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add15~6_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add16~3\,
	combout => \u2|bcd2_ist|Add16~4_combout\,
	cout => \u2|bcd2_ist|Add16~5\);

-- Location: LCCOMB_X30_Y12_N10
\u2|bcd2_ist|Add18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add18~0_combout\ = \u2|bcd2_ist|Add15~2_combout\ $ (VCC)
-- \u2|bcd2_ist|Add18~1\ = CARRY(\u2|bcd2_ist|Add15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|Add15~2_combout\,
	datad => VCC,
	combout => \u2|bcd2_ist|Add18~0_combout\,
	cout => \u2|bcd2_ist|Add18~1\);

-- Location: LCCOMB_X30_Y12_N14
\u2|bcd2_ist|Add18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add18~4_combout\ = (\u2|bcd2_ist|Add15~6_combout\ & (\u2|bcd2_ist|Add18~3\ $ (GND))) # (!\u2|bcd2_ist|Add15~6_combout\ & (!\u2|bcd2_ist|Add18~3\ & VCC))
-- \u2|bcd2_ist|Add18~5\ = CARRY((\u2|bcd2_ist|Add15~6_combout\ & !\u2|bcd2_ist|Add18~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add15~6_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add18~3\,
	combout => \u2|bcd2_ist|Add18~4_combout\,
	cout => \u2|bcd2_ist|Add18~5\);

-- Location: LCCOMB_X24_Y12_N22
\u2|bcd2_ist|Add20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add20~2_combout\ = (\u2|bcd2_ist|Add19~1_combout\ & ((\u2|bcd2_ist|rhexd\(13) & (\u2|bcd2_ist|Add20~1\ & VCC)) # (!\u2|bcd2_ist|rhexd\(13) & (!\u2|bcd2_ist|Add20~1\)))) # (!\u2|bcd2_ist|Add19~1_combout\ & ((\u2|bcd2_ist|rhexd\(13) & 
-- (!\u2|bcd2_ist|Add20~1\)) # (!\u2|bcd2_ist|rhexd\(13) & ((\u2|bcd2_ist|Add20~1\) # (GND)))))
-- \u2|bcd2_ist|Add20~3\ = CARRY((\u2|bcd2_ist|Add19~1_combout\ & (!\u2|bcd2_ist|rhexd\(13) & !\u2|bcd2_ist|Add20~1\)) # (!\u2|bcd2_ist|Add19~1_combout\ & ((!\u2|bcd2_ist|Add20~1\) # (!\u2|bcd2_ist|rhexd\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add19~1_combout\,
	datab => \u2|bcd2_ist|rhexd\(13),
	datad => VCC,
	cin => \u2|bcd2_ist|Add20~1\,
	combout => \u2|bcd2_ist|Add20~2_combout\,
	cout => \u2|bcd2_ist|Add20~3\);

-- Location: LCCOMB_X25_Y14_N22
\u2|bcd1_ist|Add14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add14~0_combout\ = (\u2|bcd1_ist|Add13~2_combout\ & (\u2|bcd1_ist|rhexc\(8) $ (VCC))) # (!\u2|bcd1_ist|Add13~2_combout\ & (\u2|bcd1_ist|rhexc\(8) & VCC))
-- \u2|bcd1_ist|Add14~1\ = CARRY((\u2|bcd1_ist|Add13~2_combout\ & \u2|bcd1_ist|rhexc\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add13~2_combout\,
	datab => \u2|bcd1_ist|rhexc\(8),
	datad => VCC,
	combout => \u2|bcd1_ist|Add14~0_combout\,
	cout => \u2|bcd1_ist|Add14~1\);

-- Location: LCCOMB_X25_Y14_N26
\u2|bcd1_ist|Add14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add14~4_combout\ = ((\u2|bcd1_ist|rhexc\(10) $ (\u2|bcd1_ist|Add13~0_combout\ $ (!\u2|bcd1_ist|Add14~3\)))) # (GND)
-- \u2|bcd1_ist|Add14~5\ = CARRY((\u2|bcd1_ist|rhexc\(10) & ((\u2|bcd1_ist|Add13~0_combout\) # (!\u2|bcd1_ist|Add14~3\))) # (!\u2|bcd1_ist|rhexc\(10) & (\u2|bcd1_ist|Add13~0_combout\ & !\u2|bcd1_ist|Add14~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexc\(10),
	datab => \u2|bcd1_ist|Add13~0_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add14~3\,
	combout => \u2|bcd1_ist|Add14~4_combout\,
	cout => \u2|bcd1_ist|Add14~5\);

-- Location: LCCOMB_X25_Y14_N28
\u2|bcd1_ist|Add14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add14~6_combout\ = (\u2|bcd1_ist|rhexc\(11) & (!\u2|bcd1_ist|Add14~5\)) # (!\u2|bcd1_ist|rhexc\(11) & ((\u2|bcd1_ist|Add14~5\) # (GND)))
-- \u2|bcd1_ist|Add14~7\ = CARRY((!\u2|bcd1_ist|Add14~5\) # (!\u2|bcd1_ist|rhexc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|rhexc\(11),
	datad => VCC,
	cin => \u2|bcd1_ist|Add14~5\,
	combout => \u2|bcd1_ist|Add14~6_combout\,
	cout => \u2|bcd1_ist|Add14~7\);

-- Location: LCCOMB_X25_Y14_N30
\u2|bcd1_ist|Add14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add14~8_combout\ = !\u2|bcd1_ist|Add14~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd1_ist|Add14~7\,
	combout => \u2|bcd1_ist|Add14~8_combout\);

-- Location: LCCOMB_X24_Y14_N12
\u2|bcd1_ist|Add16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add16~0_combout\ = \u2|bcd1_ist|Add15~2_combout\ $ (VCC)
-- \u2|bcd1_ist|Add16~1\ = CARRY(\u2|bcd1_ist|Add15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add15~2_combout\,
	datad => VCC,
	combout => \u2|bcd1_ist|Add16~0_combout\,
	cout => \u2|bcd1_ist|Add16~1\);

-- Location: LCCOMB_X24_Y14_N16
\u2|bcd1_ist|Add16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add16~4_combout\ = (\u2|bcd1_ist|Add15~6_combout\ & (\u2|bcd1_ist|Add16~3\ $ (GND))) # (!\u2|bcd1_ist|Add15~6_combout\ & (!\u2|bcd1_ist|Add16~3\ & VCC))
-- \u2|bcd1_ist|Add16~5\ = CARRY((\u2|bcd1_ist|Add15~6_combout\ & !\u2|bcd1_ist|Add16~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|Add15~6_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add16~3\,
	combout => \u2|bcd1_ist|Add16~4_combout\,
	cout => \u2|bcd1_ist|Add16~5\);

-- Location: LCCOMB_X21_Y14_N20
\u2|bcd1_ist|Add18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add18~2_combout\ = (\u2|bcd1_ist|Add15~4_combout\ & (\u2|bcd1_ist|Add18~1\ & VCC)) # (!\u2|bcd1_ist|Add15~4_combout\ & (!\u2|bcd1_ist|Add18~1\))
-- \u2|bcd1_ist|Add18~3\ = CARRY((!\u2|bcd1_ist|Add15~4_combout\ & !\u2|bcd1_ist|Add18~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add15~4_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add18~1\,
	combout => \u2|bcd1_ist|Add18~2_combout\,
	cout => \u2|bcd1_ist|Add18~3\);

-- Location: LCCOMB_X21_Y14_N22
\u2|bcd1_ist|Add18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add18~4_combout\ = (\u2|bcd1_ist|Add15~6_combout\ & (\u2|bcd1_ist|Add18~3\ $ (GND))) # (!\u2|bcd1_ist|Add15~6_combout\ & (!\u2|bcd1_ist|Add18~3\ & VCC))
-- \u2|bcd1_ist|Add18~5\ = CARRY((\u2|bcd1_ist|Add15~6_combout\ & !\u2|bcd1_ist|Add18~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add15~6_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add18~3\,
	combout => \u2|bcd1_ist|Add18~4_combout\,
	cout => \u2|bcd1_ist|Add18~5\);

-- Location: LCCOMB_X22_Y14_N12
\u2|bcd1_ist|rese[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|rese[2]~8_combout\ = (\u2|bcd1_ist|rhexd\(18) & (\u2|bcd1_ist|rese[1]~7\ $ (GND))) # (!\u2|bcd1_ist|rhexd\(18) & (!\u2|bcd1_ist|rese[1]~7\ & VCC))
-- \u2|bcd1_ist|rese[2]~9\ = CARRY((\u2|bcd1_ist|rhexd\(18) & !\u2|bcd1_ist|rese[1]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|rhexd\(18),
	datad => VCC,
	cin => \u2|bcd1_ist|rese[1]~7\,
	combout => \u2|bcd1_ist|rese[2]~8_combout\,
	cout => \u2|bcd1_ist|rese[2]~9\);

-- Location: LCCOMB_X22_Y14_N14
\u2|bcd1_ist|rese[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|rese[3]~10_combout\ = \u2|bcd1_ist|rese[2]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd1_ist|rese[2]~9\,
	combout => \u2|bcd1_ist|rese[3]~10_combout\);

-- Location: LCCOMB_X23_Y12_N6
\u2|bcd2_ist|rese[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|rese[0]~4_combout\ = (\u2|bcd2_ist|addbcd4~28_combout\ & (\u2|bcd2_ist|rhexd\(13) $ (VCC))) # (!\u2|bcd2_ist|addbcd4~28_combout\ & (\u2|bcd2_ist|rhexd\(13) & VCC))
-- \u2|bcd2_ist|rese[0]~5\ = CARRY((\u2|bcd2_ist|addbcd4~28_combout\ & \u2|bcd2_ist|rhexd\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|addbcd4~28_combout\,
	datab => \u2|bcd2_ist|rhexd\(13),
	datad => VCC,
	combout => \u2|bcd2_ist|rese[0]~4_combout\,
	cout => \u2|bcd2_ist|rese[0]~5\);

-- Location: LCCOMB_X23_Y12_N8
\u2|bcd2_ist|rese[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|rese[1]~6_combout\ = (\u2|bcd2_ist|addbcd4~27_combout\ & ((\u2|bcd2_ist|rhexd\(17) & (\u2|bcd2_ist|rese[0]~5\ & VCC)) # (!\u2|bcd2_ist|rhexd\(17) & (!\u2|bcd2_ist|rese[0]~5\)))) # (!\u2|bcd2_ist|addbcd4~27_combout\ & ((\u2|bcd2_ist|rhexd\(17) 
-- & (!\u2|bcd2_ist|rese[0]~5\)) # (!\u2|bcd2_ist|rhexd\(17) & ((\u2|bcd2_ist|rese[0]~5\) # (GND)))))
-- \u2|bcd2_ist|rese[1]~7\ = CARRY((\u2|bcd2_ist|addbcd4~27_combout\ & (!\u2|bcd2_ist|rhexd\(17) & !\u2|bcd2_ist|rese[0]~5\)) # (!\u2|bcd2_ist|addbcd4~27_combout\ & ((!\u2|bcd2_ist|rese[0]~5\) # (!\u2|bcd2_ist|rhexd\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|addbcd4~27_combout\,
	datab => \u2|bcd2_ist|rhexd\(17),
	datad => VCC,
	cin => \u2|bcd2_ist|rese[0]~5\,
	combout => \u2|bcd2_ist|rese[1]~6_combout\,
	cout => \u2|bcd2_ist|rese[1]~7\);

-- Location: LCCOMB_X23_Y12_N10
\u2|bcd2_ist|rese[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|rese[2]~8_combout\ = (\u2|bcd2_ist|rhexd\(18) & (\u2|bcd2_ist|rese[1]~7\ $ (GND))) # (!\u2|bcd2_ist|rhexd\(18) & (!\u2|bcd2_ist|rese[1]~7\ & VCC))
-- \u2|bcd2_ist|rese[2]~9\ = CARRY((\u2|bcd2_ist|rhexd\(18) & !\u2|bcd2_ist|rese[1]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexd\(18),
	datad => VCC,
	cin => \u2|bcd2_ist|rese[1]~7\,
	combout => \u2|bcd2_ist|rese[2]~8_combout\,
	cout => \u2|bcd2_ist|rese[2]~9\);

-- Location: LCCOMB_X23_Y12_N12
\u2|bcd2_ist|rese[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|rese[3]~10_combout\ = \u2|bcd2_ist|rese[2]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd2_ist|rese[2]~9\,
	combout => \u2|bcd2_ist|rese[3]~10_combout\);

-- Location: LCCOMB_X21_Y13_N4
\u2|bcd8_ist|rese[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|rese[0]~4_combout\ = (\u2|bcd8_ist|rhexd\(13) & (\u2|bcd8_ist|addbcd4~33_combout\ $ (VCC))) # (!\u2|bcd8_ist|rhexd\(13) & (\u2|bcd8_ist|addbcd4~33_combout\ & VCC))
-- \u2|bcd8_ist|rese[0]~5\ = CARRY((\u2|bcd8_ist|rhexd\(13) & \u2|bcd8_ist|addbcd4~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhexd\(13),
	datab => \u2|bcd8_ist|addbcd4~33_combout\,
	datad => VCC,
	combout => \u2|bcd8_ist|rese[0]~4_combout\,
	cout => \u2|bcd8_ist|rese[0]~5\);

-- Location: LCCOMB_X21_Y13_N6
\u2|bcd8_ist|rese[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|rese[1]~6_combout\ = (\u2|bcd8_ist|rhexd\(17) & ((\u2|bcd8_ist|addbcd4~32_combout\ & (\u2|bcd8_ist|rese[0]~5\ & VCC)) # (!\u2|bcd8_ist|addbcd4~32_combout\ & (!\u2|bcd8_ist|rese[0]~5\)))) # (!\u2|bcd8_ist|rhexd\(17) & 
-- ((\u2|bcd8_ist|addbcd4~32_combout\ & (!\u2|bcd8_ist|rese[0]~5\)) # (!\u2|bcd8_ist|addbcd4~32_combout\ & ((\u2|bcd8_ist|rese[0]~5\) # (GND)))))
-- \u2|bcd8_ist|rese[1]~7\ = CARRY((\u2|bcd8_ist|rhexd\(17) & (!\u2|bcd8_ist|addbcd4~32_combout\ & !\u2|bcd8_ist|rese[0]~5\)) # (!\u2|bcd8_ist|rhexd\(17) & ((!\u2|bcd8_ist|rese[0]~5\) # (!\u2|bcd8_ist|addbcd4~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhexd\(17),
	datab => \u2|bcd8_ist|addbcd4~32_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|rese[0]~5\,
	combout => \u2|bcd8_ist|rese[1]~6_combout\,
	cout => \u2|bcd8_ist|rese[1]~7\);

-- Location: LCCOMB_X21_Y13_N8
\u2|bcd8_ist|rese[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|rese[2]~8_combout\ = (\u2|bcd8_ist|rhexd\(18) & (\u2|bcd8_ist|rese[1]~7\ $ (GND))) # (!\u2|bcd8_ist|rhexd\(18) & (!\u2|bcd8_ist|rese[1]~7\ & VCC))
-- \u2|bcd8_ist|rese[2]~9\ = CARRY((\u2|bcd8_ist|rhexd\(18) & !\u2|bcd8_ist|rese[1]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|rhexd\(18),
	datad => VCC,
	cin => \u2|bcd8_ist|rese[1]~7\,
	combout => \u2|bcd8_ist|rese[2]~8_combout\,
	cout => \u2|bcd8_ist|rese[2]~9\);

-- Location: LCCOMB_X21_Y13_N10
\u2|bcd8_ist|rese[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|rese[3]~10_combout\ = \u2|bcd8_ist|rese[2]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd8_ist|rese[2]~9\,
	combout => \u2|bcd8_ist|rese[3]~10_combout\);

-- Location: M9K_X15_Y11_N0
\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "volt_cal:u2|altshift_taps:ch8_vol_rtl_0|shift_taps_a6m:auto_generated|altsyncram_vk31:altsyncram4|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 2,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 3,
	port_a_logical_ram_depth => 3,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 2,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 3,
	port_b_logical_ram_depth => 3,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => GND,
	portadatain => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTADATAIN_bus\,
	portaaddr => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTAADDR_bus\,
	portbaddr => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\);

-- Location: FF_X26_Y5_N27
\u2|ch1_data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_data_reg\(18));

-- Location: FF_X17_Y3_N25
\u2|ch2_data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_data_reg\(17));

-- Location: LCCOMB_X24_Y19_N8
\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u2|Mult4|mult_core|romout[0][12]~combout\ $ (\u2|Mult4|mult_core|romout[1][8]~combout\ $ (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u2|Mult4|mult_core|romout[0][12]~combout\ & ((\u2|Mult4|mult_core|romout[1][8]~combout\) # (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\u2|Mult4|mult_core|romout[0][12]~combout\ & (\u2|Mult4|mult_core|romout[1][8]~combout\ & !\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[0][12]~combout\,
	datab => \u2|Mult4|mult_core|romout[1][8]~combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X24_Y19_N20
\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\u2|ch5_reg\(4) $ (\u2|Mult4|mult_core|romout[0][18]~combout\ $ (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u2|ch5_reg\(4) & ((\u2|Mult4|mult_core|romout[0][18]~combout\) # (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # (!\u2|ch5_reg\(4) & 
-- (\u2|Mult4|mult_core|romout[0][18]~combout\ & !\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(4),
	datab => \u2|Mult4|mult_core|romout[0][18]~combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X23_Y17_N0
\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u2|Mult4|mult_core|romout[2][8]~14_combout\ & (\u2|ch5_reg\(12) $ (VCC))) # (!\u2|Mult4|mult_core|romout[2][8]~14_combout\ & (\u2|ch5_reg\(12) & VCC))
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u2|Mult4|mult_core|romout[2][8]~14_combout\ & \u2|ch5_reg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[2][8]~14_combout\,
	datab => \u2|ch5_reg\(12),
	datad => VCC,
	combout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X23_Y17_N2
\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u2|Mult4|mult_core|romout[2][9]~13_combout\ & ((\u2|ch5_reg\(13) & (\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # (!\u2|ch5_reg\(13) & 
-- (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u2|Mult4|mult_core|romout[2][9]~13_combout\ & ((\u2|ch5_reg\(13) & (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u2|ch5_reg\(13) & 
-- ((\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u2|Mult4|mult_core|romout[2][9]~13_combout\ & (!\u2|ch5_reg\(13) & !\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u2|Mult4|mult_core|romout[2][9]~13_combout\ & 
-- ((!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u2|ch5_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[2][9]~13_combout\,
	datab => \u2|ch5_reg\(13),
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X14_Y12_N12
\u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout\ = (\u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & (!\u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1\)) # 
-- (!\u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & ((\u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1\) # (GND)))
-- \u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3\ = CARRY((!\u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1\) # (!\u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	datad => VCC,
	cin => \u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1\,
	combout => \u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout\,
	cout => \u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3\);

-- Location: LCCOMB_X10_Y3_N8
\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u2|Mult6|mult_core|romout[0][12]~combout\ $ (\u2|Mult6|mult_core|romout[1][8]~combout\ $ (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u2|Mult6|mult_core|romout[0][12]~combout\ & ((\u2|Mult6|mult_core|romout[1][8]~combout\) # (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\u2|Mult6|mult_core|romout[0][12]~combout\ & (\u2|Mult6|mult_core|romout[1][8]~combout\ & !\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[0][12]~combout\,
	datab => \u2|Mult6|mult_core|romout[1][8]~combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X10_Y3_N10
\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u2|Mult6|mult_core|romout[0][13]~6_combout\ & ((\u2|Mult6|mult_core|romout[1][9]~5_combout\ & (\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u2|Mult6|mult_core|romout[1][9]~5_combout\ & (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u2|Mult6|mult_core|romout[0][13]~6_combout\ & ((\u2|Mult6|mult_core|romout[1][9]~5_combout\ & 
-- (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u2|Mult6|mult_core|romout[1][9]~5_combout\ & ((\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u2|Mult6|mult_core|romout[0][13]~6_combout\ & (!\u2|Mult6|mult_core|romout[1][9]~5_combout\ & !\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult6|mult_core|romout[0][13]~6_combout\ & ((!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u2|Mult6|mult_core|romout[1][9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[0][13]~6_combout\,
	datab => \u2|Mult6|mult_core|romout[1][9]~5_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X10_Y3_N12
\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u2|Mult6|mult_core|romout[1][10]~4_combout\ $ (\u2|ch7_reg\(0) $ (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u2|Mult6|mult_core|romout[1][10]~4_combout\ & ((\u2|ch7_reg\(0)) # (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # (!\u2|Mult6|mult_core|romout[1][10]~4_combout\ & 
-- (\u2|ch7_reg\(0) & !\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[1][10]~4_combout\,
	datab => \u2|ch7_reg\(0),
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X10_Y3_N14
\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u2|Mult6|mult_core|romout[0][15]~3_combout\ & ((\u2|Mult6|mult_core|romout[1][11]~combout\ & (\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u2|Mult6|mult_core|romout[1][11]~combout\ & (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u2|Mult6|mult_core|romout[0][15]~3_combout\ & ((\u2|Mult6|mult_core|romout[1][11]~combout\ & 
-- (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u2|Mult6|mult_core|romout[1][11]~combout\ & ((\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u2|Mult6|mult_core|romout[0][15]~3_combout\ & (!\u2|Mult6|mult_core|romout[1][11]~combout\ & !\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult6|mult_core|romout[0][15]~3_combout\ & ((!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u2|Mult6|mult_core|romout[1][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[0][15]~3_combout\,
	datab => \u2|Mult6|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X10_Y3_N16
\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u2|Mult6|mult_core|romout[1][12]~combout\ $ (\u2|Mult6|mult_core|romout[0][16]~2_combout\ $ (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u2|Mult6|mult_core|romout[1][12]~combout\ & ((\u2|Mult6|mult_core|romout[0][16]~2_combout\) # (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u2|Mult6|mult_core|romout[1][12]~combout\ & (\u2|Mult6|mult_core|romout[0][16]~2_combout\ & !\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[1][12]~combout\,
	datab => \u2|Mult6|mult_core|romout[0][16]~2_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X11_Y4_N4
\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u2|Mult6|mult_core|romout[2][9]~13_combout\ & ((\u2|ch7_reg\(13) & (\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # (!\u2|ch7_reg\(13) & 
-- (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u2|Mult6|mult_core|romout[2][9]~13_combout\ & ((\u2|ch7_reg\(13) & (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u2|ch7_reg\(13) & 
-- ((\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u2|Mult6|mult_core|romout[2][9]~13_combout\ & (!\u2|ch7_reg\(13) & !\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u2|Mult6|mult_core|romout[2][9]~13_combout\ & 
-- ((!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u2|ch7_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[2][9]~13_combout\,
	datab => \u2|ch7_reg\(13),
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X11_Y4_N6
\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u2|Mult6|mult_core|romout[3][6]~12_combout\ $ (\u2|Mult6|mult_core|romout[2][10]~combout\ $ (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u2|Mult6|mult_core|romout[3][6]~12_combout\ & ((\u2|Mult6|mult_core|romout[2][10]~combout\) # (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u2|Mult6|mult_core|romout[3][6]~12_combout\ & (\u2|Mult6|mult_core|romout[2][10]~combout\ & !\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[3][6]~12_combout\,
	datab => \u2|Mult6|mult_core|romout[2][10]~combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X24_Y16_N12
\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u2|Mult5|mult_core|romout[1][10]~4_combout\ $ (\u2|ch6_reg\(0) $ (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u2|Mult5|mult_core|romout[1][10]~4_combout\ & ((\u2|ch6_reg\(0)) # (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # (!\u2|Mult5|mult_core|romout[1][10]~4_combout\ & 
-- (\u2|ch6_reg\(0) & !\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[1][10]~4_combout\,
	datab => \u2|ch6_reg\(0),
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X24_Y16_N18
\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u2|Mult5|mult_core|romout[1][13]~0_combout\ & ((\u2|Mult5|mult_core|romout[0][17]~1_combout\ & (\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u2|Mult5|mult_core|romout[0][17]~1_combout\ & (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u2|Mult5|mult_core|romout[1][13]~0_combout\ & ((\u2|Mult5|mult_core|romout[0][17]~1_combout\ & 
-- (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u2|Mult5|mult_core|romout[0][17]~1_combout\ & ((\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u2|Mult5|mult_core|romout[1][13]~0_combout\ & (!\u2|Mult5|mult_core|romout[0][17]~1_combout\ & !\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult5|mult_core|romout[1][13]~0_combout\ & ((!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u2|Mult5|mult_core|romout[0][17]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[1][13]~0_combout\,
	datab => \u2|Mult5|mult_core|romout[0][17]~1_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X24_Y16_N20
\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\u2|ch6_reg\(4) $ (\u2|Mult5|mult_core|romout[0][18]~combout\ $ (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u2|ch6_reg\(4) & ((\u2|Mult5|mult_core|romout[0][18]~combout\) # (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # (!\u2|ch6_reg\(4) & 
-- (\u2|Mult5|mult_core|romout[0][18]~combout\ & !\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(4),
	datab => \u2|Mult5|mult_core|romout[0][18]~combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X26_Y15_N0
\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u2|ch6_reg\(12) & (\u2|Mult5|mult_core|romout[2][8]~14_combout\ $ (VCC))) # (!\u2|ch6_reg\(12) & (\u2|Mult5|mult_core|romout[2][8]~14_combout\ & VCC))
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u2|ch6_reg\(12) & \u2|Mult5|mult_core|romout[2][8]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(12),
	datab => \u2|Mult5|mult_core|romout[2][8]~14_combout\,
	datad => VCC,
	combout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X12_Y17_N10
\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u2|Mult7|mult_core|romout[0][13]~6_combout\ & ((\u2|Mult7|mult_core|romout[1][9]~5_combout\ & (\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u2|Mult7|mult_core|romout[1][9]~5_combout\ & (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u2|Mult7|mult_core|romout[0][13]~6_combout\ & ((\u2|Mult7|mult_core|romout[1][9]~5_combout\ & 
-- (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u2|Mult7|mult_core|romout[1][9]~5_combout\ & ((\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u2|Mult7|mult_core|romout[0][13]~6_combout\ & (!\u2|Mult7|mult_core|romout[1][9]~5_combout\ & !\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult7|mult_core|romout[0][13]~6_combout\ & ((!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u2|Mult7|mult_core|romout[1][9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[0][13]~6_combout\,
	datab => \u2|Mult7|mult_core|romout[1][9]~5_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X12_Y17_N18
\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u2|Mult7|mult_core|romout[1][13]~0_combout\ & ((\u2|Mult7|mult_core|romout[0][17]~1_combout\ & (\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u2|Mult7|mult_core|romout[0][17]~1_combout\ & (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u2|Mult7|mult_core|romout[1][13]~0_combout\ & ((\u2|Mult7|mult_core|romout[0][17]~1_combout\ & 
-- (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u2|Mult7|mult_core|romout[0][17]~1_combout\ & ((\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u2|Mult7|mult_core|romout[1][13]~0_combout\ & (!\u2|Mult7|mult_core|romout[0][17]~1_combout\ & !\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult7|mult_core|romout[1][13]~0_combout\ & ((!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u2|Mult7|mult_core|romout[0][17]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[1][13]~0_combout\,
	datab => \u2|Mult7|mult_core|romout[0][17]~1_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X12_Y17_N20
\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\u2|ch8_reg\(4) $ (\u2|Mult7|mult_core|romout[0][18]~combout\ $ (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u2|ch8_reg\(4) & ((\u2|Mult7|mult_core|romout[0][18]~combout\) # (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # (!\u2|ch8_reg\(4) & 
-- (\u2|Mult7|mult_core|romout[0][18]~combout\ & !\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(4),
	datab => \u2|Mult7|mult_core|romout[0][18]~combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X13_Y14_N2
\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u2|Mult7|mult_core|romout[2][8]~14_combout\ & (\u2|ch8_reg\(12) $ (VCC))) # (!\u2|Mult7|mult_core|romout[2][8]~14_combout\ & (\u2|ch8_reg\(12) & VCC))
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u2|Mult7|mult_core|romout[2][8]~14_combout\ & \u2|ch8_reg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[2][8]~14_combout\,
	datab => \u2|ch8_reg\(12),
	datad => VCC,
	combout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X22_Y5_N8
\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u2|Mult3|mult_core|romout[0][12]~combout\ $ (\u2|Mult3|mult_core|romout[1][8]~combout\ $ (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u2|Mult3|mult_core|romout[0][12]~combout\ & ((\u2|Mult3|mult_core|romout[1][8]~combout\) # (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\u2|Mult3|mult_core|romout[0][12]~combout\ & (\u2|Mult3|mult_core|romout[1][8]~combout\ & !\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[0][12]~combout\,
	datab => \u2|Mult3|mult_core|romout[1][8]~combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X22_Y5_N12
\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u2|ch4_reg\(0) $ (\u2|Mult3|mult_core|romout[1][10]~4_combout\ $ (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u2|ch4_reg\(0) & ((\u2|Mult3|mult_core|romout[1][10]~4_combout\) # (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # (!\u2|ch4_reg\(0) & 
-- (\u2|Mult3|mult_core|romout[1][10]~4_combout\ & !\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(0),
	datab => \u2|Mult3|mult_core|romout[1][10]~4_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X22_Y5_N14
\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u2|Mult3|mult_core|romout[0][15]~3_combout\ & ((\u2|Mult3|mult_core|romout[1][11]~combout\ & (\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u2|Mult3|mult_core|romout[1][11]~combout\ & (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u2|Mult3|mult_core|romout[0][15]~3_combout\ & ((\u2|Mult3|mult_core|romout[1][11]~combout\ & 
-- (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u2|Mult3|mult_core|romout[1][11]~combout\ & ((\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u2|Mult3|mult_core|romout[0][15]~3_combout\ & (!\u2|Mult3|mult_core|romout[1][11]~combout\ & !\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult3|mult_core|romout[0][15]~3_combout\ & ((!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u2|Mult3|mult_core|romout[1][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[0][15]~3_combout\,
	datab => \u2|Mult3|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X22_Y5_N16
\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u2|Mult3|mult_core|romout[0][16]~2_combout\ $ (\u2|Mult3|mult_core|romout[1][12]~combout\ $ (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u2|Mult3|mult_core|romout[0][16]~2_combout\ & ((\u2|Mult3|mult_core|romout[1][12]~combout\) # (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u2|Mult3|mult_core|romout[0][16]~2_combout\ & (\u2|Mult3|mult_core|romout[1][12]~combout\ & !\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[0][16]~2_combout\,
	datab => \u2|Mult3|mult_core|romout[1][12]~combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X22_Y5_N20
\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\u2|ch4_reg\(4) $ (\u2|Mult3|mult_core|romout[0][18]~combout\ $ (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u2|ch4_reg\(4) & ((\u2|Mult3|mult_core|romout[0][18]~combout\) # (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # (!\u2|ch4_reg\(4) & 
-- (\u2|Mult3|mult_core|romout[0][18]~combout\ & !\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(4),
	datab => \u2|Mult3|mult_core|romout[0][18]~combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X21_Y3_N2
\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u2|Mult3|mult_core|romout[2][9]~13_combout\ & ((\u2|ch4_reg\(13) & (\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # (!\u2|ch4_reg\(13) & 
-- (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u2|Mult3|mult_core|romout[2][9]~13_combout\ & ((\u2|ch4_reg\(13) & (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u2|ch4_reg\(13) & 
-- ((\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u2|Mult3|mult_core|romout[2][9]~13_combout\ & (!\u2|ch4_reg\(13) & !\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u2|Mult3|mult_core|romout[2][9]~13_combout\ & 
-- ((!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u2|ch4_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[2][9]~13_combout\,
	datab => \u2|ch4_reg\(13),
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X25_Y5_N10
\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u2|Mult0|mult_core|romout[1][9]~4_combout\ & ((\u2|Mult0|mult_core|romout[0][13]~5_combout\ & (\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u2|Mult0|mult_core|romout[0][13]~5_combout\ & (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u2|Mult0|mult_core|romout[1][9]~4_combout\ & ((\u2|Mult0|mult_core|romout[0][13]~5_combout\ & 
-- (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u2|Mult0|mult_core|romout[0][13]~5_combout\ & ((\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u2|Mult0|mult_core|romout[1][9]~4_combout\ & (!\u2|Mult0|mult_core|romout[0][13]~5_combout\ & !\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult0|mult_core|romout[1][9]~4_combout\ & ((!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u2|Mult0|mult_core|romout[0][13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[1][9]~4_combout\,
	datab => \u2|Mult0|mult_core|romout[0][13]~5_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X25_Y5_N12
\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u2|ch1_reg\(0) $ (\u2|Mult0|mult_core|romout[1][10]~3_combout\ $ (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u2|ch1_reg\(0) & ((\u2|Mult0|mult_core|romout[1][10]~3_combout\) # (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # (!\u2|ch1_reg\(0) & 
-- (\u2|Mult0|mult_core|romout[1][10]~3_combout\ & !\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(0),
	datab => \u2|Mult0|mult_core|romout[1][10]~3_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X25_Y5_N14
\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u2|Mult0|mult_core|romout[1][11]~1_combout\ & ((\u2|Mult0|mult_core|romout[0][15]~2_combout\ & (\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u2|Mult0|mult_core|romout[0][15]~2_combout\ & (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u2|Mult0|mult_core|romout[1][11]~1_combout\ & ((\u2|Mult0|mult_core|romout[0][15]~2_combout\ & 
-- (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u2|Mult0|mult_core|romout[0][15]~2_combout\ & ((\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u2|Mult0|mult_core|romout[1][11]~1_combout\ & (!\u2|Mult0|mult_core|romout[0][15]~2_combout\ & !\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult0|mult_core|romout[1][11]~1_combout\ & ((!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u2|Mult0|mult_core|romout[0][15]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[1][11]~1_combout\,
	datab => \u2|Mult0|mult_core|romout[0][15]~2_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X25_Y5_N16
\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u2|Mult0|mult_core|romout[0][16]~combout\ $ (\u2|Mult0|mult_core|romout[1][12]~combout\ $ (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u2|Mult0|mult_core|romout[0][16]~combout\ & ((\u2|Mult0|mult_core|romout[1][12]~combout\) # (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u2|Mult0|mult_core|romout[0][16]~combout\ & (\u2|Mult0|mult_core|romout[1][12]~combout\ & !\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[0][16]~combout\,
	datab => \u2|Mult0|mult_core|romout[1][12]~combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X26_Y3_N4
\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u2|Mult0|mult_core|romout[2][9]~combout\ & ((\u2|ch1_reg\(13) & (\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # (!\u2|ch1_reg\(13) & 
-- (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u2|Mult0|mult_core|romout[2][9]~combout\ & ((\u2|ch1_reg\(13) & (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u2|ch1_reg\(13) & 
-- ((\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u2|Mult0|mult_core|romout[2][9]~combout\ & (!\u2|ch1_reg\(13) & !\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u2|Mult0|mult_core|romout[2][9]~combout\ & 
-- ((!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u2|ch1_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[2][9]~combout\,
	datab => \u2|ch1_reg\(13),
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X26_Y3_N6
\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u2|Mult0|mult_core|romout[3][6]~9_combout\ $ (\u2|Mult0|mult_core|romout[2][10]~combout\ $ (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u2|Mult0|mult_core|romout[3][6]~9_combout\ & ((\u2|Mult0|mult_core|romout[2][10]~combout\) # (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u2|Mult0|mult_core|romout[3][6]~9_combout\ & (\u2|Mult0|mult_core|romout[2][10]~combout\ & !\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[3][6]~9_combout\,
	datab => \u2|Mult0|mult_core|romout[2][10]~combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X26_Y5_N26
\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ (\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & ((\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & (\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datab => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X11_Y9_N8
\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u2|Mult2|mult_core|romout[1][8]~8_combout\ $ (\u2|Mult2|mult_core|romout[0][12]~combout\ $ (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u2|Mult2|mult_core|romout[1][8]~8_combout\ & ((\u2|Mult2|mult_core|romout[0][12]~combout\) # (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\u2|Mult2|mult_core|romout[1][8]~8_combout\ & (\u2|Mult2|mult_core|romout[0][12]~combout\ & !\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|romout[1][8]~8_combout\,
	datab => \u2|Mult2|mult_core|romout[0][12]~combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X11_Y9_N14
\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u2|Mult2|mult_core|romout[0][15]~4_combout\ & ((\u2|Mult2|mult_core|romout[1][11]~3_combout\ & (\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u2|Mult2|mult_core|romout[1][11]~3_combout\ & (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u2|Mult2|mult_core|romout[0][15]~4_combout\ & ((\u2|Mult2|mult_core|romout[1][11]~3_combout\ & 
-- (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u2|Mult2|mult_core|romout[1][11]~3_combout\ & ((\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u2|Mult2|mult_core|romout[0][15]~4_combout\ & (!\u2|Mult2|mult_core|romout[1][11]~3_combout\ & !\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult2|mult_core|romout[0][15]~4_combout\ & ((!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u2|Mult2|mult_core|romout[1][11]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|romout[0][15]~4_combout\,
	datab => \u2|Mult2|mult_core|romout[1][11]~3_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X11_Y9_N20
\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\u2|ch3_reg\(4) $ (\u2|Mult2|mult_core|romout[0][18]~combout\ $ (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u2|ch3_reg\(4) & ((\u2|Mult2|mult_core|romout[0][18]~combout\) # (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # (!\u2|ch3_reg\(4) & 
-- (\u2|Mult2|mult_core|romout[0][18]~combout\ & !\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(4),
	datab => \u2|Mult2|mult_core|romout[0][18]~combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X7_Y9_N0
\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u2|ch3_reg\(12) & (\u2|Mult2|mult_core|romout[2][8]~combout\ $ (VCC))) # (!\u2|ch3_reg\(12) & (\u2|Mult2|mult_core|romout[2][8]~combout\ & VCC))
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u2|ch3_reg\(12) & \u2|Mult2|mult_core|romout[2][8]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(12),
	datab => \u2|Mult2|mult_core|romout[2][8]~combout\,
	datad => VCC,
	combout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X7_Y9_N2
\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u2|Mult2|mult_core|romout[2][9]~combout\ & ((\u2|ch3_reg\(13) & (\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # (!\u2|ch3_reg\(13) & 
-- (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u2|Mult2|mult_core|romout[2][9]~combout\ & ((\u2|ch3_reg\(13) & (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u2|ch3_reg\(13) & 
-- ((\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u2|Mult2|mult_core|romout[2][9]~combout\ & (!\u2|ch3_reg\(13) & !\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u2|Mult2|mult_core|romout[2][9]~combout\ & 
-- ((!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u2|ch3_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|romout[2][9]~combout\,
	datab => \u2|ch3_reg\(13),
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X16_Y4_N12
\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u2|ch2_reg\(0) $ (\u2|Mult1|mult_core|romout[1][10]~3_combout\ $ (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u2|ch2_reg\(0) & ((\u2|Mult1|mult_core|romout[1][10]~3_combout\) # (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # (!\u2|ch2_reg\(0) & 
-- (\u2|Mult1|mult_core|romout[1][10]~3_combout\ & !\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(0),
	datab => \u2|Mult1|mult_core|romout[1][10]~3_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X16_Y4_N14
\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u2|Mult1|mult_core|romout[0][15]~2_combout\ & ((\u2|Mult1|mult_core|romout[1][11]~1_combout\ & (\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u2|Mult1|mult_core|romout[1][11]~1_combout\ & (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u2|Mult1|mult_core|romout[0][15]~2_combout\ & ((\u2|Mult1|mult_core|romout[1][11]~1_combout\ & 
-- (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u2|Mult1|mult_core|romout[1][11]~1_combout\ & ((\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u2|Mult1|mult_core|romout[0][15]~2_combout\ & (!\u2|Mult1|mult_core|romout[1][11]~1_combout\ & !\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult1|mult_core|romout[0][15]~2_combout\ & ((!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u2|Mult1|mult_core|romout[1][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|romout[0][15]~2_combout\,
	datab => \u2|Mult1|mult_core|romout[1][11]~1_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X16_Y4_N20
\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\u2|Mult1|mult_core|romout[0][18]~combout\ $ (\u2|ch2_reg\(4) $ (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u2|Mult1|mult_core|romout[0][18]~combout\ & ((\u2|ch2_reg\(4)) # (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # (!\u2|Mult1|mult_core|romout[0][18]~combout\ & 
-- (\u2|ch2_reg\(4) & !\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|romout[0][18]~combout\,
	datab => \u2|ch2_reg\(4),
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X18_Y2_N0
\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u2|ch2_reg\(12) & (\u2|Mult1|mult_core|romout[2][8]~combout\ $ (VCC))) # (!\u2|ch2_reg\(12) & (\u2|Mult1|mult_core|romout[2][8]~combout\ & VCC))
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u2|ch2_reg\(12) & \u2|Mult1|mult_core|romout[2][8]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(12),
	datab => \u2|Mult1|mult_core|romout[2][8]~combout\,
	datad => VCC,
	combout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X18_Y2_N2
\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u2|ch2_reg\(13) & ((\u2|Mult1|mult_core|romout[2][9]~combout\ & (\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # (!\u2|Mult1|mult_core|romout[2][9]~combout\ & 
-- (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u2|ch2_reg\(13) & ((\u2|Mult1|mult_core|romout[2][9]~combout\ & (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u2|Mult1|mult_core|romout[2][9]~combout\ & 
-- ((\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u2|ch2_reg\(13) & (!\u2|Mult1|mult_core|romout[2][9]~combout\ & !\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u2|ch2_reg\(13) & 
-- ((!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u2|Mult1|mult_core|romout[2][9]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(13),
	datab => \u2|Mult1|mult_core|romout[2][9]~combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X17_Y3_N24
\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: FF_X23_Y18_N3
\u2|ch5_data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_data_reg\(22));

-- Location: LCCOMB_X21_Y17_N4
\u2|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add4~4_combout\ = (\u1|ad_ch5\(2) & (!\u2|Add4~3\ & VCC)) # (!\u1|ad_ch5\(2) & (\u2|Add4~3\ $ (GND)))
-- \u2|Add4~5\ = CARRY((!\u1|ad_ch5\(2) & !\u2|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch5\(2),
	datad => VCC,
	cin => \u2|Add4~3\,
	combout => \u2|Add4~4_combout\,
	cout => \u2|Add4~5\);

-- Location: LCCOMB_X21_Y17_N6
\u2|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add4~6_combout\ = (\u1|ad_ch5\(3) & ((\u2|Add4~5\) # (GND))) # (!\u1|ad_ch5\(3) & (!\u2|Add4~5\))
-- \u2|Add4~7\ = CARRY((\u1|ad_ch5\(3)) # (!\u2|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch5\(3),
	datad => VCC,
	cin => \u2|Add4~5\,
	combout => \u2|Add4~6_combout\,
	cout => \u2|Add4~7\);

-- Location: LCCOMB_X21_Y17_N8
\u2|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add4~8_combout\ = (\u1|ad_ch5\(4) & (!\u2|Add4~7\ & VCC)) # (!\u1|ad_ch5\(4) & (\u2|Add4~7\ $ (GND)))
-- \u2|Add4~9\ = CARRY((!\u1|ad_ch5\(4) & !\u2|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch5\(4),
	datad => VCC,
	cin => \u2|Add4~7\,
	combout => \u2|Add4~8_combout\,
	cout => \u2|Add4~9\);

-- Location: LCCOMB_X21_Y17_N10
\u2|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add4~10_combout\ = (\u1|ad_ch5\(5) & ((\u2|Add4~9\) # (GND))) # (!\u1|ad_ch5\(5) & (!\u2|Add4~9\))
-- \u2|Add4~11\ = CARRY((\u1|ad_ch5\(5)) # (!\u2|Add4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch5\(5),
	datad => VCC,
	cin => \u2|Add4~9\,
	combout => \u2|Add4~10_combout\,
	cout => \u2|Add4~11\);

-- Location: LCCOMB_X21_Y17_N14
\u2|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add4~14_combout\ = (\u1|ad_ch5\(7) & ((\u2|Add4~13\) # (GND))) # (!\u1|ad_ch5\(7) & (!\u2|Add4~13\))
-- \u2|Add4~15\ = CARRY((\u1|ad_ch5\(7)) # (!\u2|Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch5\(7),
	datad => VCC,
	cin => \u2|Add4~13\,
	combout => \u2|Add4~14_combout\,
	cout => \u2|Add4~15\);

-- Location: LCCOMB_X21_Y17_N16
\u2|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add4~16_combout\ = (\u1|ad_ch5\(8) & (!\u2|Add4~15\ & VCC)) # (!\u1|ad_ch5\(8) & (\u2|Add4~15\ $ (GND)))
-- \u2|Add4~17\ = CARRY((!\u1|ad_ch5\(8) & !\u2|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch5\(8),
	datad => VCC,
	cin => \u2|Add4~15\,
	combout => \u2|Add4~16_combout\,
	cout => \u2|Add4~17\);

-- Location: LCCOMB_X21_Y17_N18
\u2|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add4~18_combout\ = (\u1|ad_ch5\(9) & ((\u2|Add4~17\) # (GND))) # (!\u1|ad_ch5\(9) & (!\u2|Add4~17\))
-- \u2|Add4~19\ = CARRY((\u1|ad_ch5\(9)) # (!\u2|Add4~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch5\(9),
	datad => VCC,
	cin => \u2|Add4~17\,
	combout => \u2|Add4~18_combout\,
	cout => \u2|Add4~19\);

-- Location: LCCOMB_X21_Y17_N20
\u2|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add4~20_combout\ = (\u1|ad_ch5\(10) & (!\u2|Add4~19\ & VCC)) # (!\u1|ad_ch5\(10) & (\u2|Add4~19\ $ (GND)))
-- \u2|Add4~21\ = CARRY((!\u1|ad_ch5\(10) & !\u2|Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch5\(10),
	datad => VCC,
	cin => \u2|Add4~19\,
	combout => \u2|Add4~20_combout\,
	cout => \u2|Add4~21\);

-- Location: LCCOMB_X21_Y17_N24
\u2|Add4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add4~24_combout\ = (\u1|ad_ch5\(12) & (!\u2|Add4~23\ & VCC)) # (!\u1|ad_ch5\(12) & (\u2|Add4~23\ $ (GND)))
-- \u2|Add4~25\ = CARRY((!\u1|ad_ch5\(12) & !\u2|Add4~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch5\(12),
	datad => VCC,
	cin => \u2|Add4~23\,
	combout => \u2|Add4~24_combout\,
	cout => \u2|Add4~25\);

-- Location: LCCOMB_X21_Y17_N26
\u2|Add4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add4~26_combout\ = (\u1|ad_ch5\(13) & ((\u2|Add4~25\) # (GND))) # (!\u1|ad_ch5\(13) & (!\u2|Add4~25\))
-- \u2|Add4~27\ = CARRY((\u1|ad_ch5\(13)) # (!\u2|Add4~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch5\(13),
	datad => VCC,
	cin => \u2|Add4~25\,
	combout => \u2|Add4~26_combout\,
	cout => \u2|Add4~27\);

-- Location: LCCOMB_X21_Y17_N28
\u2|Add4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add4~28_combout\ = (\u1|ad_ch5\(14) & (!\u2|Add4~27\ & VCC)) # (!\u1|ad_ch5\(14) & (\u2|Add4~27\ $ (GND)))
-- \u2|Add4~29\ = CARRY((!\u1|ad_ch5\(14) & !\u2|Add4~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch5\(14),
	datad => VCC,
	cin => \u2|Add4~27\,
	combout => \u2|Add4~28_combout\,
	cout => \u2|Add4~29\);

-- Location: FF_X11_Y2_N7
\u2|ch7_data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_data_reg\(24));

-- Location: FF_X11_Y2_N3
\u2|ch7_data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_data_reg\(22));

-- Location: LCCOMB_X13_Y4_N6
\u2|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add6~6_combout\ = (\u1|ad_ch7\(3) & ((\u2|Add6~5\) # (GND))) # (!\u1|ad_ch7\(3) & (!\u2|Add6~5\))
-- \u2|Add6~7\ = CARRY((\u1|ad_ch7\(3)) # (!\u2|Add6~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch7\(3),
	datad => VCC,
	cin => \u2|Add6~5\,
	combout => \u2|Add6~6_combout\,
	cout => \u2|Add6~7\);

-- Location: LCCOMB_X13_Y4_N8
\u2|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add6~8_combout\ = (\u1|ad_ch7\(4) & (!\u2|Add6~7\ & VCC)) # (!\u1|ad_ch7\(4) & (\u2|Add6~7\ $ (GND)))
-- \u2|Add6~9\ = CARRY((!\u1|ad_ch7\(4) & !\u2|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch7\(4),
	datad => VCC,
	cin => \u2|Add6~7\,
	combout => \u2|Add6~8_combout\,
	cout => \u2|Add6~9\);

-- Location: LCCOMB_X13_Y4_N14
\u2|Add6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add6~14_combout\ = (\u1|ad_ch7\(7) & ((\u2|Add6~13\) # (GND))) # (!\u1|ad_ch7\(7) & (!\u2|Add6~13\))
-- \u2|Add6~15\ = CARRY((\u1|ad_ch7\(7)) # (!\u2|Add6~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch7\(7),
	datad => VCC,
	cin => \u2|Add6~13\,
	combout => \u2|Add6~14_combout\,
	cout => \u2|Add6~15\);

-- Location: LCCOMB_X13_Y4_N22
\u2|Add6~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add6~22_combout\ = (\u1|ad_ch7\(11) & ((\u2|Add6~21\) # (GND))) # (!\u1|ad_ch7\(11) & (!\u2|Add6~21\))
-- \u2|Add6~23\ = CARRY((\u1|ad_ch7\(11)) # (!\u2|Add6~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch7\(11),
	datad => VCC,
	cin => \u2|Add6~21\,
	combout => \u2|Add6~22_combout\,
	cout => \u2|Add6~23\);

-- Location: FF_X28_Y15_N11
\u2|ch6_data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_data_reg\(26));

-- Location: FF_X28_Y16_N31
\u2|ch6_data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_data_reg\(20));

-- Location: LCCOMB_X24_Y15_N6
\u2|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add5~6_combout\ = (\u1|ad_ch6\(3) & ((\u2|Add5~5\) # (GND))) # (!\u1|ad_ch6\(3) & (!\u2|Add5~5\))
-- \u2|Add5~7\ = CARRY((\u1|ad_ch6\(3)) # (!\u2|Add5~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch6\(3),
	datad => VCC,
	cin => \u2|Add5~5\,
	combout => \u2|Add5~6_combout\,
	cout => \u2|Add5~7\);

-- Location: FF_X14_Y13_N13
\u2|ch8_data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_data_reg\(27));

-- Location: FF_X14_Y13_N7
\u2|ch8_data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_data_reg\(24));

-- Location: FF_X14_Y14_N31
\u2|ch8_data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_data_reg\(20));

-- Location: LCCOMB_X13_Y16_N4
\u2|Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add7~4_combout\ = (\u1|ad_ch8\(2) & (!\u2|Add7~3\ & VCC)) # (!\u1|ad_ch8\(2) & (\u2|Add7~3\ $ (GND)))
-- \u2|Add7~5\ = CARRY((!\u1|ad_ch8\(2) & !\u2|Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch8\(2),
	datad => VCC,
	cin => \u2|Add7~3\,
	combout => \u2|Add7~4_combout\,
	cout => \u2|Add7~5\);

-- Location: LCCOMB_X13_Y16_N16
\u2|Add7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add7~16_combout\ = (\u1|ad_ch8\(8) & (!\u2|Add7~15\ & VCC)) # (!\u1|ad_ch8\(8) & (\u2|Add7~15\ $ (GND)))
-- \u2|Add7~17\ = CARRY((!\u1|ad_ch8\(8) & !\u2|Add7~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch8\(8),
	datad => VCC,
	cin => \u2|Add7~15\,
	combout => \u2|Add7~16_combout\,
	cout => \u2|Add7~17\);

-- Location: LCCOMB_X13_Y16_N18
\u2|Add7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add7~18_combout\ = (\u1|ad_ch8\(9) & ((\u2|Add7~17\) # (GND))) # (!\u1|ad_ch8\(9) & (!\u2|Add7~17\))
-- \u2|Add7~19\ = CARRY((\u1|ad_ch8\(9)) # (!\u2|Add7~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch8\(9),
	datad => VCC,
	cin => \u2|Add7~17\,
	combout => \u2|Add7~18_combout\,
	cout => \u2|Add7~19\);

-- Location: LCCOMB_X13_Y16_N22
\u2|Add7~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add7~22_combout\ = (\u1|ad_ch8\(11) & ((\u2|Add7~21\) # (GND))) # (!\u1|ad_ch8\(11) & (!\u2|Add7~21\))
-- \u2|Add7~23\ = CARRY((\u1|ad_ch8\(11)) # (!\u2|Add7~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch8\(11),
	datad => VCC,
	cin => \u2|Add7~21\,
	combout => \u2|Add7~22_combout\,
	cout => \u2|Add7~23\);

-- Location: FF_X22_Y3_N19
\u2|ch4_data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_data_reg\(30));

-- Location: FF_X22_Y4_N29
\u2|ch4_data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_data_reg\(19));

-- Location: LCCOMB_X18_Y4_N8
\u2|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add3~8_combout\ = (\u1|ad_ch4\(4) & (!\u2|Add3~7\ & VCC)) # (!\u1|ad_ch4\(4) & (\u2|Add3~7\ $ (GND)))
-- \u2|Add3~9\ = CARRY((!\u1|ad_ch4\(4) & !\u2|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch4\(4),
	datad => VCC,
	cin => \u2|Add3~7\,
	combout => \u2|Add3~8_combout\,
	cout => \u2|Add3~9\);

-- Location: FF_X26_Y5_N31
\u2|ch1_data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_data_reg\(20));

-- Location: LCCOMB_X24_Y4_N2
\u2|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add0~2_combout\ = (\u1|ad_ch1\(1) & ((\u2|Add0~1_cout\) # (GND))) # (!\u1|ad_ch1\(1) & (!\u2|Add0~1_cout\))
-- \u2|Add0~3\ = CARRY((\u1|ad_ch1\(1)) # (!\u2|Add0~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch1\(1),
	datad => VCC,
	cin => \u2|Add0~1_cout\,
	combout => \u2|Add0~2_combout\,
	cout => \u2|Add0~3\);

-- Location: LCCOMB_X24_Y4_N4
\u2|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add0~4_combout\ = (\u1|ad_ch1\(2) & (!\u2|Add0~3\ & VCC)) # (!\u1|ad_ch1\(2) & (\u2|Add0~3\ $ (GND)))
-- \u2|Add0~5\ = CARRY((!\u1|ad_ch1\(2) & !\u2|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch1\(2),
	datad => VCC,
	cin => \u2|Add0~3\,
	combout => \u2|Add0~4_combout\,
	cout => \u2|Add0~5\);

-- Location: LCCOMB_X24_Y4_N16
\u2|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add0~16_combout\ = (\u1|ad_ch1\(8) & (!\u2|Add0~15\ & VCC)) # (!\u1|ad_ch1\(8) & (\u2|Add0~15\ $ (GND)))
-- \u2|Add0~17\ = CARRY((!\u1|ad_ch1\(8) & !\u2|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch1\(8),
	datad => VCC,
	cin => \u2|Add0~15\,
	combout => \u2|Add0~16_combout\,
	cout => \u2|Add0~17\);

-- Location: LCCOMB_X17_Y9_N4
\u2|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add2~4_combout\ = (\u1|ad_ch3\(2) & (!\u2|Add2~3\ & VCC)) # (!\u1|ad_ch3\(2) & (\u2|Add2~3\ $ (GND)))
-- \u2|Add2~5\ = CARRY((!\u1|ad_ch3\(2) & !\u2|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch3\(2),
	datad => VCC,
	cin => \u2|Add2~3\,
	combout => \u2|Add2~4_combout\,
	cout => \u2|Add2~5\);

-- Location: LCCOMB_X17_Y9_N8
\u2|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add2~8_combout\ = (\u1|ad_ch3\(4) & (!\u2|Add2~7\ & VCC)) # (!\u1|ad_ch3\(4) & (\u2|Add2~7\ $ (GND)))
-- \u2|Add2~9\ = CARRY((!\u1|ad_ch3\(4) & !\u2|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch3\(4),
	datad => VCC,
	cin => \u2|Add2~7\,
	combout => \u2|Add2~8_combout\,
	cout => \u2|Add2~9\);

-- Location: LCCOMB_X17_Y9_N14
\u2|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add2~14_combout\ = (\u1|ad_ch3\(7) & ((\u2|Add2~13\) # (GND))) # (!\u1|ad_ch3\(7) & (!\u2|Add2~13\))
-- \u2|Add2~15\ = CARRY((\u1|ad_ch3\(7)) # (!\u2|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch3\(7),
	datad => VCC,
	cin => \u2|Add2~13\,
	combout => \u2|Add2~14_combout\,
	cout => \u2|Add2~15\);

-- Location: FF_X8_Y8_N7
\u2|ch3_data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_data_reg\(24));

-- Location: FF_X8_Y8_N19
\u2|ch3_data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_data_reg\(30));

-- Location: FF_X17_Y2_N19
\u2|ch2_data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_data_reg\(30));

-- Location: FF_X17_Y2_N7
\u2|ch2_data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_data_reg\(24));

-- Location: FF_X17_Y3_N29
\u2|ch2_data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_data_reg\(19));

-- Location: LCCOMB_X17_Y5_N6
\u2|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add1~6_combout\ = (\u1|ad_ch2\(3) & ((\u2|Add1~5\) # (GND))) # (!\u1|ad_ch2\(3) & (!\u2|Add1~5\))
-- \u2|Add1~7\ = CARRY((\u1|ad_ch2\(3)) # (!\u2|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch2\(3),
	datad => VCC,
	cin => \u2|Add1~5\,
	combout => \u2|Add1~6_combout\,
	cout => \u2|Add1~7\);

-- Location: LCCOMB_X17_Y5_N18
\u2|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add1~18_combout\ = (\u1|ad_ch2\(9) & ((\u2|Add1~17\) # (GND))) # (!\u1|ad_ch2\(9) & (!\u2|Add1~17\))
-- \u2|Add1~19\ = CARRY((\u1|ad_ch2\(9)) # (!\u2|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch2\(9),
	datad => VCC,
	cin => \u2|Add1~17\,
	combout => \u2|Add1~18_combout\,
	cout => \u2|Add1~19\);

-- Location: LCCOMB_X17_Y5_N28
\u2|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add1~28_combout\ = (\u1|ad_ch2\(14) & (!\u2|Add1~27\ & VCC)) # (!\u1|ad_ch2\(14) & (\u2|Add1~27\ $ (GND)))
-- \u2|Add1~29\ = CARRY((!\u1|ad_ch2\(14) & !\u2|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch2\(14),
	datad => VCC,
	cin => \u2|Add1~27\,
	combout => \u2|Add1~28_combout\,
	cout => \u2|Add1~29\);

-- Location: LCCOMB_X23_Y17_N6
\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u2|Mult4|mult_core|romout[2][11]~combout\ & ((\u2|Mult4|mult_core|romout[3][7]~combout\ & (\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u2|Mult4|mult_core|romout[3][7]~combout\ & (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u2|Mult4|mult_core|romout[2][11]~combout\ & ((\u2|Mult4|mult_core|romout[3][7]~combout\ & 
-- (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u2|Mult4|mult_core|romout[3][7]~combout\ & ((\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u2|Mult4|mult_core|romout[2][11]~combout\ & (!\u2|Mult4|mult_core|romout[3][7]~combout\ & !\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u2|Mult4|mult_core|romout[2][11]~combout\ & ((!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u2|Mult4|mult_core|romout[3][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[2][11]~combout\,
	datab => \u2|Mult4|mult_core|romout[3][7]~combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X23_Y17_N8
\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u2|Mult4|mult_core|romout[3][8]~17_combout\ $ (\u2|Mult4|mult_core|romout[2][12]~combout\ $ (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u2|Mult4|mult_core|romout[3][8]~17_combout\ & ((\u2|Mult4|mult_core|romout[2][12]~combout\) # (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u2|Mult4|mult_core|romout[3][8]~17_combout\ & (\u2|Mult4|mult_core|romout[2][12]~combout\ & !\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[3][8]~17_combout\,
	datab => \u2|Mult4|mult_core|romout[2][12]~combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X23_Y17_N10
\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u2|Mult4|mult_core|romout[2][13]~20_combout\ & ((\u2|Mult4|mult_core|romout[3][9]~19_combout\ & (\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u2|Mult4|mult_core|romout[3][9]~19_combout\ & (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u2|Mult4|mult_core|romout[2][13]~20_combout\ & ((\u2|Mult4|mult_core|romout[3][9]~19_combout\ & 
-- (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u2|Mult4|mult_core|romout[3][9]~19_combout\ & ((\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u2|Mult4|mult_core|romout[2][13]~20_combout\ & (!\u2|Mult4|mult_core|romout[3][9]~19_combout\ & !\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult4|mult_core|romout[2][13]~20_combout\ & ((!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u2|Mult4|mult_core|romout[3][9]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[2][13]~20_combout\,
	datab => \u2|Mult4|mult_core|romout[3][9]~19_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X23_Y17_N12
\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u2|ch5_reg\(8) $ (\u2|Mult4|mult_core|romout[3][10]~combout\ $ (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u2|ch5_reg\(8) & ((\u2|Mult4|mult_core|romout[3][10]~combout\) # (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # (!\u2|ch5_reg\(8) & 
-- (\u2|Mult4|mult_core|romout[3][10]~combout\ & !\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(8),
	datab => \u2|Mult4|mult_core|romout[3][10]~combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X23_Y18_N2
\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ (\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & ((\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datab => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X23_Y17_N14
\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u2|Mult4|mult_core|romout[2][15]~22_combout\ & ((\u2|Mult4|mult_core|romout[3][11]~combout\ & (\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u2|Mult4|mult_core|romout[3][11]~combout\ & (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u2|Mult4|mult_core|romout[2][15]~22_combout\ & ((\u2|Mult4|mult_core|romout[3][11]~combout\ & 
-- (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u2|Mult4|mult_core|romout[3][11]~combout\ & ((\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u2|Mult4|mult_core|romout[2][15]~22_combout\ & (!\u2|Mult4|mult_core|romout[3][11]~combout\ & !\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult4|mult_core|romout[2][15]~22_combout\ & ((!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u2|Mult4|mult_core|romout[3][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[2][15]~22_combout\,
	datab => \u2|Mult4|mult_core|romout[3][11]~combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X23_Y17_N16
\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u2|Mult4|mult_core|romout[3][12]~combout\ $ (\u2|Mult4|mult_core|romout[2][16]~23_combout\ $ (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u2|Mult4|mult_core|romout[3][12]~combout\ & ((\u2|Mult4|mult_core|romout[2][16]~23_combout\) # (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~15\))) # 
-- (!\u2|Mult4|mult_core|romout[3][12]~combout\ & (\u2|Mult4|mult_core|romout[2][16]~23_combout\ & !\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[3][12]~combout\,
	datab => \u2|Mult4|mult_core|romout[2][16]~23_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X23_Y17_N18
\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u2|Mult4|mult_core|romout[3][13]~24_combout\ & ((\u2|Mult4|mult_core|romout[2][17]~combout\ & (\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u2|Mult4|mult_core|romout[2][17]~combout\ & (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~17\)))) # (!\u2|Mult4|mult_core|romout[3][13]~24_combout\ & ((\u2|Mult4|mult_core|romout[2][17]~combout\ & 
-- (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u2|Mult4|mult_core|romout[2][17]~combout\ & ((\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u2|Mult4|mult_core|romout[3][13]~24_combout\ & (!\u2|Mult4|mult_core|romout[2][17]~combout\ & !\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult4|mult_core|romout[3][13]~24_combout\ & ((!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u2|Mult4|mult_core|romout[2][17]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[3][13]~24_combout\,
	datab => \u2|Mult4|mult_core|romout[2][17]~combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X11_Y4_N8
\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u2|Mult6|mult_core|romout[2][11]~combout\ & ((\u2|Mult6|mult_core|romout[3][7]~combout\ & (\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u2|Mult6|mult_core|romout[3][7]~combout\ & (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u2|Mult6|mult_core|romout[2][11]~combout\ & ((\u2|Mult6|mult_core|romout[3][7]~combout\ & 
-- (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u2|Mult6|mult_core|romout[3][7]~combout\ & ((\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u2|Mult6|mult_core|romout[2][11]~combout\ & (!\u2|Mult6|mult_core|romout[3][7]~combout\ & !\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u2|Mult6|mult_core|romout[2][11]~combout\ & ((!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u2|Mult6|mult_core|romout[3][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[2][11]~combout\,
	datab => \u2|Mult6|mult_core|romout[3][7]~combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X11_Y4_N14
\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u2|ch7_reg\(8) $ (\u2|Mult6|mult_core|romout[3][10]~combout\ $ (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u2|ch7_reg\(8) & ((\u2|Mult6|mult_core|romout[3][10]~combout\) # (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # (!\u2|ch7_reg\(8) & 
-- (\u2|Mult6|mult_core|romout[3][10]~combout\ & !\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(8),
	datab => \u2|Mult6|mult_core|romout[3][10]~combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X11_Y4_N24
\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u2|Mult6|mult_core|romout[2][19]~combout\ & ((\u2|Mult6|mult_core|romout[3][15]~17_combout\ & (\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u2|Mult6|mult_core|romout[3][15]~17_combout\ & (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~21\)))) # (!\u2|Mult6|mult_core|romout[2][19]~combout\ & ((\u2|Mult6|mult_core|romout[3][15]~17_combout\ & 
-- (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u2|Mult6|mult_core|romout[3][15]~17_combout\ & ((\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((\u2|Mult6|mult_core|romout[2][19]~combout\ & (!\u2|Mult6|mult_core|romout[3][15]~17_combout\ & !\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult6|mult_core|romout[2][19]~combout\ & ((!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u2|Mult6|mult_core|romout[3][15]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[2][19]~combout\,
	datab => \u2|Mult6|mult_core|romout[3][15]~17_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X11_Y4_N26
\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = (\u2|Mult6|mult_core|romout[3][16]~16_combout\ & (\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~23\ $ (GND))) # (!\u2|Mult6|mult_core|romout[3][16]~16_combout\ & 
-- (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~25\ = CARRY((\u2|Mult6|mult_core|romout[3][16]~16_combout\ & !\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult6|mult_core|romout[3][16]~16_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~25\);

-- Location: LCCOMB_X10_Y3_N24
\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\u2|Mult6|mult_core|romout[1][16]~combout\ & (\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\u2|Mult6|mult_core|romout[1][16]~combout\ & 
-- (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u2|Mult6|mult_core|romout[1][16]~combout\ & !\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult6|mult_core|romout[1][16]~combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X10_Y3_N26
\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u2|Mult6|mult_core|romout[1][17]~25_combout\ & (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u2|Mult6|mult_core|romout[1][17]~25_combout\ & 
-- ((\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\u2|Mult6|mult_core|romout[1][17]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[1][17]~25_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X10_Y3_N28
\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = (\u2|Mult6|mult_core|romout[1][18]~24_combout\ & (\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~27\ $ (GND))) # (!\u2|Mult6|mult_core|romout[1][18]~24_combout\ & 
-- (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\u2|Mult6|mult_core|romout[1][18]~24_combout\ & !\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[1][18]~24_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X10_Y3_N30
\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~29\ $ (\u2|Mult6|mult_core|romout[1][19]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Mult6|mult_core|romout[1][19]~combout\,
	cin => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X11_Y2_N2
\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ (\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & ((\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datab => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X11_Y2_N6
\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = (\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & !\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X11_Y4_N28
\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ = (\u2|Mult6|mult_core|romout[3][17]~combout\ & (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~25\)) # (!\u2|Mult6|mult_core|romout[3][17]~combout\ & 
-- ((\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~27\ = CARRY((!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (!\u2|Mult6|mult_core|romout[3][17]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[3][17]~combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~25\,
	combout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~27\);

-- Location: LCCOMB_X26_Y15_N8
\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u2|Mult5|mult_core|romout[3][8]~23_combout\ $ (\u2|Mult5|mult_core|romout[2][12]~combout\ $ (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u2|Mult5|mult_core|romout[3][8]~23_combout\ & ((\u2|Mult5|mult_core|romout[2][12]~combout\) # (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u2|Mult5|mult_core|romout[3][8]~23_combout\ & (\u2|Mult5|mult_core|romout[2][12]~combout\ & !\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[3][8]~23_combout\,
	datab => \u2|Mult5|mult_core|romout[2][12]~combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X26_Y15_N12
\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u2|Mult5|mult_core|romout[3][10]~combout\ $ (\u2|ch6_reg\(8) $ (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u2|Mult5|mult_core|romout[3][10]~combout\ & ((\u2|ch6_reg\(8)) # (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # (!\u2|Mult5|mult_core|romout[3][10]~combout\ & 
-- (\u2|ch6_reg\(8) & !\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[3][10]~combout\,
	datab => \u2|ch6_reg\(8),
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X26_Y15_N16
\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u2|Mult5|mult_core|romout[2][16]~19_combout\ $ (\u2|Mult5|mult_core|romout[3][12]~combout\ $ (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u2|Mult5|mult_core|romout[2][16]~19_combout\ & ((\u2|Mult5|mult_core|romout[3][12]~combout\) # (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~15\))) # 
-- (!\u2|Mult5|mult_core|romout[2][16]~19_combout\ & (\u2|Mult5|mult_core|romout[3][12]~combout\ & !\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[2][16]~19_combout\,
	datab => \u2|Mult5|mult_core|romout[3][12]~combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X26_Y15_N20
\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = ((\u2|ch6_reg\(12) $ (\u2|Mult5|mult_core|romout[2][18]~combout\ $ (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u2|ch6_reg\(12) & ((\u2|Mult5|mult_core|romout[2][18]~combout\) # (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~19\))) # (!\u2|ch6_reg\(12) & 
-- (\u2|Mult5|mult_core|romout[2][18]~combout\ & !\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(12),
	datab => \u2|Mult5|mult_core|romout[2][18]~combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X26_Y15_N22
\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u2|Mult5|mult_core|romout[3][15]~17_combout\ & ((\u2|Mult5|mult_core|romout[2][19]~combout\ & (\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u2|Mult5|mult_core|romout[2][19]~combout\ & (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~21\)))) # (!\u2|Mult5|mult_core|romout[3][15]~17_combout\ & ((\u2|Mult5|mult_core|romout[2][19]~combout\ & 
-- (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u2|Mult5|mult_core|romout[2][19]~combout\ & ((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((\u2|Mult5|mult_core|romout[3][15]~17_combout\ & (!\u2|Mult5|mult_core|romout[2][19]~combout\ & !\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult5|mult_core|romout[3][15]~17_combout\ & ((!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u2|Mult5|mult_core|romout[2][19]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[3][15]~17_combout\,
	datab => \u2|Mult5|mult_core|romout[2][19]~combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X24_Y16_N22
\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u2|Mult5|mult_core|romout[0][19]~combout\ & ((\u2|Mult5|mult_core|romout[1][15]~26_combout\ & (\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u2|Mult5|mult_core|romout[1][15]~26_combout\ & (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~21\)))) # (!\u2|Mult5|mult_core|romout[0][19]~combout\ & ((\u2|Mult5|mult_core|romout[1][15]~26_combout\ & 
-- (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u2|Mult5|mult_core|romout[1][15]~26_combout\ & ((\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\u2|Mult5|mult_core|romout[0][19]~combout\ & (!\u2|Mult5|mult_core|romout[1][15]~26_combout\ & !\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult5|mult_core|romout[0][19]~combout\ & ((!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u2|Mult5|mult_core|romout[1][15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[0][19]~combout\,
	datab => \u2|Mult5|mult_core|romout[1][15]~26_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X24_Y16_N26
\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u2|Mult5|mult_core|romout[1][17]~25_combout\ & (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u2|Mult5|mult_core|romout[1][17]~25_combout\ & 
-- ((\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\u2|Mult5|mult_core|romout[1][17]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[1][17]~25_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X24_Y16_N28
\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = (\u2|Mult5|mult_core|romout[1][18]~24_combout\ & (\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~27\ $ (GND))) # (!\u2|Mult5|mult_core|romout[1][18]~24_combout\ & 
-- (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\u2|Mult5|mult_core|romout[1][18]~24_combout\ & !\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult5|mult_core|romout[1][18]~24_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X24_Y16_N30
\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~29\ $ (\u2|Mult5|mult_core|romout[1][19]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Mult5|mult_core|romout[1][19]~combout\,
	cin => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X28_Y16_N30
\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ (\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & ((\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datab => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X28_Y15_N10
\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = (\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & !\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X26_Y15_N26
\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ = (\u2|Mult5|mult_core|romout[3][17]~combout\ & (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~25\)) # (!\u2|Mult5|mult_core|romout[3][17]~combout\ & 
-- ((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~27\ = CARRY((!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (!\u2|Mult5|mult_core|romout[3][17]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[3][17]~combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~25\,
	combout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~27\);

-- Location: LCCOMB_X13_Y14_N8
\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u2|Mult7|mult_core|romout[2][11]~combout\ & ((\u2|Mult7|mult_core|romout[3][7]~combout\ & (\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u2|Mult7|mult_core|romout[3][7]~combout\ & (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u2|Mult7|mult_core|romout[2][11]~combout\ & ((\u2|Mult7|mult_core|romout[3][7]~combout\ & 
-- (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u2|Mult7|mult_core|romout[3][7]~combout\ & ((\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u2|Mult7|mult_core|romout[2][11]~combout\ & (!\u2|Mult7|mult_core|romout[3][7]~combout\ & !\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u2|Mult7|mult_core|romout[2][11]~combout\ & ((!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u2|Mult7|mult_core|romout[3][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[2][11]~combout\,
	datab => \u2|Mult7|mult_core|romout[3][7]~combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X13_Y14_N10
\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u2|Mult7|mult_core|romout[2][12]~combout\ $ (\u2|Mult7|mult_core|romout[3][8]~22_combout\ $ (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u2|Mult7|mult_core|romout[2][12]~combout\ & ((\u2|Mult7|mult_core|romout[3][8]~22_combout\) # (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u2|Mult7|mult_core|romout[2][12]~combout\ & (\u2|Mult7|mult_core|romout[3][8]~22_combout\ & !\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[2][12]~combout\,
	datab => \u2|Mult7|mult_core|romout[3][8]~22_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X13_Y14_N12
\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u2|Mult7|mult_core|romout[2][13]~21_combout\ & ((\u2|Mult7|mult_core|romout[3][9]~20_combout\ & (\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u2|Mult7|mult_core|romout[3][9]~20_combout\ & (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u2|Mult7|mult_core|romout[2][13]~21_combout\ & ((\u2|Mult7|mult_core|romout[3][9]~20_combout\ & 
-- (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u2|Mult7|mult_core|romout[3][9]~20_combout\ & ((\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u2|Mult7|mult_core|romout[2][13]~21_combout\ & (!\u2|Mult7|mult_core|romout[3][9]~20_combout\ & !\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult7|mult_core|romout[2][13]~21_combout\ & ((!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u2|Mult7|mult_core|romout[3][9]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[2][13]~21_combout\,
	datab => \u2|Mult7|mult_core|romout[3][9]~20_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X13_Y14_N14
\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u2|ch8_reg\(8) $ (\u2|Mult7|mult_core|romout[3][10]~combout\ $ (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u2|ch8_reg\(8) & ((\u2|Mult7|mult_core|romout[3][10]~combout\) # (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # (!\u2|ch8_reg\(8) & 
-- (\u2|Mult7|mult_core|romout[3][10]~combout\ & !\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(8),
	datab => \u2|Mult7|mult_core|romout[3][10]~combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X13_Y14_N16
\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u2|Mult7|mult_core|romout[2][15]~19_combout\ & ((\u2|Mult7|mult_core|romout[3][11]~combout\ & (\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u2|Mult7|mult_core|romout[3][11]~combout\ & (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u2|Mult7|mult_core|romout[2][15]~19_combout\ & ((\u2|Mult7|mult_core|romout[3][11]~combout\ & 
-- (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u2|Mult7|mult_core|romout[3][11]~combout\ & ((\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u2|Mult7|mult_core|romout[2][15]~19_combout\ & (!\u2|Mult7|mult_core|romout[3][11]~combout\ & !\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult7|mult_core|romout[2][15]~19_combout\ & ((!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u2|Mult7|mult_core|romout[3][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[2][15]~19_combout\,
	datab => \u2|Mult7|mult_core|romout[3][11]~combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X14_Y14_N30
\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ (\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & ((\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datab => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X14_Y13_N6
\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = (\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & !\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X14_Y13_N12
\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X13_Y14_N26
\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = (\u2|Mult7|mult_core|romout[3][16]~26_combout\ & (\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~23\ $ (GND))) # (!\u2|Mult7|mult_core|romout[3][16]~26_combout\ & 
-- (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~25\ = CARRY((\u2|Mult7|mult_core|romout[3][16]~26_combout\ & !\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult7|mult_core|romout[3][16]~26_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~25\);

-- Location: LCCOMB_X21_Y3_N8
\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u2|Mult3|mult_core|romout[2][12]~combout\ $ (\u2|Mult3|mult_core|romout[3][8]~23_combout\ $ (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u2|Mult3|mult_core|romout[2][12]~combout\ & ((\u2|Mult3|mult_core|romout[3][8]~23_combout\) # (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u2|Mult3|mult_core|romout[2][12]~combout\ & (\u2|Mult3|mult_core|romout[3][8]~23_combout\ & !\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[2][12]~combout\,
	datab => \u2|Mult3|mult_core|romout[3][8]~23_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X21_Y3_N14
\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u2|Mult3|mult_core|romout[3][11]~combout\ & ((\u2|Mult3|mult_core|romout[2][15]~20_combout\ & (\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u2|Mult3|mult_core|romout[2][15]~20_combout\ & (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u2|Mult3|mult_core|romout[3][11]~combout\ & ((\u2|Mult3|mult_core|romout[2][15]~20_combout\ & 
-- (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u2|Mult3|mult_core|romout[2][15]~20_combout\ & ((\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u2|Mult3|mult_core|romout[3][11]~combout\ & (!\u2|Mult3|mult_core|romout[2][15]~20_combout\ & !\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult3|mult_core|romout[3][11]~combout\ & ((!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u2|Mult3|mult_core|romout[2][15]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[3][11]~combout\,
	datab => \u2|Mult3|mult_core|romout[2][15]~20_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X21_Y3_N16
\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u2|Mult3|mult_core|romout[3][12]~combout\ $ (\u2|Mult3|mult_core|romout[2][16]~19_combout\ $ (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u2|Mult3|mult_core|romout[3][12]~combout\ & ((\u2|Mult3|mult_core|romout[2][16]~19_combout\) # (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~15\))) # 
-- (!\u2|Mult3|mult_core|romout[3][12]~combout\ & (\u2|Mult3|mult_core|romout[2][16]~19_combout\ & !\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[3][12]~combout\,
	datab => \u2|Mult3|mult_core|romout[2][16]~19_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X21_Y3_N24
\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = (\u2|Mult3|mult_core|romout[3][16]~16_combout\ & (\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~23\ $ (GND))) # (!\u2|Mult3|mult_core|romout[3][16]~16_combout\ & 
-- (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~25\ = CARRY((\u2|Mult3|mult_core|romout[3][16]~16_combout\ & !\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[3][16]~16_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~25\);

-- Location: LCCOMB_X22_Y5_N22
\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u2|Mult3|mult_core|romout[0][19]~combout\ & ((\u2|Mult3|mult_core|romout[1][15]~26_combout\ & (\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u2|Mult3|mult_core|romout[1][15]~26_combout\ & (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\)))) # (!\u2|Mult3|mult_core|romout[0][19]~combout\ & ((\u2|Mult3|mult_core|romout[1][15]~26_combout\ & 
-- (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u2|Mult3|mult_core|romout[1][15]~26_combout\ & ((\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\u2|Mult3|mult_core|romout[0][19]~combout\ & (!\u2|Mult3|mult_core|romout[1][15]~26_combout\ & !\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult3|mult_core|romout[0][19]~combout\ & ((!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u2|Mult3|mult_core|romout[1][15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[0][19]~combout\,
	datab => \u2|Mult3|mult_core|romout[1][15]~26_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X22_Y5_N26
\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u2|Mult3|mult_core|romout[1][17]~25_combout\ & (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u2|Mult3|mult_core|romout[1][17]~25_combout\ & 
-- ((\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\u2|Mult3|mult_core|romout[1][17]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[1][17]~25_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X22_Y5_N28
\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = (\u2|Mult3|mult_core|romout[1][18]~24_combout\ & (\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~27\ $ (GND))) # (!\u2|Mult3|mult_core|romout[1][18]~24_combout\ & 
-- (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\u2|Mult3|mult_core|romout[1][18]~24_combout\ & !\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[1][18]~24_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X22_Y4_N28
\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- (\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- !\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datab => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X21_Y3_N26
\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ = (\u2|Mult3|mult_core|romout[3][17]~combout\ & (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~25\)) # (!\u2|Mult3|mult_core|romout[3][17]~combout\ & 
-- ((\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~27\ = CARRY((!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (!\u2|Mult3|mult_core|romout[3][17]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult3|mult_core|romout[3][17]~combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~25\,
	combout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~27\);

-- Location: LCCOMB_X22_Y3_N16
\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ = (\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # 
-- (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (GND)))
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ = CARRY((!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\,
	combout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\);

-- Location: LCCOMB_X21_Y3_N28
\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ = \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~27\ $ (!\u2|Mult3|mult_core|romout[3][18]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Mult3|mult_core|romout[3][18]~combout\,
	cin => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~27\,
	combout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X22_Y3_N18
\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ = \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ $ (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\,
	cin => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\,
	combout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\);

-- Location: LCCOMB_X26_Y3_N8
\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u2|Mult0|mult_core|romout[2][11]~combout\ & ((\u2|Mult0|mult_core|romout[3][7]~combout\ & (\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u2|Mult0|mult_core|romout[3][7]~combout\ & (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u2|Mult0|mult_core|romout[2][11]~combout\ & ((\u2|Mult0|mult_core|romout[3][7]~combout\ & 
-- (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u2|Mult0|mult_core|romout[3][7]~combout\ & ((\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u2|Mult0|mult_core|romout[2][11]~combout\ & (!\u2|Mult0|mult_core|romout[3][7]~combout\ & !\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u2|Mult0|mult_core|romout[2][11]~combout\ & ((!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u2|Mult0|mult_core|romout[3][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[2][11]~combout\,
	datab => \u2|Mult0|mult_core|romout[3][7]~combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X25_Y5_N24
\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\u2|Mult0|mult_core|romout[1][16]~12_combout\ & (\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\u2|Mult0|mult_core|romout[1][16]~12_combout\ & 
-- (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u2|Mult0|mult_core|romout[1][16]~12_combout\ & !\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[1][16]~12_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X26_Y3_N10
\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u2|Mult0|mult_core|romout[2][12]~combout\ $ (\u2|Mult0|mult_core|romout[3][8]~13_combout\ $ (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u2|Mult0|mult_core|romout[2][12]~combout\ & ((\u2|Mult0|mult_core|romout[3][8]~13_combout\) # (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u2|Mult0|mult_core|romout[2][12]~combout\ & (\u2|Mult0|mult_core|romout[3][8]~13_combout\ & !\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[2][12]~combout\,
	datab => \u2|Mult0|mult_core|romout[3][8]~13_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X26_Y5_N30
\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ (\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & ((\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datab => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X25_Y5_N26
\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u2|Mult0|mult_core|romout[1][17]~14_combout\ & (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u2|Mult0|mult_core|romout[1][17]~14_combout\ & 
-- ((\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\u2|Mult0|mult_core|romout[1][17]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[1][17]~14_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X25_Y5_N28
\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = (\u2|Mult0|mult_core|romout[1][18]~16_combout\ & (\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ $ (GND))) # (!\u2|Mult0|mult_core|romout[1][18]~16_combout\ & 
-- (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\u2|Mult0|mult_core|romout[1][18]~16_combout\ & !\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[1][18]~16_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X25_Y5_N30
\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ $ (\u2|Mult0|mult_core|romout[1][19]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Mult0|mult_core|romout[1][19]~18_combout\,
	cin => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X26_Y3_N22
\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = ((\u2|Mult0|mult_core|romout[2][18]~21_combout\ $ (\u2|ch1_reg\(12) $ (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u2|Mult0|mult_core|romout[2][18]~21_combout\ & ((\u2|ch1_reg\(12)) # (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\))) # (!\u2|Mult0|mult_core|romout[2][18]~21_combout\ & 
-- (\u2|ch1_reg\(12) & !\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[2][18]~21_combout\,
	datab => \u2|ch1_reg\(12),
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X7_Y9_N6
\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u2|Mult2|mult_core|romout[3][7]~combout\ & ((\u2|Mult2|mult_core|romout[2][11]~combout\ & (\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u2|Mult2|mult_core|romout[2][11]~combout\ & (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u2|Mult2|mult_core|romout[3][7]~combout\ & ((\u2|Mult2|mult_core|romout[2][11]~combout\ & 
-- (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u2|Mult2|mult_core|romout[2][11]~combout\ & ((\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u2|Mult2|mult_core|romout[3][7]~combout\ & (!\u2|Mult2|mult_core|romout[2][11]~combout\ & !\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u2|Mult2|mult_core|romout[3][7]~combout\ & ((!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u2|Mult2|mult_core|romout[2][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|romout[3][7]~combout\,
	datab => \u2|Mult2|mult_core|romout[2][11]~combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X11_Y9_N24
\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\u2|Mult2|mult_core|romout[1][16]~17_combout\ & (\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\u2|Mult2|mult_core|romout[1][16]~17_combout\ & 
-- (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u2|Mult2|mult_core|romout[1][16]~17_combout\ & !\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult2|mult_core|romout[1][16]~17_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X7_Y9_N8
\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u2|Mult2|mult_core|romout[2][12]~combout\ $ (\u2|Mult2|mult_core|romout[3][8]~18_combout\ $ (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u2|Mult2|mult_core|romout[2][12]~combout\ & ((\u2|Mult2|mult_core|romout[3][8]~18_combout\) # (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u2|Mult2|mult_core|romout[2][12]~combout\ & (\u2|Mult2|mult_core|romout[3][8]~18_combout\ & !\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|romout[2][12]~combout\,
	datab => \u2|Mult2|mult_core|romout[3][8]~18_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X11_Y9_N26
\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u2|Mult2|mult_core|romout[1][17]~19_combout\ & (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u2|Mult2|mult_core|romout[1][17]~19_combout\ & 
-- ((\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\u2|Mult2|mult_core|romout[1][17]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|romout[1][17]~19_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X11_Y9_N28
\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = (\u2|Mult2|mult_core|romout[1][18]~21_combout\ & (\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\ $ (GND))) # (!\u2|Mult2|mult_core|romout[1][18]~21_combout\ & 
-- (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\u2|Mult2|mult_core|romout[1][18]~21_combout\ & !\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult2|mult_core|romout[1][18]~21_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X11_Y9_N30
\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~29\ $ (\u2|Mult2|mult_core|romout[1][19]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Mult2|mult_core|romout[1][19]~23_combout\,
	cin => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X8_Y8_N6
\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = (\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & !\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X7_Y9_N20
\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = ((\u2|ch3_reg\(12) $ (\u2|Mult2|mult_core|romout[2][18]~26_combout\ $ (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u2|ch3_reg\(12) & ((\u2|Mult2|mult_core|romout[2][18]~26_combout\) # (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~19\))) # (!\u2|ch3_reg\(12) & 
-- (\u2|Mult2|mult_core|romout[2][18]~26_combout\ & !\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(12),
	datab => \u2|Mult2|mult_core|romout[2][18]~26_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X7_Y9_N22
\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u2|Mult2|mult_core|romout[3][15]~27_combout\ & ((\u2|Mult2|mult_core|romout[2][19]~combout\ & (\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u2|Mult2|mult_core|romout[2][19]~combout\ & (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~21\)))) # (!\u2|Mult2|mult_core|romout[3][15]~27_combout\ & ((\u2|Mult2|mult_core|romout[2][19]~combout\ & 
-- (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u2|Mult2|mult_core|romout[2][19]~combout\ & ((\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((\u2|Mult2|mult_core|romout[3][15]~27_combout\ & (!\u2|Mult2|mult_core|romout[2][19]~combout\ & !\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult2|mult_core|romout[3][15]~27_combout\ & ((!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u2|Mult2|mult_core|romout[2][19]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|romout[3][15]~27_combout\,
	datab => \u2|Mult2|mult_core|romout[2][19]~combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X7_Y9_N24
\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = (\u2|Mult2|mult_core|romout[3][16]~28_combout\ & (\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~23\ $ (GND))) # (!\u2|Mult2|mult_core|romout[3][16]~28_combout\ & 
-- (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~25\ = CARRY((\u2|Mult2|mult_core|romout[3][16]~28_combout\ & !\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|romout[3][16]~28_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~25\);

-- Location: LCCOMB_X7_Y9_N26
\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ = (\u2|Mult2|mult_core|romout[3][17]~combout\ & (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~25\)) # (!\u2|Mult2|mult_core|romout[3][17]~combout\ & 
-- ((\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~27\ = CARRY((!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (!\u2|Mult2|mult_core|romout[3][17]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|romout[3][17]~combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~25\,
	combout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~27\);

-- Location: LCCOMB_X8_Y8_N16
\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ = (\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # 
-- (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (GND)))
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ = CARRY((!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\,
	combout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\);

-- Location: LCCOMB_X7_Y9_N28
\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ = \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~27\ $ (!\u2|Mult2|mult_core|romout[3][18]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Mult2|mult_core|romout[3][18]~combout\,
	cin => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~27\,
	combout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X8_Y8_N18
\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ = \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ $ (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\,
	cin => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\,
	combout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\);

-- Location: LCCOMB_X18_Y2_N6
\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u2|Mult1|mult_core|romout[3][7]~combout\ & ((\u2|Mult1|mult_core|romout[2][11]~combout\ & (\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u2|Mult1|mult_core|romout[2][11]~combout\ & (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u2|Mult1|mult_core|romout[3][7]~combout\ & ((\u2|Mult1|mult_core|romout[2][11]~combout\ & 
-- (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u2|Mult1|mult_core|romout[2][11]~combout\ & ((\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u2|Mult1|mult_core|romout[3][7]~combout\ & (!\u2|Mult1|mult_core|romout[2][11]~combout\ & !\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u2|Mult1|mult_core|romout[3][7]~combout\ & ((!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u2|Mult1|mult_core|romout[2][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|romout[3][7]~combout\,
	datab => \u2|Mult1|mult_core|romout[2][11]~combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X18_Y2_N20
\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = ((\u2|ch2_reg\(12) $ (\u2|Mult1|mult_core|romout[2][18]~12_combout\ $ (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u2|ch2_reg\(12) & ((\u2|Mult1|mult_core|romout[2][18]~12_combout\) # (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~19\))) # (!\u2|ch2_reg\(12) & 
-- (\u2|Mult1|mult_core|romout[2][18]~12_combout\ & !\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(12),
	datab => \u2|Mult1|mult_core|romout[2][18]~12_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X16_Y4_N22
\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u2|Mult1|mult_core|romout[1][15]~22_combout\ & ((\u2|Mult1|mult_core|romout[0][19]~combout\ & (\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u2|Mult1|mult_core|romout[0][19]~combout\ & (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\)))) # (!\u2|Mult1|mult_core|romout[1][15]~22_combout\ & ((\u2|Mult1|mult_core|romout[0][19]~combout\ & 
-- (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u2|Mult1|mult_core|romout[0][19]~combout\ & ((\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\u2|Mult1|mult_core|romout[1][15]~22_combout\ & (!\u2|Mult1|mult_core|romout[0][19]~combout\ & !\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult1|mult_core|romout[1][15]~22_combout\ & ((!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u2|Mult1|mult_core|romout[0][19]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|romout[1][15]~22_combout\,
	datab => \u2|Mult1|mult_core|romout[0][19]~combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X16_Y4_N24
\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\u2|Mult1|mult_core|romout[1][16]~21_combout\ & (\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\u2|Mult1|mult_core|romout[1][16]~21_combout\ & 
-- (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u2|Mult1|mult_core|romout[1][16]~21_combout\ & !\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult1|mult_core|romout[1][16]~21_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X16_Y4_N26
\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u2|Mult1|mult_core|romout[1][17]~20_combout\ & (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u2|Mult1|mult_core|romout[1][17]~20_combout\ & 
-- ((\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\u2|Mult1|mult_core|romout[1][17]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult1|mult_core|romout[1][17]~20_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X16_Y4_N28
\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = (\u2|Mult1|mult_core|romout[1][18]~19_combout\ & (\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~27\ $ (GND))) # (!\u2|Mult1|mult_core|romout[1][18]~19_combout\ & 
-- (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\u2|Mult1|mult_core|romout[1][18]~19_combout\ & !\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult1|mult_core|romout[1][18]~19_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X16_Y4_N30
\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29\ $ (\u2|Mult1|mult_core|romout[1][19]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Mult1|mult_core|romout[1][19]~18_combout\,
	cin => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X17_Y3_N28
\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X17_Y2_N6
\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = (\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & !\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X18_Y2_N26
\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ = (\u2|Mult1|mult_core|romout[3][17]~combout\ & (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~25\)) # (!\u2|Mult1|mult_core|romout[3][17]~combout\ & 
-- ((\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~27\ = CARRY((!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (!\u2|Mult1|mult_core|romout[3][17]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult1|mult_core|romout[3][17]~combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~25\,
	combout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~27\);

-- Location: LCCOMB_X17_Y2_N16
\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ = (\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # 
-- (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (GND)))
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ = CARRY((!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\,
	combout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\);

-- Location: LCCOMB_X18_Y2_N28
\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ = \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~27\ $ (!\u2|Mult1|mult_core|romout[3][18]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Mult1|mult_core|romout[3][18]~combout\,
	cin => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~27\,
	combout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X17_Y2_N18
\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ = \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ $ (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\,
	cin => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\,
	combout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\);

-- Location: LCCOMB_X21_Y17_N30
\u2|Add4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add4~30_combout\ = \u1|ad_ch5\(15) $ (!\u2|Add4~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch5\(15),
	cin => \u2|Add4~29\,
	combout => \u2|Add4~30_combout\);

-- Location: LCCOMB_X17_Y5_N30
\u2|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add1~30_combout\ = \u1|ad_ch2\(15) $ (!\u2|Add1~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch2\(15),
	cin => \u2|Add1~29\,
	combout => \u2|Add1~30_combout\);

-- Location: FF_X13_Y1_N27
\u1|state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|state~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|state.IDLE~q\);

-- Location: LCCOMB_X14_Y3_N30
\u1|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Selector1~2_combout\ = (!\u1|state.READ_CH5~q\ & (!\u1|state.READ_CH6~q\ & (!\u1|state.READ_CH8~q\ & !\u1|state.READ_CH7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|state.READ_CH5~q\,
	datab => \u1|state.READ_CH6~q\,
	datac => \u1|state.READ_CH8~q\,
	datad => \u1|state.READ_CH7~q\,
	combout => \u1|Selector1~2_combout\);

-- Location: LCCOMB_X29_Y14_N6
\u1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan0~1_combout\ = (((!\u1|cnt\(7)) # (!\u1|cnt\(4))) # (!\u1|cnt\(5))) # (!\u1|cnt\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|cnt\(6),
	datab => \u1|cnt\(5),
	datac => \u1|cnt\(4),
	datad => \u1|cnt\(7),
	combout => \u1|LessThan0~1_combout\);

-- Location: FF_X21_Y7_N5
\u3|txdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|txdata~36_combout\,
	ena => \u3|txdata[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|txdata\(4));

-- Location: FF_X18_Y10_N1
\u3|txdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|txdata~105_combout\,
	ena => \u3|txdata[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|txdata\(3));

-- Location: LCCOMB_X21_Y7_N26
\u3|u1|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|Selector5~0_combout\ = (\u3|u1|cnt\(4) & (((\u3|txdata\(4)) # (\u3|u1|cnt\(5))))) # (!\u3|u1|cnt\(4) & (\u3|txdata\(3) & ((!\u3|u1|cnt\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata\(3),
	datab => \u3|txdata\(4),
	datac => \u3|u1|cnt\(4),
	datad => \u3|u1|cnt\(5),
	combout => \u3|u1|Selector5~0_combout\);

-- Location: LCCOMB_X23_Y7_N26
\u3|u1|Selector5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|Selector5~5_combout\ = (\u3|u1|cnt\(4) & ((!\u3|u1|cnt\(5)) # (!\u3|u1|tx~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|tx~q\,
	datac => \u3|u1|cnt\(4),
	datad => \u3|u1|cnt\(5),
	combout => \u3|u1|Selector5~5_combout\);

-- Location: FF_X23_Y7_N21
\u3|u1|presult\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|u1|presult~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|presult~q\);

-- Location: LCCOMB_X16_Y1_N6
\u1|state~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~35_combout\ = (\u1|ad_reset~q\) # ((\u1|state.READ_DONE~q\) # ((!\ad_busy~input_o\ & \u1|state.Wait_busy~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|state.READ_DONE~q\,
	datac => \ad_busy~input_o\,
	datad => \u1|state.Wait_busy~q\,
	combout => \u1|state~35_combout\);

-- Location: LCCOMB_X13_Y1_N30
\u1|state~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~39_combout\ = (\u1|state~35_combout\) # ((\u1|state~38_combout\) # ((\u1|state~32_combout\) # (\u1|state~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|state~35_combout\,
	datab => \u1|state~38_combout\,
	datac => \u1|state~32_combout\,
	datad => \u1|state~37_combout\,
	combout => \u1|state~39_combout\);

-- Location: LCCOMB_X13_Y1_N26
\u1|state~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~43_combout\ = (!\u1|ad_reset~q\ & (!\u1|state.READ_DONE~q\ & ((\u1|state~41_combout\) # (\u1|state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|state~41_combout\,
	datac => \u1|state.IDLE~q\,
	datad => \u1|state.READ_DONE~q\,
	combout => \u1|state~43_combout\);

-- Location: LCCOMB_X16_Y10_N6
\u3|txdata[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[0]~19_combout\ = (!\u3|uart_cnt\(14) & (!\u3|uart_cnt\(13) & (!\u3|uart_cnt\(12) & !\u3|uart_cnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_cnt\(14),
	datab => \u3|uart_cnt\(13),
	datac => \u3|uart_cnt\(12),
	datad => \u3|uart_cnt\(11),
	combout => \u3|txdata[0]~19_combout\);

-- Location: FF_X16_Y10_N31
\u3|uart_stat.001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|uart_stat~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|uart_stat.001~q\);

-- Location: LCCOMB_X16_Y10_N12
\u3|txdata[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[0]~21_combout\ = (!\u3|uart_cnt\(1) & (\rst_n~input_o\ & (\u3|uart_stat.001~q\ & !\u3|uart_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_cnt\(1),
	datab => \rst_n~input_o\,
	datac => \u3|uart_stat.001~q\,
	datad => \u3|uart_cnt\(2),
	combout => \u3|txdata[0]~21_combout\);

-- Location: LCCOMB_X21_Y7_N30
\u3|txdata~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~25_combout\ = (\u3|k\(2) & ((\u3|k\(0)) # ((!\u3|k\(4) & !\u3|k\(1))))) # (!\u3|k\(2) & (\u3|k\(4) & ((\u3|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(2),
	datab => \u3|k\(4),
	datac => \u3|k\(0),
	datad => \u3|k\(1),
	combout => \u3|txdata~25_combout\);

-- Location: LCCOMB_X21_Y7_N28
\u3|txdata~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~27_combout\ = (\u3|k\(5) & (((\u3|txdata~25_combout\)))) # (!\u3|k\(5) & (\u3|k\(2) $ ((!\u3|txdata[3]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(2),
	datab => \u3|txdata[3]~26_combout\,
	datac => \u3|txdata~25_combout\,
	datad => \u3|k\(5),
	combout => \u3|txdata~27_combout\);

-- Location: LCCOMB_X21_Y7_N18
\u3|txdata~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~28_combout\ = (\u3|k\(3) & ((\u3|txdata~272_combout\) # ((\u3|txdata~27_combout\ & !\u3|k\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(3),
	datab => \u3|txdata~27_combout\,
	datac => \u3|txdata~272_combout\,
	datad => \u3|k\(6),
	combout => \u3|txdata~28_combout\);

-- Location: LCCOMB_X21_Y7_N0
\u3|txdata~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~29_combout\ = (!\u3|k\(5) & ((\u3|k\(4) & ((!\u3|k\(1)))) # (!\u3|k\(4) & ((\u3|k\(6)) # (\u3|k\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(6),
	datab => \u3|k\(4),
	datac => \u3|k\(1),
	datad => \u3|k\(5),
	combout => \u3|txdata~29_combout\);

-- Location: LCCOMB_X21_Y7_N22
\u3|txdata~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~30_combout\ = (\u3|k\(0) & (((\u3|k\(1)) # (\u3|k\(5))))) # (!\u3|k\(0) & (\u3|k\(4) & (\u3|k\(1) & \u3|k\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(0),
	datab => \u3|k\(4),
	datac => \u3|k\(1),
	datad => \u3|k\(5),
	combout => \u3|txdata~30_combout\);

-- Location: LCCOMB_X21_Y7_N20
\u3|txdata~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~31_combout\ = (!\u3|k\(2) & ((\u3|txdata~29_combout\) # ((!\u3|k\(6) & \u3|txdata~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(6),
	datab => \u3|k\(2),
	datac => \u3|txdata~30_combout\,
	datad => \u3|txdata~29_combout\,
	combout => \u3|txdata~31_combout\);

-- Location: LCCOMB_X21_Y7_N2
\u3|txdata~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~32_combout\ = (\u3|k\(6) & (((\u3|k\(5))))) # (!\u3|k\(6) & ((\u3|txdata[3]~26_combout\ & ((!\u3|k\(5)))) # (!\u3|txdata[3]~26_combout\ & ((\u3|k\(0)) # (\u3|k\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(6),
	datab => \u3|txdata[3]~26_combout\,
	datac => \u3|k\(0),
	datad => \u3|k\(5),
	combout => \u3|txdata~32_combout\);

-- Location: LCCOMB_X21_Y7_N8
\u3|txdata~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~33_combout\ = (\u3|k\(0)) # (!\u3|k\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|k\(0),
	datad => \u3|k\(1),
	combout => \u3|txdata~33_combout\);

-- Location: LCCOMB_X21_Y7_N10
\u3|txdata~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~34_combout\ = (\u3|k\(6) & ((\u3|txdata~32_combout\ & ((\u3|txdata~33_combout\))) # (!\u3|txdata~32_combout\ & (\u3|txdata[3]~26_combout\)))) # (!\u3|k\(6) & (((\u3|txdata~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(6),
	datab => \u3|txdata[3]~26_combout\,
	datac => \u3|txdata~33_combout\,
	datad => \u3|txdata~32_combout\,
	combout => \u3|txdata~34_combout\);

-- Location: LCCOMB_X21_Y7_N12
\u3|txdata~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~35_combout\ = (!\u3|k\(3) & ((\u3|txdata~31_combout\) # ((\u3|k\(2) & \u3|txdata~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(3),
	datab => \u3|txdata~31_combout\,
	datac => \u3|k\(2),
	datad => \u3|txdata~34_combout\,
	combout => \u3|txdata~35_combout\);

-- Location: LCCOMB_X21_Y7_N4
\u3|txdata~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~36_combout\ = (\u3|Equal1~1_combout\ & ((\u3|txdata~28_combout\) # (\u3|txdata~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|txdata~28_combout\,
	datac => \u3|Equal1~1_combout\,
	datad => \u3|txdata~35_combout\,
	combout => \u3|txdata~36_combout\);

-- Location: LCCOMB_X16_Y13_N8
\u3|txdata~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~37_combout\ = (!\u3|k\(1) & ((\u3|k\(4) & (\u3|k\(5))) # (!\u3|k\(4) & (!\u3|k\(5) & \u3|uart_ad[65][3]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|k\(1),
	datac => \u3|k\(5),
	datad => \u3|uart_ad[65][3]~combout\,
	combout => \u3|txdata~37_combout\);

-- Location: LCCOMB_X22_Y13_N28
\u3|txdata~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~41_combout\ = (\u3|txdata[3]~40_combout\ & (\u3|uart_ad[105][3]~combout\ & (\u3|txdata[3]~39_combout\))) # (!\u3|txdata[3]~40_combout\ & (((\u3|uart_ad[75][3]~combout\) # (!\u3|txdata[3]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[105][3]~combout\,
	datab => \u3|txdata[3]~40_combout\,
	datac => \u3|txdata[3]~39_combout\,
	datad => \u3|uart_ad[75][3]~combout\,
	combout => \u3|txdata~41_combout\);

-- Location: LCCOMB_X22_Y13_N6
\u3|txdata~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~42_combout\ = (\u3|txdata[3]~38_combout\ & ((\u3|txdata~41_combout\ & ((\u3|uart_ad[89][3]~combout\))) # (!\u3|txdata~41_combout\ & (\u3|uart_ad[91][3]~combout\)))) # (!\u3|txdata[3]~38_combout\ & (((\u3|txdata~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~38_combout\,
	datab => \u3|uart_ad[91][3]~combout\,
	datac => \u3|uart_ad[89][3]~combout\,
	datad => \u3|txdata~41_combout\,
	combout => \u3|txdata~42_combout\);

-- Location: LCCOMB_X24_Y10_N30
\u3|txdata[3]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~45_combout\ = ((\u3|k\(5)) # (\u3|k\(4))) # (!\u3|k\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(6),
	datab => \u3|k\(5),
	datad => \u3|k\(4),
	combout => \u3|txdata[3]~45_combout\);

-- Location: LCCOMB_X22_Y10_N4
\u3|txdata~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~46_combout\ = (\u3|k\(1) & ((\u3|k\(5) & (\u3|uart_ad[47][3]~combout\)) # (!\u3|k\(5) & ((\u3|k\(4)))))) # (!\u3|k\(1) & (\u3|k\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(1),
	datab => \u3|k\(5),
	datac => \u3|uart_ad[47][3]~combout\,
	datad => \u3|k\(4),
	combout => \u3|txdata~46_combout\);

-- Location: LCCOMB_X22_Y10_N10
\u3|txdata[3]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~47_combout\ = ((\u3|k\(4) & (!\u3|k\(1) & !\u3|k\(5)))) # (!\u3|k\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(6),
	datab => \u3|k\(4),
	datac => \u3|k\(1),
	datad => \u3|k\(5),
	combout => \u3|txdata[3]~47_combout\);

-- Location: LCCOMB_X22_Y10_N6
\u3|txdata~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~49_combout\ = (\u3|txdata[3]~47_combout\ & ((\u3|txdata[3]~48_combout\ & ((\u3|uart_ad[93][3]~combout\))) # (!\u3|txdata[3]~48_combout\ & (\u3|txdata~46_combout\)))) # (!\u3|txdata[3]~47_combout\ & (!\u3|txdata[3]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~47_combout\,
	datab => \u3|txdata[3]~48_combout\,
	datac => \u3|txdata~46_combout\,
	datad => \u3|uart_ad[93][3]~combout\,
	combout => \u3|txdata~49_combout\);

-- Location: LCCOMB_X22_Y10_N12
\u3|txdata~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~50_combout\ = (\u3|txdata[3]~45_combout\ & (((\u3|txdata~49_combout\)))) # (!\u3|txdata[3]~45_combout\ & ((\u3|txdata~49_combout\ & ((\u3|uart_ad[77][3]~combout\))) # (!\u3|txdata~49_combout\ & (\u3|uart_ad[79][3]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[79][3]~combout\,
	datab => \u3|txdata[3]~45_combout\,
	datac => \u3|uart_ad[77][3]~combout\,
	datad => \u3|txdata~49_combout\,
	combout => \u3|txdata~50_combout\);

-- Location: LCCOMB_X25_Y10_N28
\u3|txdata~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~52_combout\ = (\u3|k\(1) & (\u3|k\(5) & (\u3|k\(4)))) # (!\u3|k\(1) & (!\u3|k\(5) & (!\u3|k\(4) & \u3|uart_ad[9][3]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(1),
	datab => \u3|k\(5),
	datac => \u3|k\(4),
	datad => \u3|uart_ad[9][3]~combout\,
	combout => \u3|txdata~52_combout\);

-- Location: LCCOMB_X22_Y10_N18
\u3|txdata~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~53_combout\ = (\u3|txdata[3]~51_combout\ & ((\u3|txdata[3]~44_combout\) # ((\u3|txdata~50_combout\)))) # (!\u3|txdata[3]~51_combout\ & (!\u3|txdata[3]~44_combout\ & (\u3|txdata~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~51_combout\,
	datab => \u3|txdata[3]~44_combout\,
	datac => \u3|txdata~52_combout\,
	datad => \u3|txdata~50_combout\,
	combout => \u3|txdata~53_combout\);

-- Location: LCCOMB_X22_Y10_N8
\u3|txdata~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~54_combout\ = (\u3|txdata[3]~44_combout\ & ((\u3|txdata~53_combout\ & (\u3|uart_ad[63][3]~combout\)) # (!\u3|txdata~53_combout\ & ((\u3|uart_ad[61][3]~combout\))))) # (!\u3|txdata[3]~44_combout\ & (((\u3|txdata~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[63][3]~combout\,
	datab => \u3|txdata[3]~44_combout\,
	datac => \u3|uart_ad[61][3]~combout\,
	datad => \u3|txdata~53_combout\,
	combout => \u3|txdata~54_combout\);

-- Location: LCCOMB_X21_Y9_N28
\u3|txdata~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~56_combout\ = (\u3|k\(1) & ((\u3|k\(4)) # ((\u3|uart_ad[35][3]~combout\)))) # (!\u3|k\(1) & (!\u3|k\(4) & (\u3|uart_ad[33][3]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(1),
	datab => \u3|k\(4),
	datac => \u3|uart_ad[33][3]~combout\,
	datad => \u3|uart_ad[35][3]~combout\,
	combout => \u3|txdata~56_combout\);

-- Location: LCCOMB_X21_Y9_N2
\u3|txdata~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~57_combout\ = (\u3|k\(4) & ((\u3|txdata~56_combout\ & ((\u3|uart_ad[51][3]~combout\))) # (!\u3|txdata~56_combout\ & (\u3|uart_ad[49][3]~combout\)))) # (!\u3|k\(4) & (((\u3|txdata~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[49][3]~combout\,
	datab => \u3|k\(4),
	datac => \u3|uart_ad[51][3]~combout\,
	datad => \u3|txdata~56_combout\,
	combout => \u3|txdata~57_combout\);

-- Location: LCCOMB_X22_Y10_N30
\u3|txdata[3]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~58_combout\ = (\u3|k\(5) & (((!\u3|k\(4) & !\u3|k\(1))) # (!\u3|k\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(2),
	datab => \u3|k\(4),
	datac => \u3|k\(1),
	datad => \u3|k\(5),
	combout => \u3|txdata[3]~58_combout\);

-- Location: LCCOMB_X23_Y14_N4
\u3|txdata~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~59_combout\ = (\u3|k\(4) & (\u3|k\(1))) # (!\u3|k\(4) & ((\u3|k\(1) & (\u3|uart_ad[7][3]~combout\)) # (!\u3|k\(1) & ((\u3|uart_ad[5][3]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|k\(1),
	datac => \u3|uart_ad[7][3]~combout\,
	datad => \u3|uart_ad[5][3]~combout\,
	combout => \u3|txdata~59_combout\);

-- Location: LCCOMB_X23_Y14_N26
\u3|txdata~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~60_combout\ = (\u3|k\(4) & ((\u3|txdata~59_combout\ & ((\u3|uart_ad[23][3]~combout\))) # (!\u3|txdata~59_combout\ & (\u3|uart_ad[21][3]~combout\)))) # (!\u3|k\(4) & (((\u3|txdata~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|uart_ad[21][3]~combout\,
	datac => \u3|txdata~59_combout\,
	datad => \u3|uart_ad[23][3]~combout\,
	combout => \u3|txdata~60_combout\);

-- Location: LCCOMB_X23_Y12_N28
\u3|txdata~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~61_combout\ = (\u3|k\(4) & ((\u3|uart_ad[19][3]~combout\) # (!\u3|k\(1)))) # (!\u3|k\(4) & (\u3|k\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|k\(1),
	datac => \u3|uart_ad[19][3]~combout\,
	combout => \u3|txdata~61_combout\);

-- Location: LCCOMB_X22_Y10_N16
\u3|txdata~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~62_combout\ = (\u3|k\(2) & (!\u3|k\(5) & ((\u3|txdata~60_combout\)))) # (!\u3|k\(2) & ((\u3|k\(5)) # ((\u3|txdata~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(2),
	datab => \u3|k\(5),
	datac => \u3|txdata~61_combout\,
	datad => \u3|txdata~60_combout\,
	combout => \u3|txdata~62_combout\);

-- Location: LCCOMB_X22_Y10_N2
\u3|txdata~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~63_combout\ = (\u3|txdata[3]~58_combout\ & ((\u3|txdata~62_combout\ & ((\u3|txdata~57_combout\))) # (!\u3|txdata~62_combout\ & (\u3|uart_ad[37][3]~combout\)))) # (!\u3|txdata[3]~58_combout\ & (((\u3|txdata~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[37][3]~combout\,
	datab => \u3|txdata[3]~58_combout\,
	datac => \u3|txdata~57_combout\,
	datad => \u3|txdata~62_combout\,
	combout => \u3|txdata~63_combout\);

-- Location: LCCOMB_X22_Y10_N24
\u3|txdata~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~64_combout\ = (\u3|txdata[3]~43_combout\ & (\u3|txdata[3]~55_combout\)) # (!\u3|txdata[3]~43_combout\ & ((\u3|txdata[3]~55_combout\ & (\u3|txdata~54_combout\)) # (!\u3|txdata[3]~55_combout\ & ((\u3|txdata~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~43_combout\,
	datab => \u3|txdata[3]~55_combout\,
	datac => \u3|txdata~54_combout\,
	datad => \u3|txdata~63_combout\,
	combout => \u3|txdata~64_combout\);

-- Location: LCCOMB_X22_Y10_N14
\u3|txdata~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~65_combout\ = (\u3|txdata[3]~43_combout\ & ((\u3|txdata~64_combout\ & (\u3|uart_ad[107][3]~combout\)) # (!\u3|txdata~64_combout\ & ((\u3|txdata~42_combout\))))) # (!\u3|txdata[3]~43_combout\ & (((\u3|txdata~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~43_combout\,
	datab => \u3|uart_ad[107][3]~combout\,
	datac => \u3|txdata~42_combout\,
	datad => \u3|txdata~64_combout\,
	combout => \u3|txdata~65_combout\);

-- Location: LCCOMB_X23_Y11_N30
\u3|txdata~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~67_combout\ = (\u3|k\(2) & (\u3|k\(5) & ((\u3|k\(4)) # (\u3|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(2),
	datab => \u3|k\(4),
	datac => \u3|k\(5),
	datad => \u3|k\(1),
	combout => \u3|txdata~67_combout\);

-- Location: LCCOMB_X17_Y11_N8
\u3|txdata~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~69_combout\ = (\u3|txdata~67_combout\) # ((!\u3|k\(2) & (\u3|txdata~68_combout\ & \u3|uart_ad[24][3]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(2),
	datab => \u3|txdata~67_combout\,
	datac => \u3|txdata~68_combout\,
	datad => \u3|uart_ad[24][3]~combout\,
	combout => \u3|txdata~69_combout\);

-- Location: LCCOMB_X23_Y11_N22
\u3|txdata[3]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~71_combout\ = (\u3|k\(6)) # ((\u3|txdata[3]~12_combout\ & (!\u3|k\(2) & \u3|k\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~12_combout\,
	datab => \u3|k\(6),
	datac => \u3|k\(2),
	datad => \u3|k\(1),
	combout => \u3|txdata[3]~71_combout\);

-- Location: LCCOMB_X17_Y11_N14
\u3|txdata~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~72_combout\ = (\u3|txdata[3]~71_combout\ & ((\u3|uart_ad[10][3]~combout\) # ((\u3|txdata[3]~70_combout\)))) # (!\u3|txdata[3]~71_combout\ & (((!\u3|txdata[3]~70_combout\ & \u3|uart_ad[8][3]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~71_combout\,
	datab => \u3|uart_ad[10][3]~combout\,
	datac => \u3|txdata[3]~70_combout\,
	datad => \u3|uart_ad[8][3]~combout\,
	combout => \u3|txdata~72_combout\);

-- Location: LCCOMB_X17_Y11_N28
\u3|txdata~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~74_combout\ = (\u3|k\(2) & (((\u3|uart_ad[78][3]~combout\) # (!\u3|k\(1))))) # (!\u3|k\(2) & ((\u3|k\(4)) # ((\u3|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(2),
	datab => \u3|k\(4),
	datac => \u3|k\(1),
	datad => \u3|uart_ad[78][3]~combout\,
	combout => \u3|txdata~74_combout\);

-- Location: LCCOMB_X17_Y11_N10
\u3|txdata~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~77_combout\ = (\u3|txdata[3]~75_combout\ & ((\u3|txdata[3]~76_combout\ & (\u3|uart_ad[106][3]~combout\)) # (!\u3|txdata[3]~76_combout\ & ((\u3|txdata~74_combout\))))) # (!\u3|txdata[3]~75_combout\ & (\u3|txdata[3]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~75_combout\,
	datab => \u3|txdata[3]~76_combout\,
	datac => \u3|uart_ad[106][3]~combout\,
	datad => \u3|txdata~74_combout\,
	combout => \u3|txdata~77_combout\);

-- Location: LCCOMB_X17_Y11_N16
\u3|txdata~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~78_combout\ = (\u3|txdata[3]~73_combout\ & ((\u3|txdata~77_combout\ & (\u3|uart_ad[94][3]~combout\)) # (!\u3|txdata~77_combout\ & ((\u3|uart_ad[92][3]~combout\))))) # (!\u3|txdata[3]~73_combout\ & (((\u3|txdata~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[94][3]~combout\,
	datab => \u3|uart_ad[92][3]~combout\,
	datac => \u3|txdata[3]~73_combout\,
	datad => \u3|txdata~77_combout\,
	combout => \u3|txdata~78_combout\);

-- Location: LCCOMB_X17_Y11_N30
\u3|txdata~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~79_combout\ = (\u3|txdata[3]~70_combout\ & ((\u3|txdata~72_combout\ & ((\u3|txdata~78_combout\))) # (!\u3|txdata~72_combout\ & (\u3|txdata~69_combout\)))) # (!\u3|txdata[3]~70_combout\ & (((\u3|txdata~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~70_combout\,
	datab => \u3|txdata~69_combout\,
	datac => \u3|txdata~72_combout\,
	datad => \u3|txdata~78_combout\,
	combout => \u3|txdata~79_combout\);

-- Location: LCCOMB_X18_Y10_N22
\u3|txdata~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~84_combout\ = (\u3|k\(2) & ((\u3|uart_ad[38][3]~combout\) # (!\u3|k\(5)))) # (!\u3|k\(2) & (\u3|k\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(2),
	datac => \u3|k\(5),
	datad => \u3|uart_ad[38][3]~combout\,
	combout => \u3|txdata~84_combout\);

-- Location: LCCOMB_X9_Y6_N8
\u3|txdata~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~85_combout\ = (!\u3|k\(2) & \u3|uart_ad[64][3]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|k\(2),
	datad => \u3|uart_ad[64][3]~combout\,
	combout => \u3|txdata~85_combout\);

-- Location: LCCOMB_X19_Y10_N14
\u3|txdata[3]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~86_combout\ = (\u3|k\(6) & (!\u3|k\(1) & ((!\u3|k\(2)) # (!\u3|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|k\(6),
	datac => \u3|k\(1),
	datad => \u3|k\(2),
	combout => \u3|txdata[3]~86_combout\);

-- Location: LCCOMB_X18_Y8_N20
\u3|txdata~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~87_combout\ = (\u3|k\(5) & (\u3|k\(2))) # (!\u3|k\(5) & (!\u3|k\(2) & (!\u3|k\(4) & \u3|uart_ad[66][3]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(5),
	datab => \u3|k\(2),
	datac => \u3|k\(4),
	datad => \u3|uart_ad[66][3]~combout\,
	combout => \u3|txdata~87_combout\);

-- Location: LCCOMB_X18_Y10_N4
\u3|txdata~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~88_combout\ = (!\u3|k\(2) & \u3|uart_ad[50][3]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(2),
	datad => \u3|uart_ad[50][3]~combout\,
	combout => \u3|txdata~88_combout\);

-- Location: LCCOMB_X18_Y9_N2
\u3|txdata~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~91_combout\ = (\u3|k\(2) & ((\u3|txdata[3]~90_combout\ & ((\u3|uart_ad[52][3]~combout\))) # (!\u3|txdata[3]~90_combout\ & (\u3|uart_ad[36][3]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(2),
	datab => \u3|uart_ad[36][3]~combout\,
	datac => \u3|uart_ad[52][3]~combout\,
	datad => \u3|txdata[3]~90_combout\,
	combout => \u3|txdata~91_combout\);

-- Location: LCCOMB_X18_Y10_N18
\u3|txdata~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~92_combout\ = (\u3|txdata[3]~26_combout\ & (!\u3|k\(5))) # (!\u3|txdata[3]~26_combout\ & ((\u3|txdata~91_combout\) # (\u3|k\(5) $ (\u3|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(5),
	datab => \u3|k\(2),
	datac => \u3|txdata[3]~26_combout\,
	datad => \u3|txdata~91_combout\,
	combout => \u3|txdata~92_combout\);

-- Location: LCCOMB_X18_Y10_N28
\u3|txdata~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~93_combout\ = (\u3|txdata[3]~89_combout\ & ((\u3|txdata~92_combout\ & (\u3|uart_ad[22][3]~combout\)) # (!\u3|txdata~92_combout\ & ((\u3|txdata~88_combout\))))) # (!\u3|txdata[3]~89_combout\ & (((\u3|txdata~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~89_combout\,
	datab => \u3|uart_ad[22][3]~combout\,
	datac => \u3|txdata~88_combout\,
	datad => \u3|txdata~92_combout\,
	combout => \u3|txdata~93_combout\);

-- Location: LCCOMB_X18_Y10_N26
\u3|txdata~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~96_combout\ = (\u3|txdata[3]~95_combout\ & (\u3|txdata[3]~94_combout\ & (\u3|txdata~87_combout\))) # (!\u3|txdata[3]~95_combout\ & (((\u3|txdata~93_combout\)) # (!\u3|txdata[3]~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~95_combout\,
	datab => \u3|txdata[3]~94_combout\,
	datac => \u3|txdata~87_combout\,
	datad => \u3|txdata~93_combout\,
	combout => \u3|txdata~96_combout\);

-- Location: LCCOMB_X18_Y10_N20
\u3|txdata~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~97_combout\ = (\u3|txdata[3]~86_combout\ & ((\u3|txdata~96_combout\ & ((\u3|txdata~85_combout\))) # (!\u3|txdata~96_combout\ & (\u3|uart_ad[80][3]~combout\)))) # (!\u3|txdata[3]~86_combout\ & (((\u3|txdata~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[80][3]~combout\,
	datab => \u3|txdata[3]~86_combout\,
	datac => \u3|txdata~96_combout\,
	datad => \u3|txdata~85_combout\,
	combout => \u3|txdata~97_combout\);

-- Location: LCCOMB_X18_Y10_N14
\u3|txdata~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~98_combout\ = (\u3|k\(4)) # (\u3|k\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|k\(4),
	datad => \u3|k\(2),
	combout => \u3|txdata~98_combout\);

-- Location: LCCOMB_X18_Y10_N16
\u3|txdata~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~99_combout\ = (\u3|k\(5) & ((\u3|txdata[3]~94_combout\ & ((\u3|txdata~97_combout\))) # (!\u3|txdata[3]~94_combout\ & (\u3|txdata~98_combout\)))) # (!\u3|k\(5) & (((\u3|txdata~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(5),
	datab => \u3|txdata[3]~94_combout\,
	datac => \u3|txdata~98_combout\,
	datad => \u3|txdata~97_combout\,
	combout => \u3|txdata~99_combout\);

-- Location: LCCOMB_X18_Y10_N10
\u3|txdata~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~100_combout\ = (\u3|k\(3) & (((!\u3|txdata[3]~82_combout\)))) # (!\u3|k\(3) & ((\u3|txdata[3]~82_combout\ & (\u3|txdata~84_combout\)) # (!\u3|txdata[3]~82_combout\ & ((\u3|txdata~99_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata~84_combout\,
	datab => \u3|k\(3),
	datac => \u3|txdata[3]~82_combout\,
	datad => \u3|txdata~99_combout\,
	combout => \u3|txdata~100_combout\);

-- Location: LCCOMB_X18_Y10_N8
\u3|txdata~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~101_combout\ = (\u3|txdata[3]~83_combout\ & ((\u3|txdata~100_combout\ & ((\u3|txdata~79_combout\))) # (!\u3|txdata~100_combout\ & (\u3|uart_ad[108][3]~combout\)))) # (!\u3|txdata[3]~83_combout\ & (((\u3|txdata~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[108][3]~combout\,
	datab => \u3|txdata[3]~83_combout\,
	datac => \u3|txdata~79_combout\,
	datad => \u3|txdata~100_combout\,
	combout => \u3|txdata~101_combout\);

-- Location: LCCOMB_X18_Y10_N2
\u3|txdata~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~102_combout\ = (\u3|txdata[3]~24_combout\ & (\u3|txdata[3]~66_combout\)) # (!\u3|txdata[3]~24_combout\ & ((\u3|txdata[3]~66_combout\ & ((\u3|txdata~65_combout\))) # (!\u3|txdata[3]~66_combout\ & (\u3|txdata~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~24_combout\,
	datab => \u3|txdata[3]~66_combout\,
	datac => \u3|txdata~101_combout\,
	datad => \u3|txdata~65_combout\,
	combout => \u3|txdata~102_combout\);

-- Location: LCCOMB_X21_Y12_N12
\u3|txdata~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~103_combout\ = (\u3|k\(5) & (((\u3|uart_ad[103][3]~combout\) # (!\u3|k\(1))))) # (!\u3|k\(5) & (\u3|k\(4) & ((\u3|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|k\(5),
	datac => \u3|uart_ad[103][3]~combout\,
	datad => \u3|k\(1),
	combout => \u3|txdata~103_combout\);

-- Location: LCCOMB_X18_Y10_N12
\u3|txdata~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~104_combout\ = (\u3|txdata[3]~24_combout\ & ((\u3|txdata~102_combout\ & ((\u3|txdata~103_combout\))) # (!\u3|txdata~102_combout\ & (\u3|txdata~37_combout\)))) # (!\u3|txdata[3]~24_combout\ & (((\u3|txdata~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~24_combout\,
	datab => \u3|txdata~37_combout\,
	datac => \u3|txdata~103_combout\,
	datad => \u3|txdata~102_combout\,
	combout => \u3|txdata~104_combout\);

-- Location: LCCOMB_X18_Y10_N0
\u3|txdata~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~105_combout\ = (\u3|txdata~104_combout\) # (!\u3|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|Equal1~1_combout\,
	datad => \u3|txdata~104_combout\,
	combout => \u3|txdata~105_combout\);

-- Location: LCCOMB_X23_Y7_N14
\u3|u1|cnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|cnt~7_combout\ = (!\u3|u1|cnt\(3) & !\u3|u1|cnt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|cnt\(3),
	datad => \u3|u1|cnt\(7),
	combout => \u3|u1|cnt~7_combout\);

-- Location: LCCOMB_X25_Y7_N22
\u3|u1|cnt~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|cnt~9_combout\ = (\u3|u1|cnt\(6) & (!\u3|u1|cnt\(3) & !\u3|u1|cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|cnt\(6),
	datac => \u3|u1|cnt\(3),
	datad => \u3|u1|cnt\(7),
	combout => \u3|u1|cnt~9_combout\);

-- Location: LCCOMB_X19_Y12_N28
\u3|txdata[2]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~109_combout\ = (!\u3|k\(5) & \u3|k\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|k\(5),
	datad => \u3|k\(3),
	combout => \u3|txdata[2]~109_combout\);

-- Location: LCCOMB_X19_Y12_N10
\u3|txdata~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~110_combout\ = (!\u3|k\(5) & (!\u3|k\(1) & \u3|uart_ad[80][2]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(5),
	datac => \u3|k\(1),
	datad => \u3|uart_ad[80][2]~combout\,
	combout => \u3|txdata~110_combout\);

-- Location: LCCOMB_X19_Y12_N4
\u3|txdata[2]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~111_combout\ = ((\u3|k\(1) & \u3|k\(5))) # (!\u3|k\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(1),
	datac => \u3|k\(5),
	datad => \u3|k\(3),
	combout => \u3|txdata[2]~111_combout\);

-- Location: LCCOMB_X19_Y12_N26
\u3|txdata[2]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~112_combout\ = (\u3|k\(3) & ((\u3|k\(4)) # (\u3|k\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datac => \u3|k\(5),
	datad => \u3|k\(3),
	combout => \u3|txdata[2]~112_combout\);

-- Location: LCCOMB_X19_Y12_N12
\u3|txdata~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~113_combout\ = (\u3|txdata[2]~112_combout\ & ((\u3|uart_ad[106][2]~combout\) # ((!\u3|txdata[2]~111_combout\)))) # (!\u3|txdata[2]~112_combout\ & (((\u3|txdata[2]~111_combout\ & \u3|txdata~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~112_combout\,
	datab => \u3|uart_ad[106][2]~combout\,
	datac => \u3|txdata[2]~111_combout\,
	datad => \u3|txdata~110_combout\,
	combout => \u3|txdata~113_combout\);

-- Location: LCCOMB_X21_Y12_N30
\u3|txdata~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~118_combout\ = (\u3|k\(3) & (((\u3|uart_ad[78][2]~combout\) # (!\u3|k\(1))))) # (!\u3|k\(3) & (\u3|k\(4) & ((\u3|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(3),
	datab => \u3|k\(4),
	datac => \u3|uart_ad[78][2]~combout\,
	datad => \u3|k\(1),
	combout => \u3|txdata~118_combout\);

-- Location: LCCOMB_X24_Y8_N12
\u3|txdata[2]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~134_combout\ = (\u3|k\(2) & (\u3|k\(5) & \u3|k\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(2),
	datac => \u3|k\(5),
	datad => \u3|k\(4),
	combout => \u3|txdata[2]~134_combout\);

-- Location: LCCOMB_X23_Y11_N24
\u3|txdata[2]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~140_combout\ = ((\u3|k\(1) & (!\u3|k\(2) & \u3|k\(5)))) # (!\u3|k\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(1),
	datab => \u3|k\(6),
	datac => \u3|k\(2),
	datad => \u3|k\(5),
	combout => \u3|txdata[2]~140_combout\);

-- Location: LCCOMB_X23_Y11_N26
\u3|txdata[2]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~141_combout\ = (\u3|k\(3) & \u3|txdata[2]~140_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|k\(3),
	datad => \u3|txdata[2]~140_combout\,
	combout => \u3|txdata[2]~141_combout\);

-- Location: LCCOMB_X23_Y12_N14
\u3|txdata~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~146_combout\ = (\u3|k\(4) & (\u3|uart_ad[19][2]~combout\ & \u3|k\(1))) # (!\u3|k\(4) & ((!\u3|k\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[19][2]~combout\,
	datac => \u3|k\(4),
	datad => \u3|k\(1),
	combout => \u3|txdata~146_combout\);

-- Location: LCCOMB_X24_Y9_N30
\u3|txdata~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~148_combout\ = (\u3|k\(1) & (!\u3|k\(4))) # (!\u3|k\(1) & ((\u3|k\(4)) # (\u3|uart_ad[37][2]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(1),
	datac => \u3|k\(4),
	datad => \u3|uart_ad[37][2]~combout\,
	combout => \u3|txdata~148_combout\);

-- Location: LCCOMB_X25_Y10_N10
\u3|txdata~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~156_combout\ = (\u3|uart_ad[18][2]~combout\ & (\u3|k\(4) & \u3|k\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[18][2]~combout\,
	datac => \u3|k\(4),
	datad => \u3|k\(1),
	combout => \u3|txdata~156_combout\);

-- Location: LCCOMB_X23_Y9_N2
\u3|txdata[2]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~162_combout\ = (\u3|k\(4)) # (!\u3|k\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(4),
	datad => \u3|k\(2),
	combout => \u3|txdata[2]~162_combout\);

-- Location: LCCOMB_X22_Y9_N26
\u3|txdata[2]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~164_combout\ = (\u3|k\(2) & (\u3|k\(4))) # (!\u3|k\(2) & ((!\u3|k\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|k\(1),
	datad => \u3|k\(2),
	combout => \u3|txdata[2]~164_combout\);

-- Location: LCCOMB_X23_Y9_N0
\u3|txdata[2]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~168_combout\ = (\u3|k\(4) & ((\u3|k\(3)) # (!\u3|k\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(4),
	datac => \u3|k\(3),
	datad => \u3|k\(2),
	combout => \u3|txdata[2]~168_combout\);

-- Location: LCCOMB_X18_Y8_N6
\u3|txdata~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~178_combout\ = (\u3|k\(1) & ((\u3|uart_ad[74][1]~combout\))) # (!\u3|k\(1) & (\u3|uart_ad[88][1]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[88][1]~combout\,
	datab => \u3|uart_ad[74][1]~combout\,
	datac => \u3|k\(1),
	combout => \u3|txdata~178_combout\);

-- Location: LCCOMB_X19_Y12_N18
\u3|txdata~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~179_combout\ = (\u3|k\(5) & (\u3|k\(4))) # (!\u3|k\(5) & (((!\u3|k\(1) & \u3|uart_ad[80][1]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|k\(1),
	datac => \u3|k\(5),
	datad => \u3|uart_ad[80][1]~combout\,
	combout => \u3|txdata~179_combout\);

-- Location: LCCOMB_X19_Y12_N24
\u3|txdata~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~180_combout\ = (\u3|txdata[2]~112_combout\ & ((\u3|uart_ad[106][1]~combout\) # ((!\u3|txdata[2]~111_combout\)))) # (!\u3|txdata[2]~112_combout\ & (((\u3|txdata[2]~111_combout\ & \u3|txdata~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~112_combout\,
	datab => \u3|uart_ad[106][1]~combout\,
	datac => \u3|txdata[2]~111_combout\,
	datad => \u3|txdata~179_combout\,
	combout => \u3|txdata~180_combout\);

-- Location: LCCOMB_X19_Y8_N18
\u3|txdata~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~181_combout\ = (\u3|txdata[2]~109_combout\ & ((\u3|txdata~178_combout\) # (\u3|k\(1) $ (!\u3|txdata~180_combout\)))) # (!\u3|txdata[2]~109_combout\ & (((\u3|txdata~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~109_combout\,
	datab => \u3|k\(1),
	datac => \u3|txdata~178_combout\,
	datad => \u3|txdata~180_combout\,
	combout => \u3|txdata~181_combout\);

-- Location: LCCOMB_X19_Y8_N20
\u3|txdata~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~182_combout\ = (\u3|txdata[2]~114_combout\ & (((\u3|txdata[2]~115_combout\) # (\u3|txdata~181_combout\)))) # (!\u3|txdata[2]~114_combout\ & (\u3|uart_ad[64][1]~combout\ & (!\u3|txdata[2]~115_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[64][1]~combout\,
	datab => \u3|txdata[2]~114_combout\,
	datac => \u3|txdata[2]~115_combout\,
	datad => \u3|txdata~181_combout\,
	combout => \u3|txdata~182_combout\);

-- Location: LCCOMB_X21_Y12_N4
\u3|txdata~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~183_combout\ = (\u3|k\(3) & ((\u3|uart_ad[78][1]~combout\) # ((!\u3|k\(1))))) # (!\u3|k\(3) & (((\u3|k\(4) & \u3|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(3),
	datab => \u3|uart_ad[78][1]~combout\,
	datac => \u3|k\(4),
	datad => \u3|k\(1),
	combout => \u3|txdata~183_combout\);

-- Location: LCCOMB_X21_Y12_N10
\u3|txdata~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~184_combout\ = (\u3|txdata[2]~120_combout\ & (\u3|uart_ad[102][1]~combout\ & ((\u3|txdata[2]~119_combout\)))) # (!\u3|txdata[2]~120_combout\ & (((\u3|txdata~183_combout\) # (!\u3|txdata[2]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[102][1]~combout\,
	datab => \u3|txdata[2]~120_combout\,
	datac => \u3|txdata~183_combout\,
	datad => \u3|txdata[2]~119_combout\,
	combout => \u3|txdata~184_combout\);

-- Location: LCCOMB_X21_Y12_N24
\u3|txdata~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~185_combout\ = (\u3|txdata~184_combout\ & (((\u3|uart_ad[92][1]~combout\) # (!\u3|txdata[2]~117_combout\)))) # (!\u3|txdata~184_combout\ & (\u3|uart_ad[94][1]~combout\ & (\u3|txdata[2]~117_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata~184_combout\,
	datab => \u3|uart_ad[94][1]~combout\,
	datac => \u3|txdata[2]~117_combout\,
	datad => \u3|uart_ad[92][1]~combout\,
	combout => \u3|txdata~185_combout\);

-- Location: LCCOMB_X19_Y8_N22
\u3|txdata~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~186_combout\ = (\u3|txdata~182_combout\ & (((\u3|txdata~185_combout\) # (!\u3|txdata[2]~115_combout\)))) # (!\u3|txdata~182_combout\ & (\u3|uart_ad[66][1]~combout\ & (\u3|txdata[2]~115_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[66][1]~combout\,
	datab => \u3|txdata~182_combout\,
	datac => \u3|txdata[2]~115_combout\,
	datad => \u3|txdata~185_combout\,
	combout => \u3|txdata~186_combout\);

-- Location: LCCOMB_X30_Y12_N20
\u3|txdata~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~208_combout\ = (\u3|uart_ad[22][1]~combout\) # (!\u3|k\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|k\(1),
	datad => \u3|uart_ad[22][1]~combout\,
	combout => \u3|txdata~208_combout\);

-- Location: LCCOMB_X22_Y13_N0
\u3|txdata~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~220_combout\ = (\u3|k\(5) & (((\u3|uart_ad[103][1]~combout\) # (!\u3|k\(1))))) # (!\u3|k\(5) & (\u3|k\(4) & (\u3|k\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(5),
	datab => \u3|k\(4),
	datac => \u3|k\(1),
	datad => \u3|uart_ad[103][1]~combout\,
	combout => \u3|txdata~220_combout\);

-- Location: LCCOMB_X23_Y7_N28
\u3|u1|presult~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|presult~0_combout\ = (\u3|u1|cnt\(5) & ((\u3|u1|Selector5~4_combout\ $ (\u3|u1|presult~q\)))) # (!\u3|u1|cnt\(5) & (\u3|txdata\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata\(0),
	datab => \u3|u1|cnt\(5),
	datac => \u3|u1|Selector5~4_combout\,
	datad => \u3|u1|presult~q\,
	combout => \u3|u1|presult~0_combout\);

-- Location: LCCOMB_X23_Y7_N18
\u3|u1|presult~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|presult~1_combout\ = (\u3|u1|cnt\(6) & (\u3|u1|presult~q\ $ ((\u3|u1|Selector5~1_combout\)))) # (!\u3|u1|cnt\(6) & (((\u3|u1|presult~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|presult~q\,
	datab => \u3|u1|Selector5~1_combout\,
	datac => \u3|u1|cnt\(6),
	datad => \u3|u1|presult~0_combout\,
	combout => \u3|u1|presult~1_combout\);

-- Location: LCCOMB_X23_Y7_N4
\u3|u1|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|Selector7~0_combout\ = (\u3|u1|cnt\(6) & (((!\u3|u1|cnt\(7))))) # (!\u3|u1|cnt\(6) & ((\u3|u1|cnt\(5) & ((!\u3|u1|cnt\(7)))) # (!\u3|u1|cnt\(5) & (\u3|u1|cnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|cnt\(6),
	datab => \u3|u1|cnt\(5),
	datac => \u3|u1|cnt\(4),
	datad => \u3|u1|cnt\(7),
	combout => \u3|u1|Selector7~0_combout\);

-- Location: LCCOMB_X23_Y7_N10
\u3|u1|presult~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|presult~2_combout\ = (\u3|u1|Equal0~0_combout\ & (!\u3|u1|cnt\(3) & (\u3|u1|Selector7~0_combout\ & \u3|u1|send~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|Equal0~0_combout\,
	datab => \u3|u1|cnt\(3),
	datac => \u3|u1|Selector7~0_combout\,
	datad => \u3|u1|send~q\,
	combout => \u3|u1|presult~2_combout\);

-- Location: LCCOMB_X23_Y7_N20
\u3|u1|presult~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|presult~3_combout\ = (\u3|u1|presult~2_combout\ & ((\u3|u1|presult~1_combout\))) # (!\u3|u1|presult~2_combout\ & (\u3|u1|presult~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|presult~2_combout\,
	datac => \u3|u1|presult~q\,
	datad => \u3|u1|presult~1_combout\,
	combout => \u3|u1|presult~3_combout\);

-- Location: FF_X24_Y7_N23
\u3|u1|idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|u1|idle~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|idle~q\);

-- Location: FF_X2_Y11_N27
\u3|u0|cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u3|u0|Add0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|cnt\(13));

-- Location: FF_X2_Y11_N31
\u3|u0|cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u3|u0|Add0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|cnt\(15));

-- Location: LCCOMB_X16_Y10_N22
\u3|uart_stat~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_stat~9_combout\ = (\u3|uart_stat.001~q\ & ((\u3|Equal3~2_combout\) # (\u3|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_stat.001~q\,
	datab => \u3|Equal3~2_combout\,
	datad => \u3|Equal1~1_combout\,
	combout => \u3|uart_stat~9_combout\);

-- Location: LCCOMB_X14_Y7_N12
\u3|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Equal0~1_combout\ = (\u3|Time_wait\(4) & (\u3|Time_wait\(6) & (\u3|Time_wait\(5) & \u3|Time_wait\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Time_wait\(4),
	datab => \u3|Time_wait\(6),
	datac => \u3|Time_wait\(5),
	datad => \u3|Time_wait\(7),
	combout => \u3|Equal0~1_combout\);

-- Location: LCCOMB_X16_Y10_N30
\u3|uart_stat~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_stat~10_combout\ = (\rst_n~input_o\ & ((\u3|uart_stat~9_combout\) # ((\u3|Equal0~4_combout\ & !\u3|uart_stat.000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal0~4_combout\,
	datab => \rst_n~input_o\,
	datac => \u3|uart_stat~9_combout\,
	datad => \u3|uart_stat.000~q\,
	combout => \u3|uart_stat~10_combout\);

-- Location: FF_X16_Y13_N27
\u2|bcd5_ist|resb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|addbcd4~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|resb\(3));

-- Location: FF_X21_Y16_N9
\u2|bcd7_ist|resd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|addbcd4~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|resd\(3));

-- Location: FF_X21_Y13_N13
\u2|bcd8_ist|resd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|addbcd4~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|resd\(3));

-- Location: FF_X29_Y10_N13
\u2|bcd6_ist|resb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|addbcd4~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|resb\(3));

-- Location: FF_X26_Y9_N13
\u2|bcd6_ist|resd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|addbcd4~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|resd\(3));

-- Location: FF_X19_Y15_N13
\u2|bcd7_ist|resb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|addbcd4~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|resb\(3));

-- Location: FF_X25_Y10_N9
\u2|bcd1_ist|resb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|addbcd4~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|resb\(3));

-- Location: FF_X24_Y8_N31
\u2|bcd5_ist|resd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|addbcd4~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|resd\(3));

-- Location: FF_X13_Y8_N5
\u2|bcd3_ist|resb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|addbcd4~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|resb\(3));

-- Location: FF_X23_Y10_N25
\u2|bcd4_ist|resd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|addbcd4~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|resd\(3));

-- Location: FF_X16_Y9_N9
\u2|bcd3_ist|resd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|addbcd4~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|resd\(3));

-- Location: FF_X18_Y6_N5
\u2|bcd4_ist|resb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|addbcd4~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|resb\(3));

-- Location: FF_X24_Y12_N9
\u2|bcd2_ist|resd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|addbcd4~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|resd\(3));

-- Location: FF_X23_Y14_N3
\u2|bcd1_ist|resd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|addbcd4~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|resd\(3));

-- Location: FF_X29_Y13_N29
\u2|bcd2_ist|resb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|addbcd4~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|resb\(3));

-- Location: FF_X11_Y13_N13
\u2|bcd8_ist|resb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|addbcd4~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|resb\(3));

-- Location: FF_X18_Y10_N7
\u2|bcd8_ist|resa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd8_ist|addbcd4~28_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|resa\(3));

-- Location: FF_X17_Y11_N19
\u2|bcd2_ist|resa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd2_ist|addbcd4~30_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|resa\(3));

-- Location: FF_X17_Y11_N1
\u2|bcd1_ist|resa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd1_ist|addbcd4~31_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|resa\(3));

-- Location: FF_X24_Y14_N1
\u2|bcd1_ist|resc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|addbcd4~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|resc\(3));

-- Location: FF_X17_Y11_N7
\u2|bcd7_ist|resa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd7_ist|addbcd4~30_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|resa\(3));

-- Location: FF_X18_Y16_N29
\u2|bcd7_ist|resc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|addbcd4~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|resc\(3));

-- Location: FF_X17_Y13_N1
\u2|bcd8_ist|resc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|addbcd4~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|resc\(3));

-- Location: FF_X29_Y9_N9
\u2|bcd6_ist|resc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|addbcd4~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|resc\(3));

-- Location: FF_X18_Y10_N25
\u2|bcd3_ist|resa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd3_ist|addbcd4~30_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|resa\(3));

-- Location: FF_X18_Y10_N31
\u2|bcd6_ist|resa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd6_ist|addbcd4~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|resa\(3));

-- Location: FF_X9_Y6_N3
\u2|bcd5_ist|resc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|addbcd4~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|resc\(3));

-- Location: FF_X18_Y8_N1
\u2|bcd5_ist|resa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd5_ist|addbcd4~34_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|resa\(3));

-- Location: FF_X28_Y12_N13
\u2|bcd2_ist|resc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|addbcd4~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|resc\(3));

-- Location: FF_X25_Y6_N13
\u2|bcd4_ist|resc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|addbcd4~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|resc\(3));

-- Location: FF_X18_Y9_N5
\u2|bcd4_ist|resa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd4_ist|addbcd4~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|resa\(3));

-- Location: FF_X18_Y9_N27
\u2|bcd3_ist|resc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|addbcd4~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|resc\(3));

-- Location: FF_X18_Y8_N3
\u2|ch7_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch7\(15),
	sload => VCC,
	ena => \u1|ALT_INV_ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_sig\(2));

-- Location: FF_X18_Y8_N29
\u2|ch6_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch6\(15),
	sload => VCC,
	ena => \u1|ALT_INV_ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_sig\(2));

-- Location: FF_X17_Y13_N19
\u2|bcd8_ist|resc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|addbcd4~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|resc\(2));

-- Location: FF_X19_Y12_N3
\u2|bcd6_ist|resa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd6_ist|addbcd4~35_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|resa\(2));

-- Location: FF_X9_Y6_N13
\u2|bcd5_ist|resc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|addbcd4~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|resc\(2));

-- Location: FF_X18_Y8_N13
\u2|bcd7_ist|resa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd7_ist|addbcd4~35_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|resa\(2));

-- Location: FF_X18_Y16_N3
\u2|bcd7_ist|resc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|addbcd4~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|resc\(2));

-- Location: FF_X30_Y9_N1
\u2|bcd6_ist|resc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|addbcd4~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|resc\(2));

-- Location: FF_X11_Y11_N13
\u2|bcd8_ist|resa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd8_ist|addbcd4~37_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|resa\(2));

-- Location: FF_X25_Y10_N3
\u2|bcd1_ist|resb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|addbcd4~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|resb\(2));

-- Location: FF_X23_Y14_N29
\u2|bcd1_ist|resd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|addbcd4~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|resd\(2));

-- Location: FF_X13_Y8_N19
\u2|bcd3_ist|resb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|addbcd4~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|resb\(2));

-- Location: FF_X21_Y10_N7
\u2|bcd1_ist|resa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd1_ist|addbcd4~38_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|resa\(2));

-- Location: FF_X19_Y5_N9
\u2|ch4_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_sig[2]~feeder_combout\,
	ena => \u1|ALT_INV_ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_sig\(2));

-- Location: FF_X23_Y6_N3
\u2|bcd4_ist|resc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|addbcd4~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|resc\(2));

-- Location: FF_X18_Y9_N25
\u2|ch3_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch3\(15),
	sload => VCC,
	ena => \u1|ALT_INV_ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_sig\(2));

-- Location: FF_X19_Y9_N7
\u2|bcd4_ist|resa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd4_ist|addbcd4~40_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|resa\(2));

-- Location: FF_X19_Y8_N11
\u2|bcd5_ist|resa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd5_ist|addbcd4~43_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|resa\(1));

-- Location: FF_X19_Y12_N21
\u2|bcd8_ist|resc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|addbcd4~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|resc\(1));

-- Location: FF_X19_Y12_N7
\u2|bcd6_ist|resa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd6_ist|addbcd4~42_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|resa\(1));

-- Location: FF_X9_Y6_N11
\u2|bcd5_ist|resc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|addbcd4~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|resc\(1));

-- Location: FF_X21_Y12_N17
\u2|bcd7_ist|resa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd7_ist|addbcd4~42_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|resa\(1));

-- Location: FF_X19_Y16_N5
\u2|bcd7_ist|resc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|addbcd4~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|resc\(1));

-- Location: FF_X21_Y12_N15
\u2|bcd6_ist|resc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|addbcd4~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|resc\(1));

-- Location: FF_X23_Y13_N1
\u2|bcd7_ist|resd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|addbcd4~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|resd\(1));

-- Location: FF_X22_Y13_N23
\u2|bcd8_ist|resd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|addbcd4~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|resd\(1));

-- Location: FF_X29_Y13_N3
\u2|bcd2_ist|resb[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|addbcd4~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|resb\(1));

-- Location: FF_X24_Y9_N19
\u2|bcd4_ist|resd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|addbcd4~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|resd\(1));

-- Location: FF_X12_Y13_N1
\u2|bcd8_ist|resb[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|addbcd4~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|resb\(1));

-- Location: FF_X30_Y12_N27
\u2|bcd2_ist|resc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|addbcd4~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|resc\(1));

-- Location: FF_X21_Y10_N11
\u2|bcd1_ist|resa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd1_ist|addbcd4~45_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|resa\(1));

-- Location: FF_X23_Y8_N7
\u2|bcd5_ist|resd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|Add20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|resd\(0));

-- Location: FF_X22_Y12_N21
\u2|bcd4_ist|resb[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|resb[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|resb\(0));

-- Location: FF_X12_Y11_N9
\u2|bcd8_ist|resb[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd8_ist|Add9~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|resb\(0));

-- Location: FF_X17_Y16_N11
\u2|bcd7_ist|resc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|Add15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|resc\(0));

-- Location: FF_X18_Y13_N7
\u2|bcd8_ist|resc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|Add15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|resc\(0));

-- Location: FF_X16_Y11_N27
\u2|bcd8_ist|resa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|resa\(0));

-- Location: FF_X19_Y11_N25
\u2|bcd3_ist|resa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|resa[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|resa\(0));

-- Location: FF_X16_Y11_N13
\u2|bcd2_ist|resc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd2_ist|Add15~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|resc\(0));

-- Location: FF_X16_Y11_N31
\u2|bcd4_ist|resa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a16\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|resa\(0));

-- Location: LCCOMB_X24_Y7_N10
\u3|u1|idle~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|idle~0_combout\ = (!\u3|u1|cnt\(3) & (!\u3|u1|WideOr10~0_combout\ & \u3|u1|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|cnt\(3),
	datac => \u3|u1|WideOr10~0_combout\,
	datad => \u3|u1|Equal0~0_combout\,
	combout => \u3|u1|idle~0_combout\);

-- Location: LCCOMB_X24_Y7_N22
\u3|u1|idle~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|idle~1_combout\ = (\u3|u1|send~q\ & ((\u3|u1|idle~0_combout\) # ((!\u3|u1|Equal0~2_combout\ & \u3|u1|idle~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|Equal0~2_combout\,
	datab => \u3|u1|send~q\,
	datac => \u3|u1|idle~q\,
	datad => \u3|u1|idle~0_combout\,
	combout => \u3|u1|idle~1_combout\);

-- Location: FF_X16_Y10_N27
\u3|uart_stat.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|uart_stat~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|uart_stat.010~q\);

-- Location: FF_X14_Y5_N27
\u2|bcd5_ist|rhexb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd5_ist|WideOr29~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexb\(3));

-- Location: FF_X14_Y5_N25
\u2|bcd5_ist|rhexb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd5_ist|WideOr30~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexb\(2));

-- Location: FF_X14_Y5_N3
\u2|bcd5_ist|rhexc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd5_ist|WideOr22~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexc\(2));

-- Location: FF_X14_Y5_N15
\u2|bcd5_ist|rhexd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd5_ist|WideOr12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexd\(3));

-- Location: FF_X14_Y5_N9
\u2|bcd5_ist|rhexd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd5_ist|WideOr13~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexd\(2));

-- Location: LCCOMB_X14_Y5_N20
\u2|bcd5_ist|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|LessThan1~0_combout\ = (\u2|bcd5_ist|Add3~6_combout\ & ((\u2|bcd5_ist|Add3~2_combout\) # (\u2|bcd5_ist|Add3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add3~2_combout\,
	datab => \u2|bcd5_ist|Add3~4_combout\,
	datad => \u2|bcd5_ist|Add3~6_combout\,
	combout => \u2|bcd5_ist|LessThan1~0_combout\);

-- Location: LCCOMB_X12_Y5_N12
\u2|bcd5_ist|addbcd4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~2_combout\ = (!\u2|bcd5_ist|Add3~8_combout\ & (!\u2|bcd5_ist|LessThan0~0_combout\ & ((!\u2|bcd5_ist|addbcd4~0_combout\) # (!\u2|bcd5_ist|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add3~8_combout\,
	datab => \u2|bcd5_ist|LessThan1~0_combout\,
	datac => \u2|bcd5_ist|LessThan0~0_combout\,
	datad => \u2|bcd5_ist|addbcd4~0_combout\,
	combout => \u2|bcd5_ist|addbcd4~2_combout\);

-- Location: FF_X12_Y5_N15
\u2|bcd5_ist|rhexb[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|WideOr27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexb\(5));

-- Location: LCCOMB_X12_Y5_N26
\u2|bcd5_ist|addbcd4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~6_combout\ = (\u2|bcd5_ist|addbcd4~1_combout\ & ((\u2|bcd5_ist|addbcd4~5_combout\ & ((\u2|bcd5_ist|Add4~6_combout\))) # (!\u2|bcd5_ist|addbcd4~5_combout\ & (\u2|bcd5_ist|Add6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add6~6_combout\,
	datab => \u2|bcd5_ist|addbcd4~5_combout\,
	datac => \u2|bcd5_ist|Add4~6_combout\,
	datad => \u2|bcd5_ist|addbcd4~1_combout\,
	combout => \u2|bcd5_ist|addbcd4~6_combout\);

-- Location: FF_X17_Y6_N5
\u2|bcd5_ist|rhexd[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|WideOr8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexd\(7));

-- Location: FF_X16_Y6_N11
\u2|bcd5_ist|rhexc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexc\(6));

-- Location: FF_X16_Y6_N13
\u2|bcd5_ist|rhexc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|WideOr19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexc\(5));

-- Location: LCCOMB_X12_Y6_N8
\u2|bcd5_ist|addbcd4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~9_combout\ = (\u2|bcd5_ist|LessThan3~0_combout\) # ((\u2|bcd5_ist|Add9~10_combout\) # (\u2|bcd5_ist|LessThan4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|LessThan3~0_combout\,
	datac => \u2|bcd5_ist|Add9~10_combout\,
	datad => \u2|bcd5_ist|LessThan4~0_combout\,
	combout => \u2|bcd5_ist|addbcd4~9_combout\);

-- Location: LCCOMB_X16_Y13_N12
\u2|bcd5_ist|addbcd4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~10_combout\ = (\u2|bcd5_ist|addbcd4~8_combout\ & (((\u2|bcd5_ist|addbcd4~9_combout\)))) # (!\u2|bcd5_ist|addbcd4~8_combout\ & (\u2|bcd5_ist|Add9~6_combout\ $ (((!\u2|bcd5_ist|Add9~4_combout\ & \u2|bcd5_ist|addbcd4~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add9~6_combout\,
	datab => \u2|bcd5_ist|Add9~4_combout\,
	datac => \u2|bcd5_ist|addbcd4~8_combout\,
	datad => \u2|bcd5_ist|addbcd4~9_combout\,
	combout => \u2|bcd5_ist|addbcd4~10_combout\);

-- Location: LCCOMB_X16_Y13_N26
\u2|bcd5_ist|addbcd4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~11_combout\ = (\u2|bcd5_ist|addbcd4~10_combout\ & ((\u2|bcd5_ist|Add10~4_combout\) # ((!\u2|bcd5_ist|addbcd4~8_combout\)))) # (!\u2|bcd5_ist|addbcd4~10_combout\ & (((\u2|bcd5_ist|addbcd4~8_combout\ & \u2|bcd5_ist|Add12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|addbcd4~10_combout\,
	datab => \u2|bcd5_ist|Add10~4_combout\,
	datac => \u2|bcd5_ist|addbcd4~8_combout\,
	datad => \u2|bcd5_ist|Add12~4_combout\,
	combout => \u2|bcd5_ist|addbcd4~11_combout\);

-- Location: FF_X17_Y14_N27
\u2|bcd7_ist|rhexd[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexd\(15));

-- Location: FF_X16_Y15_N17
\u2|bcd7_ist|rhexc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|Decoder2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexc\(11));

-- Location: FF_X14_Y15_N1
\u2|bcd7_ist|rhexb[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|WideOr23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexb\(9));

-- Location: FF_X14_Y15_N7
\u2|bcd7_ist|rhexb[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|WideOr25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexb\(7));

-- Location: FF_X12_Y15_N29
\u2|bcd7_ist|rhexb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd7_ist|WideOr29~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexb\(3));

-- Location: FF_X12_Y15_N27
\u2|bcd7_ist|rhexb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd7_ist|WideOr30~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexb\(2));

-- Location: FF_X12_Y15_N19
\u2|bcd7_ist|rhexc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd7_ist|WideOr21~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexc\(3));

-- Location: FF_X12_Y15_N17
\u2|bcd7_ist|rhexc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd7_ist|WideOr22~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexc\(2));

-- Location: FF_X12_Y15_N15
\u2|bcd7_ist|rhexc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd7_ist|WideOr20~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexc\(4));

-- Location: FF_X12_Y15_N9
\u2|bcd7_ist|rhexd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd7_ist|WideOr12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexd\(3));

-- Location: FF_X12_Y15_N5
\u2|bcd7_ist|rhexd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd7_ist|WideOr13~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexd\(2));

-- Location: LCCOMB_X12_Y15_N0
\u2|bcd7_ist|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|LessThan0~0_combout\ = (\u2|bcd7_ist|Add3~2_combout\ & (\u2|bcd7_ist|Add3~0_combout\ & (\u2|bcd7_ist|Add3~4_combout\ & \u2|bcd7_ist|Add3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add3~2_combout\,
	datab => \u2|bcd7_ist|Add3~0_combout\,
	datac => \u2|bcd7_ist|Add3~4_combout\,
	datad => \u2|bcd7_ist|Add3~6_combout\,
	combout => \u2|bcd7_ist|LessThan0~0_combout\);

-- Location: LCCOMB_X12_Y15_N2
\u2|bcd7_ist|addbcd4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~0_combout\ = (\u2|bcd7_ist|Add3~4_combout\ & (!\u2|bcd7_ist|Add3~6_combout\ & ((\u2|bcd7_ist|Add3~2_combout\) # (\u2|bcd7_ist|Add3~0_combout\)))) # (!\u2|bcd7_ist|Add3~4_combout\ & (!\u2|bcd7_ist|Add3~2_combout\ & 
-- ((\u2|bcd7_ist|Add3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add3~2_combout\,
	datab => \u2|bcd7_ist|Add3~0_combout\,
	datac => \u2|bcd7_ist|Add3~4_combout\,
	datad => \u2|bcd7_ist|Add3~6_combout\,
	combout => \u2|bcd7_ist|addbcd4~0_combout\);

-- Location: LCCOMB_X13_Y15_N24
\u2|bcd7_ist|addbcd4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~1_combout\ = (\u2|bcd7_ist|Add3~8_combout\) # ((\u2|bcd7_ist|LessThan0~0_combout\) # (\u2|bcd7_ist|addbcd4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add3~8_combout\,
	datac => \u2|bcd7_ist|LessThan0~0_combout\,
	datad => \u2|bcd7_ist|addbcd4~0_combout\,
	combout => \u2|bcd7_ist|addbcd4~1_combout\);

-- Location: LCCOMB_X13_Y15_N2
\u2|bcd7_ist|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|LessThan1~0_combout\ = (\u2|bcd7_ist|Add3~6_combout\ & ((\u2|bcd7_ist|Add3~4_combout\) # (\u2|bcd7_ist|Add3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add3~4_combout\,
	datac => \u2|bcd7_ist|Add3~2_combout\,
	datad => \u2|bcd7_ist|Add3~6_combout\,
	combout => \u2|bcd7_ist|LessThan1~0_combout\);

-- Location: LCCOMB_X13_Y15_N0
\u2|bcd7_ist|addbcd4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~2_combout\ = (!\u2|bcd7_ist|Add3~8_combout\ & (!\u2|bcd7_ist|LessThan0~0_combout\ & ((!\u2|bcd7_ist|addbcd4~0_combout\) # (!\u2|bcd7_ist|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add3~8_combout\,
	datab => \u2|bcd7_ist|LessThan1~0_combout\,
	datac => \u2|bcd7_ist|LessThan0~0_combout\,
	datad => \u2|bcd7_ist|addbcd4~0_combout\,
	combout => \u2|bcd7_ist|addbcd4~2_combout\);

-- Location: LCCOMB_X13_Y15_N18
\u2|bcd7_ist|addbcd4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~3_combout\ = (\u2|bcd7_ist|LessThan1~0_combout\) # ((\u2|bcd7_ist|Add6~8_combout\ & \u2|bcd7_ist|addbcd4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|LessThan1~0_combout\,
	datac => \u2|bcd7_ist|Add6~8_combout\,
	datad => \u2|bcd7_ist|addbcd4~1_combout\,
	combout => \u2|bcd7_ist|addbcd4~3_combout\);

-- Location: LCCOMB_X13_Y15_N26
\u2|bcd7_ist|addbcd4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~4_combout\ = (\u2|bcd7_ist|addbcd4~2_combout\ & (((\u2|bcd7_ist|addbcd4~3_combout\)))) # (!\u2|bcd7_ist|addbcd4~2_combout\ & (\u2|bcd7_ist|addbcd4~1_combout\ & (\u2|bcd7_ist|Add4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|addbcd4~1_combout\,
	datab => \u2|bcd7_ist|addbcd4~2_combout\,
	datac => \u2|bcd7_ist|Add4~8_combout\,
	datad => \u2|bcd7_ist|addbcd4~3_combout\,
	combout => \u2|bcd7_ist|addbcd4~4_combout\);

-- Location: LCCOMB_X13_Y15_N28
\u2|bcd7_ist|addbcd4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~5_combout\ = (\u2|bcd7_ist|Add3~8_combout\) # ((\u2|bcd7_ist|LessThan0~0_combout\) # (\u2|bcd7_ist|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add3~8_combout\,
	datac => \u2|bcd7_ist|LessThan0~0_combout\,
	datad => \u2|bcd7_ist|LessThan1~0_combout\,
	combout => \u2|bcd7_ist|addbcd4~5_combout\);

-- Location: LCCOMB_X13_Y15_N22
\u2|bcd7_ist|addbcd4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~6_combout\ = (\u2|bcd7_ist|addbcd4~1_combout\ & ((\u2|bcd7_ist|addbcd4~5_combout\ & ((\u2|bcd7_ist|Add4~6_combout\))) # (!\u2|bcd7_ist|addbcd4~5_combout\ & (\u2|bcd7_ist|Add6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add6~6_combout\,
	datab => \u2|bcd7_ist|addbcd4~1_combout\,
	datac => \u2|bcd7_ist|Add4~6_combout\,
	datad => \u2|bcd7_ist|addbcd4~5_combout\,
	combout => \u2|bcd7_ist|addbcd4~6_combout\);

-- Location: FF_X16_Y15_N11
\u2|bcd7_ist|rhexc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|WideOr17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexc\(7));

-- Location: FF_X17_Y14_N31
\u2|bcd7_ist|rhexd[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|WideOr9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexd\(6));

-- Location: FF_X17_Y14_N9
\u2|bcd7_ist|rhexd[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|WideOr10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexd\(5));

-- Location: LCCOMB_X17_Y15_N12
\u2|bcd7_ist|addbcd4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~13_combout\ = (\u2|bcd7_ist|Add10~6_combout\ & ((\u2|bcd7_ist|Add9~10_combout\) # ((\u2|bcd7_ist|LessThan3~0_combout\) # (\u2|bcd7_ist|LessThan4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add9~10_combout\,
	datab => \u2|bcd7_ist|LessThan3~0_combout\,
	datac => \u2|bcd7_ist|Add10~6_combout\,
	datad => \u2|bcd7_ist|LessThan4~0_combout\,
	combout => \u2|bcd7_ist|addbcd4~13_combout\);

-- Location: FF_X16_Y15_N1
\u2|bcd7_ist|rhexc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|WideOr14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexc\(10));

-- Location: FF_X16_Y15_N23
\u2|bcd7_ist|rhexc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexc\(9));

-- Location: LCCOMB_X17_Y16_N6
\u2|bcd7_ist|Add13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add13~2_combout\ = \u2|bcd7_ist|rhexb\(8) $ (((\u2|bcd7_ist|addbcd4~8_combout\ & ((\u2|bcd7_ist|addbcd4~12_combout\) # (\u2|bcd7_ist|addbcd4~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|addbcd4~8_combout\,
	datab => \u2|bcd7_ist|rhexb\(8),
	datac => \u2|bcd7_ist|addbcd4~12_combout\,
	datad => \u2|bcd7_ist|addbcd4~13_combout\,
	combout => \u2|bcd7_ist|Add13~2_combout\);

-- Location: FF_X17_Y14_N11
\u2|bcd7_ist|rhexd[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|rhexd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexd\(11));

-- Location: FF_X17_Y14_N19
\u2|bcd7_ist|rhexd[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexd\(9));

-- Location: LCCOMB_X19_Y16_N12
\u2|bcd7_ist|addbcd4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~17_combout\ = (!\u2|bcd7_ist|Add15~10_combout\ & (!\u2|bcd7_ist|LessThan6~0_combout\ & ((!\u2|bcd7_ist|LessThan7~0_combout\) # (!\u2|bcd7_ist|addbcd4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|addbcd4~15_combout\,
	datab => \u2|bcd7_ist|Add15~10_combout\,
	datac => \u2|bcd7_ist|LessThan7~0_combout\,
	datad => \u2|bcd7_ist|LessThan6~0_combout\,
	combout => \u2|bcd7_ist|addbcd4~17_combout\);

-- Location: FF_X16_Y15_N3
\u2|bcd7_ist|rhexc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd7_ist|rhex[2][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexc\(12));

-- Location: FF_X17_Y14_N3
\u2|bcd7_ist|rhexd[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexd\(13));

-- Location: LCCOMB_X19_Y16_N24
\u2|bcd7_ist|Add19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add19~2_combout\ = \u2|bcd7_ist|rhexc\(12) $ (((\u2|bcd7_ist|addbcd4~16_combout\ & ((\u2|bcd7_ist|addbcd4~20_combout\) # (\u2|bcd7_ist|addbcd4~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexc\(12),
	datab => \u2|bcd7_ist|addbcd4~16_combout\,
	datac => \u2|bcd7_ist|addbcd4~20_combout\,
	datad => \u2|bcd7_ist|addbcd4~21_combout\,
	combout => \u2|bcd7_ist|Add19~2_combout\);

-- Location: LCCOMB_X22_Y16_N26
\u2|bcd7_ist|addbcd4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~23_combout\ = (\u2|bcd7_ist|Add20~8_combout\ & ((\u2|bcd7_ist|Add20~4_combout\) # (\u2|bcd7_ist|Add20~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add20~4_combout\,
	datac => \u2|bcd7_ist|Add20~8_combout\,
	datad => \u2|bcd7_ist|Add20~6_combout\,
	combout => \u2|bcd7_ist|addbcd4~23_combout\);

-- Location: LCCOMB_X21_Y16_N8
\u2|bcd7_ist|addbcd4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~25_combout\ = (\u2|bcd7_ist|Add20~2_combout\ & (!\u2|bcd7_ist|Add20~4_combout\ & (\u2|bcd7_ist|Add20~8_combout\ & !\u2|bcd7_ist|Add20~6_combout\))) # (!\u2|bcd7_ist|Add20~2_combout\ & (\u2|bcd7_ist|Add20~6_combout\ & 
-- (\u2|bcd7_ist|Add20~4_combout\ $ (!\u2|bcd7_ist|Add20~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add20~4_combout\,
	datab => \u2|bcd7_ist|Add20~2_combout\,
	datac => \u2|bcd7_ist|Add20~8_combout\,
	datad => \u2|bcd7_ist|Add20~6_combout\,
	combout => \u2|bcd7_ist|addbcd4~25_combout\);

-- Location: FF_X28_Y7_N5
\u2|bcd6_ist|rhexd[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexd\(18));

-- Location: FF_X28_Y7_N23
\u2|bcd6_ist|rhexd[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexd\(15));

-- Location: FF_X29_Y9_N7
\u2|bcd6_ist|rhexc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd6_ist|rhex[2][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexc\(13));

-- Location: FF_X30_Y7_N5
\u2|bcd6_ist|rhexc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|Decoder2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexc\(11));

-- Location: FF_X31_Y8_N27
\u2|bcd6_ist|rhexb[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|WideOr23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexb\(9));

-- Location: FF_X28_Y8_N27
\u2|bcd6_ist|rhexb[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|WideOr26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexb\(6));

-- Location: FF_X30_Y10_N17
\u2|bcd6_ist|rhexb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd6_ist|WideOr29~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexb\(3));

-- Location: FF_X30_Y10_N5
\u2|bcd6_ist|rhexc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd6_ist|WideOr21~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexc\(3));

-- Location: FF_X30_Y10_N3
\u2|bcd6_ist|rhexc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd6_ist|WideOr22~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexc\(2));

-- Location: FF_X30_Y10_N27
\u2|bcd6_ist|rhexd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd6_ist|WideOr12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexd\(3));

-- Location: LCCOMB_X31_Y10_N0
\u2|bcd6_ist|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|LessThan1~0_combout\ = (\u2|bcd6_ist|Add3~6_combout\ & ((\u2|bcd6_ist|Add3~2_combout\) # (\u2|bcd6_ist|Add3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add3~2_combout\,
	datac => \u2|bcd6_ist|Add3~4_combout\,
	datad => \u2|bcd6_ist|Add3~6_combout\,
	combout => \u2|bcd6_ist|LessThan1~0_combout\);

-- Location: LCCOMB_X31_Y10_N18
\u2|bcd6_ist|addbcd4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~2_combout\ = (!\u2|bcd6_ist|Add3~8_combout\ & (!\u2|bcd6_ist|LessThan0~0_combout\ & ((!\u2|bcd6_ist|addbcd4~0_combout\) # (!\u2|bcd6_ist|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add3~8_combout\,
	datab => \u2|bcd6_ist|LessThan1~0_combout\,
	datac => \u2|bcd6_ist|LessThan0~0_combout\,
	datad => \u2|bcd6_ist|addbcd4~0_combout\,
	combout => \u2|bcd6_ist|addbcd4~2_combout\);

-- Location: LCCOMB_X30_Y8_N16
\u2|bcd6_ist|addbcd4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~3_combout\ = (\u2|bcd6_ist|LessThan1~0_combout\) # ((\u2|bcd6_ist|Add6~8_combout\ & \u2|bcd6_ist|addbcd4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|LessThan1~0_combout\,
	datac => \u2|bcd6_ist|Add6~8_combout\,
	datad => \u2|bcd6_ist|addbcd4~1_combout\,
	combout => \u2|bcd6_ist|addbcd4~3_combout\);

-- Location: LCCOMB_X30_Y8_N12
\u2|bcd6_ist|addbcd4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~4_combout\ = (\u2|bcd6_ist|addbcd4~2_combout\ & (((\u2|bcd6_ist|addbcd4~3_combout\)))) # (!\u2|bcd6_ist|addbcd4~2_combout\ & (\u2|bcd6_ist|addbcd4~1_combout\ & (\u2|bcd6_ist|Add4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|addbcd4~2_combout\,
	datab => \u2|bcd6_ist|addbcd4~1_combout\,
	datac => \u2|bcd6_ist|Add4~8_combout\,
	datad => \u2|bcd6_ist|addbcd4~3_combout\,
	combout => \u2|bcd6_ist|addbcd4~4_combout\);

-- Location: FF_X30_Y7_N31
\u2|bcd6_ist|rhexc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|WideOr17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexc\(7));

-- Location: FF_X29_Y7_N3
\u2|bcd6_ist|rhexd[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|WideOr9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexd\(6));

-- Location: FF_X29_Y7_N9
\u2|bcd6_ist|rhexd[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|WideOr10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexd\(5));

-- Location: LCCOMB_X29_Y8_N28
\u2|bcd6_ist|addbcd4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~9_combout\ = (!\u2|bcd6_ist|LessThan3~0_combout\ & (!\u2|bcd6_ist|Add9~10_combout\ & ((!\u2|bcd6_ist|addbcd4~7_combout\) # (!\u2|bcd6_ist|LessThan4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|LessThan4~0_combout\,
	datab => \u2|bcd6_ist|addbcd4~7_combout\,
	datac => \u2|bcd6_ist|LessThan3~0_combout\,
	datad => \u2|bcd6_ist|Add9~10_combout\,
	combout => \u2|bcd6_ist|addbcd4~9_combout\);

-- Location: LCCOMB_X29_Y8_N2
\u2|bcd6_ist|addbcd4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~10_combout\ = (\u2|bcd6_ist|LessThan4~0_combout\) # ((\u2|bcd6_ist|Add12~8_combout\ & \u2|bcd6_ist|addbcd4~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|LessThan4~0_combout\,
	datac => \u2|bcd6_ist|Add12~8_combout\,
	datad => \u2|bcd6_ist|addbcd4~8_combout\,
	combout => \u2|bcd6_ist|addbcd4~10_combout\);

-- Location: LCCOMB_X29_Y8_N0
\u2|bcd6_ist|addbcd4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~11_combout\ = (\u2|bcd6_ist|addbcd4~9_combout\ & (((\u2|bcd6_ist|addbcd4~10_combout\)))) # (!\u2|bcd6_ist|addbcd4~9_combout\ & (\u2|bcd6_ist|addbcd4~8_combout\ & (\u2|bcd6_ist|Add10~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|addbcd4~8_combout\,
	datab => \u2|bcd6_ist|addbcd4~9_combout\,
	datac => \u2|bcd6_ist|Add10~8_combout\,
	datad => \u2|bcd6_ist|addbcd4~10_combout\,
	combout => \u2|bcd6_ist|addbcd4~11_combout\);

-- Location: FF_X28_Y8_N15
\u2|bcd6_ist|rhexb[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|WideOr24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexb\(8));

-- Location: LCCOMB_X29_Y8_N6
\u2|bcd6_ist|addbcd4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~12_combout\ = (!\u2|bcd6_ist|LessThan4~0_combout\ & (!\u2|bcd6_ist|Add9~10_combout\ & (!\u2|bcd6_ist|LessThan3~0_combout\ & \u2|bcd6_ist|Add12~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|LessThan4~0_combout\,
	datab => \u2|bcd6_ist|Add9~10_combout\,
	datac => \u2|bcd6_ist|LessThan3~0_combout\,
	datad => \u2|bcd6_ist|Add12~6_combout\,
	combout => \u2|bcd6_ist|addbcd4~12_combout\);

-- Location: LCCOMB_X29_Y8_N4
\u2|bcd6_ist|addbcd4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~13_combout\ = (\u2|bcd6_ist|Add10~6_combout\ & ((\u2|bcd6_ist|LessThan4~0_combout\) # ((\u2|bcd6_ist|Add9~10_combout\) # (\u2|bcd6_ist|LessThan3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|LessThan4~0_combout\,
	datab => \u2|bcd6_ist|Add9~10_combout\,
	datac => \u2|bcd6_ist|LessThan3~0_combout\,
	datad => \u2|bcd6_ist|Add10~6_combout\,
	combout => \u2|bcd6_ist|addbcd4~13_combout\);

-- Location: LCCOMB_X29_Y8_N8
\u2|bcd6_ist|addbcd4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~14_combout\ = (\u2|bcd6_ist|addbcd4~8_combout\ & ((\u2|bcd6_ist|addbcd4~13_combout\) # (\u2|bcd6_ist|addbcd4~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|addbcd4~8_combout\,
	datac => \u2|bcd6_ist|addbcd4~13_combout\,
	datad => \u2|bcd6_ist|addbcd4~12_combout\,
	combout => \u2|bcd6_ist|addbcd4~14_combout\);

-- Location: LCCOMB_X29_Y8_N26
\u2|bcd6_ist|Add13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add13~0_combout\ = (\u2|bcd6_ist|rhexb\(9) & ((\u2|bcd6_ist|addbcd4~11_combout\) # ((\u2|bcd6_ist|rhexb\(8) & \u2|bcd6_ist|addbcd4~14_combout\)))) # (!\u2|bcd6_ist|rhexb\(9) & (\u2|bcd6_ist|rhexb\(8) & (\u2|bcd6_ist|addbcd4~14_combout\ & 
-- \u2|bcd6_ist|addbcd4~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhexb\(9),
	datab => \u2|bcd6_ist|rhexb\(8),
	datac => \u2|bcd6_ist|addbcd4~14_combout\,
	datad => \u2|bcd6_ist|addbcd4~11_combout\,
	combout => \u2|bcd6_ist|Add13~0_combout\);

-- Location: FF_X30_Y7_N7
\u2|bcd6_ist|rhexc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|WideOr14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexc\(10));

-- Location: LCCOMB_X29_Y8_N12
\u2|bcd6_ist|Add13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add13~1_combout\ = \u2|bcd6_ist|rhexb\(9) $ (\u2|bcd6_ist|addbcd4~11_combout\ $ (((\u2|bcd6_ist|rhexb\(8) & \u2|bcd6_ist|addbcd4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhexb\(8),
	datab => \u2|bcd6_ist|rhexb\(9),
	datac => \u2|bcd6_ist|addbcd4~14_combout\,
	datad => \u2|bcd6_ist|addbcd4~11_combout\,
	combout => \u2|bcd6_ist|Add13~1_combout\);

-- Location: FF_X30_Y7_N1
\u2|bcd6_ist|rhexc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexc\(9));

-- Location: LCCOMB_X29_Y8_N30
\u2|bcd6_ist|Add13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add13~2_combout\ = \u2|bcd6_ist|rhexb\(8) $ (((\u2|bcd6_ist|addbcd4~8_combout\ & ((\u2|bcd6_ist|addbcd4~13_combout\) # (\u2|bcd6_ist|addbcd4~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|addbcd4~8_combout\,
	datab => \u2|bcd6_ist|rhexb\(8),
	datac => \u2|bcd6_ist|addbcd4~13_combout\,
	datad => \u2|bcd6_ist|addbcd4~12_combout\,
	combout => \u2|bcd6_ist|Add13~2_combout\);

-- Location: FF_X30_Y7_N23
\u2|bcd6_ist|rhexc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexc\(8));

-- Location: FF_X29_Y7_N7
\u2|bcd6_ist|rhexd[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|rhexd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexd\(11));

-- Location: FF_X29_Y7_N13
\u2|bcd6_ist|rhexd[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexd\(10));

-- Location: FF_X29_Y7_N19
\u2|bcd6_ist|rhexd[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexd\(9));

-- Location: LCCOMB_X30_Y9_N30
\u2|bcd6_ist|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|LessThan6~0_combout\ = (\u2|bcd6_ist|Add15~8_combout\ & (\u2|bcd6_ist|Add15~2_combout\ & (\u2|bcd6_ist|Add15~4_combout\ & \u2|bcd6_ist|Add15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add15~8_combout\,
	datab => \u2|bcd6_ist|Add15~2_combout\,
	datac => \u2|bcd6_ist|Add15~4_combout\,
	datad => \u2|bcd6_ist|Add15~6_combout\,
	combout => \u2|bcd6_ist|LessThan6~0_combout\);

-- Location: LCCOMB_X29_Y9_N0
\u2|bcd6_ist|addbcd4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~15_combout\ = (\u2|bcd6_ist|Add15~6_combout\ & (!\u2|bcd6_ist|Add15~8_combout\ & ((\u2|bcd6_ist|Add15~2_combout\) # (\u2|bcd6_ist|Add15~4_combout\)))) # (!\u2|bcd6_ist|Add15~6_combout\ & (((!\u2|bcd6_ist|Add15~4_combout\ & 
-- \u2|bcd6_ist|Add15~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add15~2_combout\,
	datab => \u2|bcd6_ist|Add15~4_combout\,
	datac => \u2|bcd6_ist|Add15~6_combout\,
	datad => \u2|bcd6_ist|Add15~8_combout\,
	combout => \u2|bcd6_ist|addbcd4~15_combout\);

-- Location: LCCOMB_X29_Y9_N30
\u2|bcd6_ist|addbcd4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~16_combout\ = (\u2|bcd6_ist|Add15~10_combout\) # ((\u2|bcd6_ist|LessThan6~0_combout\) # (\u2|bcd6_ist|addbcd4~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add15~10_combout\,
	datac => \u2|bcd6_ist|LessThan6~0_combout\,
	datad => \u2|bcd6_ist|addbcd4~15_combout\,
	combout => \u2|bcd6_ist|addbcd4~16_combout\);

-- Location: LCCOMB_X29_Y9_N4
\u2|bcd6_ist|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|LessThan7~0_combout\ = (\u2|bcd6_ist|Add15~8_combout\ & ((\u2|bcd6_ist|Add15~4_combout\) # (\u2|bcd6_ist|Add15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add15~4_combout\,
	datac => \u2|bcd6_ist|Add15~6_combout\,
	datad => \u2|bcd6_ist|Add15~8_combout\,
	combout => \u2|bcd6_ist|LessThan7~0_combout\);

-- Location: LCCOMB_X29_Y9_N22
\u2|bcd6_ist|addbcd4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~17_combout\ = (!\u2|bcd6_ist|LessThan6~0_combout\ & (!\u2|bcd6_ist|Add15~10_combout\ & ((!\u2|bcd6_ist|LessThan7~0_combout\) # (!\u2|bcd6_ist|addbcd4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|LessThan6~0_combout\,
	datab => \u2|bcd6_ist|Add15~10_combout\,
	datac => \u2|bcd6_ist|addbcd4~15_combout\,
	datad => \u2|bcd6_ist|LessThan7~0_combout\,
	combout => \u2|bcd6_ist|addbcd4~17_combout\);

-- Location: LCCOMB_X29_Y9_N12
\u2|bcd6_ist|addbcd4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~18_combout\ = (\u2|bcd6_ist|LessThan7~0_combout\) # ((\u2|bcd6_ist|Add18~8_combout\ & \u2|bcd6_ist|addbcd4~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|LessThan7~0_combout\,
	datac => \u2|bcd6_ist|Add18~8_combout\,
	datad => \u2|bcd6_ist|addbcd4~16_combout\,
	combout => \u2|bcd6_ist|addbcd4~18_combout\);

-- Location: LCCOMB_X29_Y9_N2
\u2|bcd6_ist|addbcd4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~19_combout\ = (\u2|bcd6_ist|addbcd4~17_combout\ & (((\u2|bcd6_ist|addbcd4~18_combout\)))) # (!\u2|bcd6_ist|addbcd4~17_combout\ & (\u2|bcd6_ist|addbcd4~16_combout\ & (\u2|bcd6_ist|Add16~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|addbcd4~17_combout\,
	datab => \u2|bcd6_ist|addbcd4~16_combout\,
	datac => \u2|bcd6_ist|Add16~8_combout\,
	datad => \u2|bcd6_ist|addbcd4~18_combout\,
	combout => \u2|bcd6_ist|addbcd4~19_combout\);

-- Location: FF_X29_Y9_N21
\u2|bcd6_ist|rhexc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd6_ist|rhex[2][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexc\(12));

-- Location: LCCOMB_X29_Y9_N26
\u2|bcd6_ist|addbcd4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~20_combout\ = (!\u2|bcd6_ist|LessThan6~0_combout\ & (!\u2|bcd6_ist|Add15~10_combout\ & (\u2|bcd6_ist|Add18~6_combout\ & !\u2|bcd6_ist|LessThan7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|LessThan6~0_combout\,
	datab => \u2|bcd6_ist|Add15~10_combout\,
	datac => \u2|bcd6_ist|Add18~6_combout\,
	datad => \u2|bcd6_ist|LessThan7~0_combout\,
	combout => \u2|bcd6_ist|addbcd4~20_combout\);

-- Location: LCCOMB_X29_Y9_N28
\u2|bcd6_ist|addbcd4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~21_combout\ = (\u2|bcd6_ist|Add16~6_combout\ & ((\u2|bcd6_ist|LessThan6~0_combout\) # ((\u2|bcd6_ist|Add15~10_combout\) # (\u2|bcd6_ist|LessThan7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|LessThan6~0_combout\,
	datab => \u2|bcd6_ist|Add15~10_combout\,
	datac => \u2|bcd6_ist|LessThan7~0_combout\,
	datad => \u2|bcd6_ist|Add16~6_combout\,
	combout => \u2|bcd6_ist|addbcd4~21_combout\);

-- Location: LCCOMB_X29_Y9_N10
\u2|bcd6_ist|addbcd4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~22_combout\ = (\u2|bcd6_ist|addbcd4~16_combout\ & ((\u2|bcd6_ist|addbcd4~20_combout\) # (\u2|bcd6_ist|addbcd4~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|addbcd4~16_combout\,
	datac => \u2|bcd6_ist|addbcd4~20_combout\,
	datad => \u2|bcd6_ist|addbcd4~21_combout\,
	combout => \u2|bcd6_ist|addbcd4~22_combout\);

-- Location: LCCOMB_X29_Y9_N6
\u2|bcd6_ist|Add19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add19~0_combout\ = (\u2|bcd6_ist|addbcd4~19_combout\ & ((\u2|bcd6_ist|rhexc\(13)) # ((\u2|bcd6_ist|rhexc\(12) & \u2|bcd6_ist|addbcd4~22_combout\)))) # (!\u2|bcd6_ist|addbcd4~19_combout\ & (\u2|bcd6_ist|rhexc\(12) & (\u2|bcd6_ist|rhexc\(13) & 
-- \u2|bcd6_ist|addbcd4~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhexc\(12),
	datab => \u2|bcd6_ist|addbcd4~19_combout\,
	datac => \u2|bcd6_ist|rhexc\(13),
	datad => \u2|bcd6_ist|addbcd4~22_combout\,
	combout => \u2|bcd6_ist|Add19~0_combout\);

-- Location: LCCOMB_X25_Y9_N30
\u2|bcd6_ist|Add19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add19~1_combout\ = \u2|bcd6_ist|rhexc\(13) $ (\u2|bcd6_ist|addbcd4~19_combout\ $ (((\u2|bcd6_ist|rhexc\(12) & \u2|bcd6_ist|addbcd4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhexc\(13),
	datab => \u2|bcd6_ist|rhexc\(12),
	datac => \u2|bcd6_ist|addbcd4~19_combout\,
	datad => \u2|bcd6_ist|addbcd4~22_combout\,
	combout => \u2|bcd6_ist|Add19~1_combout\);

-- Location: LCCOMB_X29_Y9_N24
\u2|bcd6_ist|Add19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add19~2_combout\ = \u2|bcd6_ist|rhexc\(12) $ (((\u2|bcd6_ist|addbcd4~16_combout\ & ((\u2|bcd6_ist|addbcd4~20_combout\) # (\u2|bcd6_ist|addbcd4~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|addbcd4~16_combout\,
	datab => \u2|bcd6_ist|rhexc\(12),
	datac => \u2|bcd6_ist|addbcd4~20_combout\,
	datad => \u2|bcd6_ist|addbcd4~21_combout\,
	combout => \u2|bcd6_ist|Add19~2_combout\);

-- Location: LCCOMB_X25_Y9_N12
\u2|bcd6_ist|addbcd4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~23_combout\ = (\u2|bcd6_ist|Add20~8_combout\ & ((\u2|bcd6_ist|Add20~4_combout\) # (\u2|bcd6_ist|Add20~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add20~4_combout\,
	datac => \u2|bcd6_ist|Add20~8_combout\,
	datad => \u2|bcd6_ist|Add20~6_combout\,
	combout => \u2|bcd6_ist|addbcd4~23_combout\);

-- Location: LCCOMB_X25_Y9_N10
\u2|bcd6_ist|addbcd4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~24_combout\ = (\u2|bcd6_ist|Add20~4_combout\ & (\u2|bcd6_ist|Add20~6_combout\ & ((\u2|bcd6_ist|Add20~2_combout\) # (!\u2|bcd6_ist|Add20~8_combout\)))) # (!\u2|bcd6_ist|Add20~4_combout\ & ((\u2|bcd6_ist|Add20~8_combout\ & 
-- ((!\u2|bcd6_ist|Add20~6_combout\))) # (!\u2|bcd6_ist|Add20~8_combout\ & (\u2|bcd6_ist|Add20~2_combout\ & \u2|bcd6_ist|Add20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add20~2_combout\,
	datab => \u2|bcd6_ist|Add20~4_combout\,
	datac => \u2|bcd6_ist|Add20~8_combout\,
	datad => \u2|bcd6_ist|Add20~6_combout\,
	combout => \u2|bcd6_ist|addbcd4~24_combout\);

-- Location: FF_X16_Y13_N15
\u2|bcd8_ist|rhexc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|rhexc[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexc\(13));

-- Location: FF_X13_Y12_N1
\u2|bcd8_ist|rhexc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|Decoder2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexc\(11));

-- Location: FF_X12_Y14_N5
\u2|bcd8_ist|rhexb[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|WideOr23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexb\(9));

-- Location: FF_X12_Y14_N21
\u2|bcd8_ist|rhexb[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|WideOr26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexb\(6));

-- Location: FF_X14_Y11_N17
\u2|bcd8_ist|rhexb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd8_ist|WideOr29~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexb\(3));

-- Location: FF_X14_Y11_N15
\u2|bcd8_ist|rhexb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd8_ist|WideOr30~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexb\(2));

-- Location: FF_X14_Y11_N27
\u2|bcd8_ist|rhexc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd8_ist|WideOr21~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexc\(3));

-- Location: FF_X14_Y11_N25
\u2|bcd8_ist|rhexc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd8_ist|WideOr22~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexc\(2));

-- Location: LCCOMB_X12_Y11_N2
\u2|bcd8_ist|addbcd4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~2_combout\ = (\u2|bcd8_ist|Add3~8_combout\) # ((\u2|bcd8_ist|LessThan0~0_combout\) # ((\u2|bcd8_ist|addbcd4~0_combout\ & \u2|bcd8_ist|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|addbcd4~0_combout\,
	datab => \u2|bcd8_ist|Add3~8_combout\,
	datac => \u2|bcd8_ist|LessThan0~0_combout\,
	datad => \u2|bcd8_ist|LessThan1~0_combout\,
	combout => \u2|bcd8_ist|addbcd4~2_combout\);

-- Location: LCCOMB_X12_Y11_N0
\u2|bcd8_ist|addbcd4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~3_combout\ = (\u2|bcd8_ist|addbcd4~2_combout\ & ((\u2|bcd8_ist|Add4~8_combout\))) # (!\u2|bcd8_ist|addbcd4~2_combout\ & (\u2|bcd8_ist|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|addbcd4~2_combout\,
	datac => \u2|bcd8_ist|LessThan1~0_combout\,
	datad => \u2|bcd8_ist|Add4~8_combout\,
	combout => \u2|bcd8_ist|addbcd4~3_combout\);

-- Location: LCCOMB_X12_Y11_N6
\u2|bcd8_ist|addbcd4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~4_combout\ = (\u2|bcd8_ist|addbcd4~1_combout\ & ((\u2|bcd8_ist|addbcd4~3_combout\) # ((!\u2|bcd8_ist|addbcd4~2_combout\ & \u2|bcd8_ist|Add6~8_combout\)))) # (!\u2|bcd8_ist|addbcd4~1_combout\ & (!\u2|bcd8_ist|addbcd4~2_combout\ & 
-- ((\u2|bcd8_ist|addbcd4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|addbcd4~1_combout\,
	datab => \u2|bcd8_ist|addbcd4~2_combout\,
	datac => \u2|bcd8_ist|Add6~8_combout\,
	datad => \u2|bcd8_ist|addbcd4~3_combout\,
	combout => \u2|bcd8_ist|addbcd4~4_combout\);

-- Location: FF_X13_Y12_N23
\u2|bcd8_ist|rhexc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|WideOr17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexc\(7));

-- Location: FF_X17_Y12_N25
\u2|bcd8_ist|rhexd[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|WideOr9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexd\(6));

-- Location: FF_X17_Y12_N23
\u2|bcd8_ist|rhexd[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|WideOr10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexd\(5));

-- Location: LCCOMB_X13_Y13_N8
\u2|bcd8_ist|addbcd4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~9_combout\ = (\u2|bcd8_ist|Add9~10_combout\) # ((\u2|bcd8_ist|LessThan3~0_combout\) # ((\u2|bcd8_ist|LessThan4~0_combout\ & \u2|bcd8_ist|addbcd4~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|LessThan4~0_combout\,
	datab => \u2|bcd8_ist|addbcd4~7_combout\,
	datac => \u2|bcd8_ist|Add9~10_combout\,
	datad => \u2|bcd8_ist|LessThan3~0_combout\,
	combout => \u2|bcd8_ist|addbcd4~9_combout\);

-- Location: LCCOMB_X13_Y13_N2
\u2|bcd8_ist|addbcd4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~10_combout\ = (\u2|bcd8_ist|addbcd4~9_combout\ & ((\u2|bcd8_ist|Add10~8_combout\))) # (!\u2|bcd8_ist|addbcd4~9_combout\ & (\u2|bcd8_ist|LessThan4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|LessThan4~0_combout\,
	datac => \u2|bcd8_ist|addbcd4~9_combout\,
	datad => \u2|bcd8_ist|Add10~8_combout\,
	combout => \u2|bcd8_ist|addbcd4~10_combout\);

-- Location: LCCOMB_X13_Y13_N4
\u2|bcd8_ist|addbcd4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~11_combout\ = (\u2|bcd8_ist|addbcd4~8_combout\ & ((\u2|bcd8_ist|addbcd4~10_combout\) # ((\u2|bcd8_ist|Add12~8_combout\ & !\u2|bcd8_ist|addbcd4~9_combout\)))) # (!\u2|bcd8_ist|addbcd4~8_combout\ & (((!\u2|bcd8_ist|addbcd4~9_combout\ & 
-- \u2|bcd8_ist|addbcd4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|addbcd4~8_combout\,
	datab => \u2|bcd8_ist|Add12~8_combout\,
	datac => \u2|bcd8_ist|addbcd4~9_combout\,
	datad => \u2|bcd8_ist|addbcd4~10_combout\,
	combout => \u2|bcd8_ist|addbcd4~11_combout\);

-- Location: FF_X12_Y14_N13
\u2|bcd8_ist|rhexb[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|WideOr24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexb\(8));

-- Location: LCCOMB_X13_Y13_N26
\u2|bcd8_ist|addbcd4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~12_combout\ = (!\u2|bcd8_ist|LessThan4~0_combout\ & (!\u2|bcd8_ist|Add9~10_combout\ & (!\u2|bcd8_ist|LessThan3~0_combout\ & \u2|bcd8_ist|Add12~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|LessThan4~0_combout\,
	datab => \u2|bcd8_ist|Add9~10_combout\,
	datac => \u2|bcd8_ist|LessThan3~0_combout\,
	datad => \u2|bcd8_ist|Add12~6_combout\,
	combout => \u2|bcd8_ist|addbcd4~12_combout\);

-- Location: LCCOMB_X13_Y13_N12
\u2|bcd8_ist|addbcd4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~13_combout\ = (\u2|bcd8_ist|Add10~6_combout\ & ((\u2|bcd8_ist|LessThan4~0_combout\) # ((\u2|bcd8_ist|Add9~10_combout\) # (\u2|bcd8_ist|LessThan3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|LessThan4~0_combout\,
	datab => \u2|bcd8_ist|Add9~10_combout\,
	datac => \u2|bcd8_ist|LessThan3~0_combout\,
	datad => \u2|bcd8_ist|Add10~6_combout\,
	combout => \u2|bcd8_ist|addbcd4~13_combout\);

-- Location: LCCOMB_X13_Y13_N0
\u2|bcd8_ist|addbcd4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~14_combout\ = (\u2|bcd8_ist|addbcd4~8_combout\ & ((\u2|bcd8_ist|addbcd4~12_combout\) # (\u2|bcd8_ist|addbcd4~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|addbcd4~8_combout\,
	datac => \u2|bcd8_ist|addbcd4~12_combout\,
	datad => \u2|bcd8_ist|addbcd4~13_combout\,
	combout => \u2|bcd8_ist|addbcd4~14_combout\);

-- Location: LCCOMB_X13_Y13_N30
\u2|bcd8_ist|Add13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add13~0_combout\ = (\u2|bcd8_ist|rhexb\(9) & ((\u2|bcd8_ist|addbcd4~11_combout\) # ((\u2|bcd8_ist|rhexb\(8) & \u2|bcd8_ist|addbcd4~14_combout\)))) # (!\u2|bcd8_ist|rhexb\(9) & (\u2|bcd8_ist|rhexb\(8) & (\u2|bcd8_ist|addbcd4~11_combout\ & 
-- \u2|bcd8_ist|addbcd4~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhexb\(8),
	datab => \u2|bcd8_ist|rhexb\(9),
	datac => \u2|bcd8_ist|addbcd4~11_combout\,
	datad => \u2|bcd8_ist|addbcd4~14_combout\,
	combout => \u2|bcd8_ist|Add13~0_combout\);

-- Location: FF_X13_Y12_N3
\u2|bcd8_ist|rhexc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|WideOr14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexc\(10));

-- Location: LCCOMB_X13_Y13_N24
\u2|bcd8_ist|Add13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add13~1_combout\ = \u2|bcd8_ist|rhexb\(9) $ (\u2|bcd8_ist|addbcd4~11_combout\ $ (((\u2|bcd8_ist|rhexb\(8) & \u2|bcd8_ist|addbcd4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhexb\(8),
	datab => \u2|bcd8_ist|rhexb\(9),
	datac => \u2|bcd8_ist|addbcd4~11_combout\,
	datad => \u2|bcd8_ist|addbcd4~14_combout\,
	combout => \u2|bcd8_ist|Add13~1_combout\);

-- Location: FF_X13_Y12_N21
\u2|bcd8_ist|rhexc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexc\(9));

-- Location: LCCOMB_X13_Y13_N10
\u2|bcd8_ist|Add13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add13~2_combout\ = \u2|bcd8_ist|rhexb\(8) $ (((\u2|bcd8_ist|addbcd4~8_combout\ & ((\u2|bcd8_ist|addbcd4~12_combout\) # (\u2|bcd8_ist|addbcd4~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhexb\(8),
	datab => \u2|bcd8_ist|addbcd4~8_combout\,
	datac => \u2|bcd8_ist|addbcd4~12_combout\,
	datad => \u2|bcd8_ist|addbcd4~13_combout\,
	combout => \u2|bcd8_ist|Add13~2_combout\);

-- Location: FF_X13_Y12_N19
\u2|bcd8_ist|rhexc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexc\(8));

-- Location: FF_X17_Y12_N1
\u2|bcd8_ist|rhexd[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|rhexd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexd\(11));

-- Location: FF_X17_Y12_N11
\u2|bcd8_ist|rhexd[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexd\(10));

-- Location: FF_X17_Y12_N13
\u2|bcd8_ist|rhexd[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexd\(9));

-- Location: FF_X17_Y12_N3
\u2|bcd8_ist|rhexd[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|WideOr7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexd\(8));

-- Location: LCCOMB_X18_Y13_N4
\u2|bcd8_ist|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|LessThan6~0_combout\ = (\u2|bcd8_ist|Add15~4_combout\ & (\u2|bcd8_ist|Add15~2_combout\ & (\u2|bcd8_ist|Add15~8_combout\ & \u2|bcd8_ist|Add15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add15~4_combout\,
	datab => \u2|bcd8_ist|Add15~2_combout\,
	datac => \u2|bcd8_ist|Add15~8_combout\,
	datad => \u2|bcd8_ist|Add15~6_combout\,
	combout => \u2|bcd8_ist|LessThan6~0_combout\);

-- Location: LCCOMB_X18_Y13_N2
\u2|bcd8_ist|addbcd4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~15_combout\ = (\u2|bcd8_ist|Add15~8_combout\ & (!\u2|bcd8_ist|Add15~4_combout\ & ((!\u2|bcd8_ist|Add15~6_combout\)))) # (!\u2|bcd8_ist|Add15~8_combout\ & (\u2|bcd8_ist|Add15~6_combout\ & ((\u2|bcd8_ist|Add15~4_combout\) # 
-- (\u2|bcd8_ist|Add15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add15~4_combout\,
	datab => \u2|bcd8_ist|Add15~2_combout\,
	datac => \u2|bcd8_ist|Add15~8_combout\,
	datad => \u2|bcd8_ist|Add15~6_combout\,
	combout => \u2|bcd8_ist|addbcd4~15_combout\);

-- Location: LCCOMB_X18_Y13_N0
\u2|bcd8_ist|addbcd4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~16_combout\ = (\u2|bcd8_ist|Add15~10_combout\) # ((\u2|bcd8_ist|LessThan6~0_combout\) # (\u2|bcd8_ist|addbcd4~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|Add15~10_combout\,
	datac => \u2|bcd8_ist|LessThan6~0_combout\,
	datad => \u2|bcd8_ist|addbcd4~15_combout\,
	combout => \u2|bcd8_ist|addbcd4~16_combout\);

-- Location: LCCOMB_X18_Y13_N18
\u2|bcd8_ist|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|LessThan7~0_combout\ = (\u2|bcd8_ist|Add15~8_combout\ & ((\u2|bcd8_ist|Add15~4_combout\) # (\u2|bcd8_ist|Add15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add15~4_combout\,
	datac => \u2|bcd8_ist|Add15~8_combout\,
	datad => \u2|bcd8_ist|Add15~6_combout\,
	combout => \u2|bcd8_ist|LessThan7~0_combout\);

-- Location: LCCOMB_X19_Y13_N8
\u2|bcd8_ist|addbcd4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~17_combout\ = (\u2|bcd8_ist|Add15~10_combout\) # ((\u2|bcd8_ist|LessThan6~0_combout\) # ((\u2|bcd8_ist|LessThan7~0_combout\ & \u2|bcd8_ist|addbcd4~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add15~10_combout\,
	datab => \u2|bcd8_ist|LessThan7~0_combout\,
	datac => \u2|bcd8_ist|LessThan6~0_combout\,
	datad => \u2|bcd8_ist|addbcd4~15_combout\,
	combout => \u2|bcd8_ist|addbcd4~17_combout\);

-- Location: LCCOMB_X19_Y13_N18
\u2|bcd8_ist|addbcd4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~18_combout\ = (\u2|bcd8_ist|addbcd4~17_combout\ & ((\u2|bcd8_ist|Add16~8_combout\))) # (!\u2|bcd8_ist|addbcd4~17_combout\ & (\u2|bcd8_ist|LessThan7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|LessThan7~0_combout\,
	datac => \u2|bcd8_ist|addbcd4~17_combout\,
	datad => \u2|bcd8_ist|Add16~8_combout\,
	combout => \u2|bcd8_ist|addbcd4~18_combout\);

-- Location: LCCOMB_X19_Y13_N4
\u2|bcd8_ist|addbcd4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~19_combout\ = (\u2|bcd8_ist|addbcd4~16_combout\ & ((\u2|bcd8_ist|addbcd4~18_combout\) # ((!\u2|bcd8_ist|addbcd4~17_combout\ & \u2|bcd8_ist|Add18~8_combout\)))) # (!\u2|bcd8_ist|addbcd4~16_combout\ & (!\u2|bcd8_ist|addbcd4~17_combout\ 
-- & ((\u2|bcd8_ist|addbcd4~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|addbcd4~16_combout\,
	datab => \u2|bcd8_ist|addbcd4~17_combout\,
	datac => \u2|bcd8_ist|Add18~8_combout\,
	datad => \u2|bcd8_ist|addbcd4~18_combout\,
	combout => \u2|bcd8_ist|addbcd4~19_combout\);

-- Location: FF_X19_Y13_N11
\u2|bcd8_ist|rhexc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd8_ist|rhex[2][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexc\(12));

-- Location: LCCOMB_X19_Y13_N12
\u2|bcd8_ist|addbcd4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~20_combout\ = (!\u2|bcd8_ist|Add15~10_combout\ & (!\u2|bcd8_ist|LessThan7~0_combout\ & (!\u2|bcd8_ist|LessThan6~0_combout\ & \u2|bcd8_ist|Add18~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add15~10_combout\,
	datab => \u2|bcd8_ist|LessThan7~0_combout\,
	datac => \u2|bcd8_ist|LessThan6~0_combout\,
	datad => \u2|bcd8_ist|Add18~6_combout\,
	combout => \u2|bcd8_ist|addbcd4~20_combout\);

-- Location: LCCOMB_X19_Y13_N26
\u2|bcd8_ist|addbcd4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~21_combout\ = (\u2|bcd8_ist|Add16~6_combout\ & ((\u2|bcd8_ist|Add15~10_combout\) # ((\u2|bcd8_ist|LessThan7~0_combout\) # (\u2|bcd8_ist|LessThan6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add15~10_combout\,
	datab => \u2|bcd8_ist|LessThan7~0_combout\,
	datac => \u2|bcd8_ist|LessThan6~0_combout\,
	datad => \u2|bcd8_ist|Add16~6_combout\,
	combout => \u2|bcd8_ist|addbcd4~21_combout\);

-- Location: LCCOMB_X19_Y13_N20
\u2|bcd8_ist|addbcd4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~22_combout\ = (\u2|bcd8_ist|addbcd4~16_combout\ & ((\u2|bcd8_ist|addbcd4~21_combout\) # (\u2|bcd8_ist|addbcd4~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|addbcd4~16_combout\,
	datac => \u2|bcd8_ist|addbcd4~21_combout\,
	datad => \u2|bcd8_ist|addbcd4~20_combout\,
	combout => \u2|bcd8_ist|addbcd4~22_combout\);

-- Location: LCCOMB_X19_Y13_N22
\u2|bcd8_ist|Add19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add19~0_combout\ = (\u2|bcd8_ist|rhexc\(13) & ((\u2|bcd8_ist|addbcd4~19_combout\) # ((\u2|bcd8_ist|rhexc\(12) & \u2|bcd8_ist|addbcd4~22_combout\)))) # (!\u2|bcd8_ist|rhexc\(13) & (\u2|bcd8_ist|rhexc\(12) & (\u2|bcd8_ist|addbcd4~19_combout\ & 
-- \u2|bcd8_ist|addbcd4~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhexc\(12),
	datab => \u2|bcd8_ist|rhexc\(13),
	datac => \u2|bcd8_ist|addbcd4~19_combout\,
	datad => \u2|bcd8_ist|addbcd4~22_combout\,
	combout => \u2|bcd8_ist|Add19~0_combout\);

-- Location: LCCOMB_X21_Y13_N26
\u2|bcd8_ist|Add19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add19~1_combout\ = \u2|bcd8_ist|rhexc\(13) $ (\u2|bcd8_ist|addbcd4~19_combout\ $ (((\u2|bcd8_ist|rhexc\(12) & \u2|bcd8_ist|addbcd4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhexc\(13),
	datab => \u2|bcd8_ist|rhexc\(12),
	datac => \u2|bcd8_ist|addbcd4~19_combout\,
	datad => \u2|bcd8_ist|addbcd4~22_combout\,
	combout => \u2|bcd8_ist|Add19~1_combout\);

-- Location: LCCOMB_X19_Y13_N24
\u2|bcd8_ist|Add19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add19~2_combout\ = \u2|bcd8_ist|rhexc\(12) $ (((\u2|bcd8_ist|addbcd4~16_combout\ & ((\u2|bcd8_ist|addbcd4~21_combout\) # (\u2|bcd8_ist|addbcd4~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|addbcd4~16_combout\,
	datab => \u2|bcd8_ist|rhexc\(12),
	datac => \u2|bcd8_ist|addbcd4~21_combout\,
	datad => \u2|bcd8_ist|addbcd4~20_combout\,
	combout => \u2|bcd8_ist|Add19~2_combout\);

-- Location: LCCOMB_X21_Y13_N12
\u2|bcd8_ist|addbcd4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~23_combout\ = (\u2|bcd8_ist|Add20~2_combout\ & (!\u2|bcd8_ist|Add20~4_combout\ & (\u2|bcd8_ist|Add20~8_combout\ & !\u2|bcd8_ist|Add20~6_combout\))) # (!\u2|bcd8_ist|Add20~2_combout\ & (\u2|bcd8_ist|Add20~6_combout\ & 
-- (\u2|bcd8_ist|Add20~4_combout\ $ (!\u2|bcd8_ist|Add20~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add20~4_combout\,
	datab => \u2|bcd8_ist|Add20~2_combout\,
	datac => \u2|bcd8_ist|Add20~8_combout\,
	datad => \u2|bcd8_ist|Add20~6_combout\,
	combout => \u2|bcd8_ist|addbcd4~23_combout\);

-- Location: FF_X17_Y8_N21
\u2|bcd5_ist|rhexd[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexd\(18));

-- Location: FF_X17_Y8_N23
\u2|bcd5_ist|rhexd[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexd\(15));

-- Location: FF_X16_Y6_N27
\u2|bcd5_ist|rhexc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|rhexc[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexc\(13));

-- Location: FF_X11_Y5_N5
\u2|bcd5_ist|rhexb[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|WideOr23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexb\(9));

-- Location: LCCOMB_X12_Y6_N6
\u2|bcd5_ist|addbcd4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~12_combout\ = (!\u2|bcd5_ist|LessThan3~0_combout\ & (!\u2|bcd5_ist|Add9~10_combout\ & ((!\u2|bcd5_ist|LessThan4~0_combout\) # (!\u2|bcd5_ist|addbcd4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|addbcd4~7_combout\,
	datab => \u2|bcd5_ist|LessThan3~0_combout\,
	datac => \u2|bcd5_ist|Add9~10_combout\,
	datad => \u2|bcd5_ist|LessThan4~0_combout\,
	combout => \u2|bcd5_ist|addbcd4~12_combout\);

-- Location: FF_X16_Y6_N17
\u2|bcd5_ist|rhexc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|WideOr14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexc\(10));

-- Location: LCCOMB_X12_Y6_N10
\u2|bcd5_ist|Add13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add13~1_combout\ = \u2|bcd5_ist|rhexb\(9) $ (\u2|bcd5_ist|addbcd4~14_combout\ $ (((\u2|bcd5_ist|rhexb\(8) & \u2|bcd5_ist|addbcd4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexb\(9),
	datab => \u2|bcd5_ist|rhexb\(8),
	datac => \u2|bcd5_ist|addbcd4~16_combout\,
	datad => \u2|bcd5_ist|addbcd4~14_combout\,
	combout => \u2|bcd5_ist|Add13~1_combout\);

-- Location: LCCOMB_X12_Y6_N0
\u2|bcd5_ist|addbcd4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~17_combout\ = (!\u2|bcd5_ist|Add9~10_combout\ & (!\u2|bcd5_ist|LessThan4~0_combout\ & (!\u2|bcd5_ist|LessThan3~0_combout\ & \u2|bcd5_ist|Add12~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add9~10_combout\,
	datab => \u2|bcd5_ist|LessThan4~0_combout\,
	datac => \u2|bcd5_ist|LessThan3~0_combout\,
	datad => \u2|bcd5_ist|Add12~6_combout\,
	combout => \u2|bcd5_ist|addbcd4~17_combout\);

-- Location: LCCOMB_X12_Y6_N2
\u2|bcd5_ist|addbcd4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~18_combout\ = (\u2|bcd5_ist|Add10~6_combout\ & ((\u2|bcd5_ist|Add9~10_combout\) # ((\u2|bcd5_ist|LessThan4~0_combout\) # (\u2|bcd5_ist|LessThan3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add9~10_combout\,
	datab => \u2|bcd5_ist|LessThan4~0_combout\,
	datac => \u2|bcd5_ist|LessThan3~0_combout\,
	datad => \u2|bcd5_ist|Add10~6_combout\,
	combout => \u2|bcd5_ist|addbcd4~18_combout\);

-- Location: LCCOMB_X12_Y6_N12
\u2|bcd5_ist|Add13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add13~2_combout\ = \u2|bcd5_ist|rhexb\(8) $ (((\u2|bcd5_ist|addbcd4~8_combout\ & ((\u2|bcd5_ist|addbcd4~18_combout\) # (\u2|bcd5_ist|addbcd4~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexb\(8),
	datab => \u2|bcd5_ist|addbcd4~8_combout\,
	datac => \u2|bcd5_ist|addbcd4~18_combout\,
	datad => \u2|bcd5_ist|addbcd4~17_combout\,
	combout => \u2|bcd5_ist|Add13~2_combout\);

-- Location: FF_X17_Y6_N11
\u2|bcd5_ist|rhexd[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|rhexd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexd\(11));

-- Location: FF_X17_Y6_N25
\u2|bcd5_ist|rhexd[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexd\(10));

-- Location: FF_X17_Y6_N13
\u2|bcd5_ist|rhexd[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|WideOr7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexd\(8));

-- Location: LCCOMB_X10_Y6_N20
\u2|bcd5_ist|addbcd4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~21_combout\ = (!\u2|bcd5_ist|Add15~10_combout\ & (!\u2|bcd5_ist|LessThan6~0_combout\ & ((!\u2|bcd5_ist|addbcd4~19_combout\) # (!\u2|bcd5_ist|LessThan7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add15~10_combout\,
	datab => \u2|bcd5_ist|LessThan6~0_combout\,
	datac => \u2|bcd5_ist|LessThan7~0_combout\,
	datad => \u2|bcd5_ist|addbcd4~19_combout\,
	combout => \u2|bcd5_ist|addbcd4~21_combout\);

-- Location: LCCOMB_X10_Y6_N24
\u2|bcd5_ist|Add19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add19~1_combout\ = \u2|bcd5_ist|rhexc\(13) $ (\u2|bcd5_ist|addbcd4~23_combout\ $ (((\u2|bcd5_ist|rhexc\(12) & \u2|bcd5_ist|addbcd4~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexc\(13),
	datab => \u2|bcd5_ist|rhexc\(12),
	datac => \u2|bcd5_ist|addbcd4~23_combout\,
	datad => \u2|bcd5_ist|addbcd4~26_combout\,
	combout => \u2|bcd5_ist|Add19~1_combout\);

-- Location: LCCOMB_X10_Y6_N6
\u2|bcd5_ist|Add19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add19~2_combout\ = \u2|bcd5_ist|rhexc\(12) $ (((\u2|bcd5_ist|addbcd4~20_combout\ & ((\u2|bcd5_ist|addbcd4~24_combout\) # (\u2|bcd5_ist|addbcd4~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexc\(12),
	datab => \u2|bcd5_ist|addbcd4~24_combout\,
	datac => \u2|bcd5_ist|addbcd4~20_combout\,
	datad => \u2|bcd5_ist|addbcd4~25_combout\,
	combout => \u2|bcd5_ist|Add19~2_combout\);

-- Location: FF_X17_Y8_N25
\u2|bcd5_ist|rhexd[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexd\(17));

-- Location: LCCOMB_X23_Y8_N30
\u2|bcd5_ist|addbcd4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~28_combout\ = (\u2|bcd5_ist|Add20~6_combout\ & ((\u2|bcd5_ist|Add20~2_combout\ & ((\u2|bcd5_ist|Add20~4_combout\) # (!\u2|bcd5_ist|Add20~8_combout\))) # (!\u2|bcd5_ist|Add20~2_combout\ & (!\u2|bcd5_ist|Add20~8_combout\ & 
-- \u2|bcd5_ist|Add20~4_combout\)))) # (!\u2|bcd5_ist|Add20~6_combout\ & (((\u2|bcd5_ist|Add20~8_combout\ & !\u2|bcd5_ist|Add20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add20~6_combout\,
	datab => \u2|bcd5_ist|Add20~2_combout\,
	datac => \u2|bcd5_ist|Add20~8_combout\,
	datad => \u2|bcd5_ist|Add20~4_combout\,
	combout => \u2|bcd5_ist|addbcd4~28_combout\);

-- Location: LCCOMB_X28_Y8_N18
\u2|bcd6_ist|addbcd4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~26_combout\ = (\u2|bcd6_ist|addbcd4~8_combout\ & (((\u2|bcd6_ist|addbcd4~25_combout\)))) # (!\u2|bcd6_ist|addbcd4~8_combout\ & (\u2|bcd6_ist|Add9~6_combout\ $ (((!\u2|bcd6_ist|Add9~4_combout\ & \u2|bcd6_ist|addbcd4~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add9~6_combout\,
	datab => \u2|bcd6_ist|Add9~4_combout\,
	datac => \u2|bcd6_ist|addbcd4~8_combout\,
	datad => \u2|bcd6_ist|addbcd4~25_combout\,
	combout => \u2|bcd6_ist|addbcd4~26_combout\);

-- Location: LCCOMB_X29_Y10_N12
\u2|bcd6_ist|addbcd4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~27_combout\ = (\u2|bcd6_ist|addbcd4~26_combout\ & ((\u2|bcd6_ist|Add10~4_combout\) # ((!\u2|bcd6_ist|addbcd4~8_combout\)))) # (!\u2|bcd6_ist|addbcd4~26_combout\ & (((\u2|bcd6_ist|Add12~4_combout\ & \u2|bcd6_ist|addbcd4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add10~4_combout\,
	datab => \u2|bcd6_ist|addbcd4~26_combout\,
	datac => \u2|bcd6_ist|Add12~4_combout\,
	datad => \u2|bcd6_ist|addbcd4~8_combout\,
	combout => \u2|bcd6_ist|addbcd4~27_combout\);

-- Location: LCCOMB_X26_Y9_N12
\u2|bcd6_ist|addbcd4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~28_combout\ = (\u2|bcd6_ist|Add20~2_combout\ & (!\u2|bcd6_ist|Add20~6_combout\ & (!\u2|bcd6_ist|Add20~4_combout\ & \u2|bcd6_ist|Add20~8_combout\))) # (!\u2|bcd6_ist|Add20~2_combout\ & (\u2|bcd6_ist|Add20~6_combout\ & 
-- (\u2|bcd6_ist|Add20~4_combout\ $ (!\u2|bcd6_ist|Add20~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add20~2_combout\,
	datab => \u2|bcd6_ist|Add20~6_combout\,
	datac => \u2|bcd6_ist|Add20~4_combout\,
	datad => \u2|bcd6_ist|Add20~8_combout\,
	combout => \u2|bcd6_ist|addbcd4~28_combout\);

-- Location: LCCOMB_X19_Y15_N16
\u2|bcd7_ist|addbcd4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~27_combout\ = (\u2|bcd7_ist|addbcd4~8_combout\ & (((\u2|bcd7_ist|addbcd4~26_combout\)))) # (!\u2|bcd7_ist|addbcd4~8_combout\ & (\u2|bcd7_ist|Add9~6_combout\ $ (((!\u2|bcd7_ist|Add9~4_combout\ & \u2|bcd7_ist|addbcd4~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add9~6_combout\,
	datab => \u2|bcd7_ist|Add9~4_combout\,
	datac => \u2|bcd7_ist|addbcd4~26_combout\,
	datad => \u2|bcd7_ist|addbcd4~8_combout\,
	combout => \u2|bcd7_ist|addbcd4~27_combout\);

-- Location: LCCOMB_X19_Y15_N12
\u2|bcd7_ist|addbcd4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~28_combout\ = (\u2|bcd7_ist|addbcd4~8_combout\ & ((\u2|bcd7_ist|addbcd4~27_combout\ & (\u2|bcd7_ist|Add10~4_combout\)) # (!\u2|bcd7_ist|addbcd4~27_combout\ & ((\u2|bcd7_ist|Add12~4_combout\))))) # (!\u2|bcd7_ist|addbcd4~8_combout\ & 
-- (((\u2|bcd7_ist|addbcd4~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add10~4_combout\,
	datab => \u2|bcd7_ist|addbcd4~8_combout\,
	datac => \u2|bcd7_ist|Add12~4_combout\,
	datad => \u2|bcd7_ist|addbcd4~27_combout\,
	combout => \u2|bcd7_ist|addbcd4~28_combout\);

-- Location: FF_X22_Y7_N29
\u2|bcd4_ist|rhexd[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexd\(18));

-- Location: FF_X22_Y7_N15
\u2|bcd4_ist|rhexd[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexd\(15));

-- Location: FF_X23_Y10_N17
\u2|bcd4_ist|rhexc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd4_ist|rhex[2][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexc\(13));

-- Location: FF_X21_Y6_N1
\u2|bcd4_ist|rhexc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|Decoder2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexc\(11));

-- Location: FF_X26_Y6_N9
\u2|bcd4_ist|rhexb[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|WideOr23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexb\(9));

-- Location: FF_X26_Y6_N15
\u2|bcd4_ist|rhexb[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|WideOr25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexb\(7));

-- Location: FF_X19_Y7_N25
\u2|bcd4_ist|rhexb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd4_ist|WideOr30~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexb\(2));

-- Location: FF_X19_Y7_N23
\u2|bcd4_ist|rhexb[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd4_ist|WideOr28~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexb\(4));

-- Location: FF_X19_Y7_N15
\u2|bcd4_ist|rhexc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd4_ist|WideOr22~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexc\(2));

-- Location: FF_X19_Y7_N5
\u2|bcd4_ist|rhexd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd4_ist|WideOr12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexd\(3));

-- Location: FF_X19_Y7_N7
\u2|bcd4_ist|rhexd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd4_ist|WideOr13~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexd\(2));

-- Location: LCCOMB_X19_Y7_N10
\u2|bcd4_ist|addbcd4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~0_combout\ = (\u2|bcd4_ist|Add3~4_combout\ & (!\u2|bcd4_ist|Add3~6_combout\ & ((\u2|bcd4_ist|Add3~0_combout\) # (\u2|bcd4_ist|Add3~2_combout\)))) # (!\u2|bcd4_ist|Add3~4_combout\ & (((!\u2|bcd4_ist|Add3~2_combout\ & 
-- \u2|bcd4_ist|Add3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add3~0_combout\,
	datab => \u2|bcd4_ist|Add3~2_combout\,
	datac => \u2|bcd4_ist|Add3~4_combout\,
	datad => \u2|bcd4_ist|Add3~6_combout\,
	combout => \u2|bcd4_ist|addbcd4~0_combout\);

-- Location: LCCOMB_X19_Y6_N12
\u2|bcd4_ist|addbcd4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~1_combout\ = (\u2|bcd4_ist|Add3~8_combout\) # ((\u2|bcd4_ist|LessThan0~0_combout\) # (\u2|bcd4_ist|addbcd4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add3~8_combout\,
	datac => \u2|bcd4_ist|LessThan0~0_combout\,
	datad => \u2|bcd4_ist|addbcd4~0_combout\,
	combout => \u2|bcd4_ist|addbcd4~1_combout\);

-- Location: LCCOMB_X18_Y7_N24
\u2|bcd4_ist|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|LessThan1~0_combout\ = (\u2|bcd4_ist|Add3~6_combout\ & ((\u2|bcd4_ist|Add3~4_combout\) # (\u2|bcd4_ist|Add3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add3~4_combout\,
	datac => \u2|bcd4_ist|Add3~2_combout\,
	datad => \u2|bcd4_ist|Add3~6_combout\,
	combout => \u2|bcd4_ist|LessThan1~0_combout\);

-- Location: LCCOMB_X18_Y7_N28
\u2|bcd4_ist|addbcd4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~2_combout\ = (!\u2|bcd4_ist|LessThan0~0_combout\ & (!\u2|bcd4_ist|Add3~8_combout\ & ((!\u2|bcd4_ist|LessThan1~0_combout\) # (!\u2|bcd4_ist|addbcd4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|LessThan0~0_combout\,
	datab => \u2|bcd4_ist|Add3~8_combout\,
	datac => \u2|bcd4_ist|addbcd4~0_combout\,
	datad => \u2|bcd4_ist|LessThan1~0_combout\,
	combout => \u2|bcd4_ist|addbcd4~2_combout\);

-- Location: LCCOMB_X19_Y6_N16
\u2|bcd4_ist|addbcd4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~3_combout\ = (\u2|bcd4_ist|LessThan1~0_combout\) # ((\u2|bcd4_ist|Add6~8_combout\ & \u2|bcd4_ist|addbcd4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|LessThan1~0_combout\,
	datac => \u2|bcd4_ist|Add6~8_combout\,
	datad => \u2|bcd4_ist|addbcd4~1_combout\,
	combout => \u2|bcd4_ist|addbcd4~3_combout\);

-- Location: LCCOMB_X19_Y6_N30
\u2|bcd4_ist|addbcd4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~4_combout\ = (\u2|bcd4_ist|addbcd4~2_combout\ & (((\u2|bcd4_ist|addbcd4~3_combout\)))) # (!\u2|bcd4_ist|addbcd4~2_combout\ & (\u2|bcd4_ist|addbcd4~1_combout\ & (\u2|bcd4_ist|Add4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|addbcd4~1_combout\,
	datab => \u2|bcd4_ist|Add4~8_combout\,
	datac => \u2|bcd4_ist|addbcd4~2_combout\,
	datad => \u2|bcd4_ist|addbcd4~3_combout\,
	combout => \u2|bcd4_ist|addbcd4~4_combout\);

-- Location: FF_X22_Y7_N17
\u2|bcd4_ist|rhexd[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|WideOr8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexd\(7));

-- Location: FF_X21_Y6_N13
\u2|bcd4_ist|rhexc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexc\(6));

-- Location: FF_X21_Y6_N31
\u2|bcd4_ist|rhexc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|WideOr19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexc\(5));

-- Location: LCCOMB_X22_Y6_N12
\u2|bcd4_ist|Add13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add13~0_combout\ = (\u2|bcd4_ist|rhexb\(9) & ((\u2|bcd4_ist|addbcd4~11_combout\) # ((\u2|bcd4_ist|rhexb\(8) & \u2|bcd4_ist|addbcd4~14_combout\)))) # (!\u2|bcd4_ist|rhexb\(9) & (\u2|bcd4_ist|rhexb\(8) & (\u2|bcd4_ist|addbcd4~11_combout\ & 
-- \u2|bcd4_ist|addbcd4~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexb\(9),
	datab => \u2|bcd4_ist|rhexb\(8),
	datac => \u2|bcd4_ist|addbcd4~11_combout\,
	datad => \u2|bcd4_ist|addbcd4~14_combout\,
	combout => \u2|bcd4_ist|Add13~0_combout\);

-- Location: FF_X21_Y6_N17
\u2|bcd4_ist|rhexc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexc\(9));

-- Location: LCCOMB_X22_Y6_N10
\u2|bcd4_ist|Add13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add13~2_combout\ = \u2|bcd4_ist|rhexb\(8) $ (((\u2|bcd4_ist|addbcd4~8_combout\ & ((\u2|bcd4_ist|addbcd4~12_combout\) # (\u2|bcd4_ist|addbcd4~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexb\(8),
	datab => \u2|bcd4_ist|addbcd4~8_combout\,
	datac => \u2|bcd4_ist|addbcd4~12_combout\,
	datad => \u2|bcd4_ist|addbcd4~13_combout\,
	combout => \u2|bcd4_ist|Add13~2_combout\);

-- Location: FF_X22_Y7_N31
\u2|bcd4_ist|rhexd[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|rhexd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexd\(11));

-- Location: FF_X22_Y7_N13
\u2|bcd4_ist|rhexd[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexd\(10));

-- Location: FF_X22_Y7_N7
\u2|bcd4_ist|rhexd[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexd\(9));

-- Location: FF_X22_Y7_N21
\u2|bcd4_ist|rhexd[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|WideOr7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexd\(8));

-- Location: LCCOMB_X23_Y10_N26
\u2|bcd4_ist|Add19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add19~1_combout\ = \u2|bcd4_ist|rhexc\(13) $ (\u2|bcd4_ist|addbcd4~19_combout\ $ (((\u2|bcd4_ist|rhexc\(12) & \u2|bcd4_ist|addbcd4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexc\(13),
	datab => \u2|bcd4_ist|rhexc\(12),
	datac => \u2|bcd4_ist|addbcd4~19_combout\,
	datad => \u2|bcd4_ist|addbcd4~22_combout\,
	combout => \u2|bcd4_ist|Add19~1_combout\);

-- Location: FF_X22_Y7_N25
\u2|bcd4_ist|rhexd[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexd\(12));

-- Location: FF_X22_Y7_N3
\u2|bcd4_ist|rhexd[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexd\(17));

-- Location: LCCOMB_X23_Y10_N30
\u2|bcd4_ist|addbcd4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~24_combout\ = (\u2|bcd4_ist|Add20~8_combout\ & ((\u2|bcd4_ist|Add20~4_combout\ & (\u2|bcd4_ist|Add20~2_combout\ & \u2|bcd4_ist|Add20~6_combout\)) # (!\u2|bcd4_ist|Add20~4_combout\ & ((!\u2|bcd4_ist|Add20~6_combout\))))) # 
-- (!\u2|bcd4_ist|Add20~8_combout\ & (\u2|bcd4_ist|Add20~6_combout\ & ((\u2|bcd4_ist|Add20~4_combout\) # (\u2|bcd4_ist|Add20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add20~8_combout\,
	datab => \u2|bcd4_ist|Add20~4_combout\,
	datac => \u2|bcd4_ist|Add20~2_combout\,
	datad => \u2|bcd4_ist|Add20~6_combout\,
	combout => \u2|bcd4_ist|addbcd4~24_combout\);

-- Location: FF_X25_Y8_N25
\u2|bcd1_ist|rhexb[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|WideOr25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexb\(7));

-- Location: FF_X25_Y8_N31
\u2|bcd1_ist|rhexb[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|WideOr26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexb\(6));

-- Location: FF_X24_Y11_N29
\u2|bcd1_ist|rhexb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd1_ist|WideOr29~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexb\(3));

-- Location: FF_X24_Y11_N27
\u2|bcd1_ist|rhexb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd1_ist|WideOr30~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexb\(2));

-- Location: FF_X24_Y11_N19
\u2|bcd1_ist|rhexc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd1_ist|WideOr21~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexc\(3));

-- Location: FF_X24_Y11_N17
\u2|bcd1_ist|rhexc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd1_ist|WideOr22~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexc\(2));

-- Location: FF_X24_Y11_N15
\u2|bcd1_ist|rhexc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd1_ist|WideOr20~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexc\(4));

-- Location: FF_X24_Y11_N5
\u2|bcd1_ist|rhexd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd1_ist|WideOr12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexd\(3));

-- Location: LCCOMB_X24_Y11_N10
\u2|bcd1_ist|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|LessThan0~0_combout\ = (\u2|bcd1_ist|Add3~6_combout\ & (\u2|bcd1_ist|Add3~0_combout\ & (\u2|bcd1_ist|Add3~4_combout\ & \u2|bcd1_ist|Add3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add3~6_combout\,
	datab => \u2|bcd1_ist|Add3~0_combout\,
	datac => \u2|bcd1_ist|Add3~4_combout\,
	datad => \u2|bcd1_ist|Add3~2_combout\,
	combout => \u2|bcd1_ist|LessThan0~0_combout\);

-- Location: LCCOMB_X24_Y11_N12
\u2|bcd1_ist|addbcd4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~0_combout\ = (\u2|bcd1_ist|Add3~6_combout\ & (((!\u2|bcd1_ist|Add3~4_combout\ & !\u2|bcd1_ist|Add3~2_combout\)))) # (!\u2|bcd1_ist|Add3~6_combout\ & (\u2|bcd1_ist|Add3~4_combout\ & ((\u2|bcd1_ist|Add3~0_combout\) # 
-- (\u2|bcd1_ist|Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add3~6_combout\,
	datab => \u2|bcd1_ist|Add3~0_combout\,
	datac => \u2|bcd1_ist|Add3~4_combout\,
	datad => \u2|bcd1_ist|Add3~2_combout\,
	combout => \u2|bcd1_ist|addbcd4~0_combout\);

-- Location: LCCOMB_X25_Y13_N14
\u2|bcd1_ist|addbcd4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~1_combout\ = (\u2|bcd1_ist|Add3~8_combout\) # ((\u2|bcd1_ist|addbcd4~0_combout\) # (\u2|bcd1_ist|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add3~8_combout\,
	datac => \u2|bcd1_ist|addbcd4~0_combout\,
	datad => \u2|bcd1_ist|LessThan0~0_combout\,
	combout => \u2|bcd1_ist|addbcd4~1_combout\);

-- Location: LCCOMB_X24_Y13_N30
\u2|bcd1_ist|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|LessThan1~0_combout\ = (\u2|bcd1_ist|Add3~6_combout\ & ((\u2|bcd1_ist|Add3~4_combout\) # (\u2|bcd1_ist|Add3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|Add3~4_combout\,
	datac => \u2|bcd1_ist|Add3~2_combout\,
	datad => \u2|bcd1_ist|Add3~6_combout\,
	combout => \u2|bcd1_ist|LessThan1~0_combout\);

-- Location: LCCOMB_X25_Y13_N12
\u2|bcd1_ist|addbcd4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~2_combout\ = (!\u2|bcd1_ist|Add3~8_combout\ & (!\u2|bcd1_ist|LessThan0~0_combout\ & ((!\u2|bcd1_ist|LessThan1~0_combout\) # (!\u2|bcd1_ist|addbcd4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add3~8_combout\,
	datab => \u2|bcd1_ist|addbcd4~0_combout\,
	datac => \u2|bcd1_ist|LessThan0~0_combout\,
	datad => \u2|bcd1_ist|LessThan1~0_combout\,
	combout => \u2|bcd1_ist|addbcd4~2_combout\);

-- Location: LCCOMB_X24_Y13_N16
\u2|bcd1_ist|addbcd4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~3_combout\ = (\u2|bcd1_ist|LessThan1~0_combout\) # ((\u2|bcd1_ist|addbcd4~1_combout\ & \u2|bcd1_ist|Add6~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|LessThan1~0_combout\,
	datac => \u2|bcd1_ist|addbcd4~1_combout\,
	datad => \u2|bcd1_ist|Add6~8_combout\,
	combout => \u2|bcd1_ist|addbcd4~3_combout\);

-- Location: LCCOMB_X25_Y13_N10
\u2|bcd1_ist|addbcd4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~4_combout\ = (\u2|bcd1_ist|addbcd4~2_combout\ & (((\u2|bcd1_ist|addbcd4~3_combout\)))) # (!\u2|bcd1_ist|addbcd4~2_combout\ & (\u2|bcd1_ist|addbcd4~1_combout\ & ((\u2|bcd1_ist|Add4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|addbcd4~2_combout\,
	datab => \u2|bcd1_ist|addbcd4~1_combout\,
	datac => \u2|bcd1_ist|addbcd4~3_combout\,
	datad => \u2|bcd1_ist|Add4~8_combout\,
	combout => \u2|bcd1_ist|addbcd4~4_combout\);

-- Location: LCCOMB_X25_Y13_N28
\u2|bcd1_ist|addbcd4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~5_combout\ = (\u2|bcd1_ist|Add3~8_combout\) # ((\u2|bcd1_ist|LessThan0~0_combout\) # (\u2|bcd1_ist|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add3~8_combout\,
	datac => \u2|bcd1_ist|LessThan0~0_combout\,
	datad => \u2|bcd1_ist|LessThan1~0_combout\,
	combout => \u2|bcd1_ist|addbcd4~5_combout\);

-- Location: LCCOMB_X25_Y13_N30
\u2|bcd1_ist|addbcd4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~6_combout\ = (\u2|bcd1_ist|addbcd4~1_combout\ & ((\u2|bcd1_ist|addbcd4~5_combout\ & ((\u2|bcd1_ist|Add4~6_combout\))) # (!\u2|bcd1_ist|addbcd4~5_combout\ & (\u2|bcd1_ist|Add6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add6~6_combout\,
	datab => \u2|bcd1_ist|addbcd4~1_combout\,
	datac => \u2|bcd1_ist|Add4~6_combout\,
	datad => \u2|bcd1_ist|addbcd4~5_combout\,
	combout => \u2|bcd1_ist|addbcd4~6_combout\);

-- Location: FF_X26_Y11_N21
\u2|bcd1_ist|rhexc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|WideOr17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexc\(7));

-- Location: FF_X25_Y11_N27
\u2|bcd1_ist|rhexd[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|WideOr9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexd\(6));

-- Location: FF_X26_Y11_N5
\u2|bcd1_ist|rhexc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|WideOr19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexc\(5));

-- Location: LCCOMB_X26_Y14_N26
\u2|bcd1_ist|addbcd4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~9_combout\ = (\u2|bcd1_ist|Add9~10_combout\) # ((\u2|bcd1_ist|LessThan3~0_combout\) # (\u2|bcd1_ist|LessThan4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add9~10_combout\,
	datab => \u2|bcd1_ist|LessThan3~0_combout\,
	datad => \u2|bcd1_ist|LessThan4~0_combout\,
	combout => \u2|bcd1_ist|addbcd4~9_combout\);

-- Location: LCCOMB_X25_Y10_N6
\u2|bcd1_ist|addbcd4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~10_combout\ = (\u2|bcd1_ist|addbcd4~8_combout\ & (((\u2|bcd1_ist|addbcd4~9_combout\)))) # (!\u2|bcd1_ist|addbcd4~8_combout\ & (\u2|bcd1_ist|Add9~6_combout\ $ (((\u2|bcd1_ist|addbcd4~9_combout\ & !\u2|bcd1_ist|Add9~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add9~6_combout\,
	datab => \u2|bcd1_ist|addbcd4~9_combout\,
	datac => \u2|bcd1_ist|addbcd4~8_combout\,
	datad => \u2|bcd1_ist|Add9~4_combout\,
	combout => \u2|bcd1_ist|addbcd4~10_combout\);

-- Location: LCCOMB_X25_Y10_N8
\u2|bcd1_ist|addbcd4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~11_combout\ = (\u2|bcd1_ist|addbcd4~10_combout\ & (((\u2|bcd1_ist|Add10~4_combout\)) # (!\u2|bcd1_ist|addbcd4~8_combout\))) # (!\u2|bcd1_ist|addbcd4~10_combout\ & (\u2|bcd1_ist|addbcd4~8_combout\ & (\u2|bcd1_ist|Add12~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|addbcd4~10_combout\,
	datab => \u2|bcd1_ist|addbcd4~8_combout\,
	datac => \u2|bcd1_ist|Add12~4_combout\,
	datad => \u2|bcd1_ist|Add10~4_combout\,
	combout => \u2|bcd1_ist|addbcd4~11_combout\);

-- Location: LCCOMB_X24_Y8_N30
\u2|bcd5_ist|addbcd4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~29_combout\ = (\u2|bcd5_ist|Add20~2_combout\ & (\u2|bcd5_ist|Add20~8_combout\ & (!\u2|bcd5_ist|Add20~6_combout\ & !\u2|bcd5_ist|Add20~4_combout\))) # (!\u2|bcd5_ist|Add20~2_combout\ & (\u2|bcd5_ist|Add20~6_combout\ & 
-- (\u2|bcd5_ist|Add20~8_combout\ $ (!\u2|bcd5_ist|Add20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add20~8_combout\,
	datab => \u2|bcd5_ist|Add20~2_combout\,
	datac => \u2|bcd5_ist|Add20~6_combout\,
	datad => \u2|bcd5_ist|Add20~4_combout\,
	combout => \u2|bcd5_ist|addbcd4~29_combout\);

-- Location: FF_X14_Y10_N27
\u2|bcd3_ist|rhexb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd3_ist|WideOr29~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexb\(3));

-- Location: FF_X14_Y10_N25
\u2|bcd3_ist|rhexb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd3_ist|WideOr30~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexb\(2));

-- Location: FF_X14_Y10_N15
\u2|bcd3_ist|rhexc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd3_ist|WideOr21~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexc\(3));

-- Location: FF_X14_Y10_N13
\u2|bcd3_ist|rhexc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd3_ist|WideOr22~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexc\(2));

-- Location: FF_X14_Y10_N5
\u2|bcd3_ist|rhexd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd3_ist|WideOr12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexd\(3));

-- Location: FF_X14_Y9_N21
\u2|bcd3_ist|rhexb[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|WideOr27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexb\(5));

-- Location: LCCOMB_X14_Y8_N30
\u2|bcd3_ist|addbcd4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~6_combout\ = (\u2|bcd3_ist|addbcd4~1_combout\ & ((\u2|bcd3_ist|addbcd4~5_combout\ & ((\u2|bcd3_ist|Add4~6_combout\))) # (!\u2|bcd3_ist|addbcd4~5_combout\ & (\u2|bcd3_ist|Add6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add6~6_combout\,
	datab => \u2|bcd3_ist|Add4~6_combout\,
	datac => \u2|bcd3_ist|addbcd4~5_combout\,
	datad => \u2|bcd3_ist|addbcd4~1_combout\,
	combout => \u2|bcd3_ist|addbcd4~6_combout\);

-- Location: FF_X10_Y8_N17
\u2|bcd3_ist|rhexc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|WideOr17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexc\(7));

-- Location: FF_X10_Y8_N27
\u2|bcd3_ist|rhexc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexc\(6));

-- Location: FF_X10_Y8_N9
\u2|bcd3_ist|rhexc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|WideOr19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexc\(5));

-- Location: LCCOMB_X14_Y8_N18
\u2|bcd3_ist|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|LessThan3~0_combout\ = (\u2|bcd3_ist|Add9~4_combout\ & (\u2|bcd3_ist|Add9~2_combout\ & (\u2|bcd3_ist|Add9~8_combout\ & \u2|bcd3_ist|Add9~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add9~4_combout\,
	datab => \u2|bcd3_ist|Add9~2_combout\,
	datac => \u2|bcd3_ist|Add9~8_combout\,
	datad => \u2|bcd3_ist|Add9~6_combout\,
	combout => \u2|bcd3_ist|LessThan3~0_combout\);

-- Location: LCCOMB_X12_Y8_N8
\u2|bcd3_ist|addbcd4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~8_combout\ = (\u2|bcd3_ist|Add9~10_combout\) # ((\u2|bcd3_ist|LessThan3~0_combout\) # (\u2|bcd3_ist|addbcd4~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add9~10_combout\,
	datac => \u2|bcd3_ist|LessThan3~0_combout\,
	datad => \u2|bcd3_ist|addbcd4~7_combout\,
	combout => \u2|bcd3_ist|addbcd4~8_combout\);

-- Location: LCCOMB_X13_Y8_N2
\u2|bcd3_ist|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|LessThan4~0_combout\ = (\u2|bcd3_ist|Add9~8_combout\ & ((\u2|bcd3_ist|Add9~4_combout\) # (\u2|bcd3_ist|Add9~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|Add9~4_combout\,
	datac => \u2|bcd3_ist|Add9~6_combout\,
	datad => \u2|bcd3_ist|Add9~8_combout\,
	combout => \u2|bcd3_ist|LessThan4~0_combout\);

-- Location: LCCOMB_X13_Y8_N22
\u2|bcd3_ist|addbcd4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~9_combout\ = (\u2|bcd3_ist|Add9~10_combout\) # ((\u2|bcd3_ist|LessThan3~0_combout\) # (\u2|bcd3_ist|LessThan4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|Add9~10_combout\,
	datac => \u2|bcd3_ist|LessThan3~0_combout\,
	datad => \u2|bcd3_ist|LessThan4~0_combout\,
	combout => \u2|bcd3_ist|addbcd4~9_combout\);

-- Location: LCCOMB_X13_Y8_N28
\u2|bcd3_ist|addbcd4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~10_combout\ = (\u2|bcd3_ist|addbcd4~8_combout\ & (\u2|bcd3_ist|addbcd4~9_combout\)) # (!\u2|bcd3_ist|addbcd4~8_combout\ & (\u2|bcd3_ist|Add9~6_combout\ $ (((\u2|bcd3_ist|addbcd4~9_combout\ & !\u2|bcd3_ist|Add9~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|addbcd4~9_combout\,
	datab => \u2|bcd3_ist|Add9~4_combout\,
	datac => \u2|bcd3_ist|Add9~6_combout\,
	datad => \u2|bcd3_ist|addbcd4~8_combout\,
	combout => \u2|bcd3_ist|addbcd4~10_combout\);

-- Location: LCCOMB_X13_Y8_N4
\u2|bcd3_ist|addbcd4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~11_combout\ = (\u2|bcd3_ist|addbcd4~8_combout\ & ((\u2|bcd3_ist|addbcd4~10_combout\ & ((\u2|bcd3_ist|Add10~4_combout\))) # (!\u2|bcd3_ist|addbcd4~10_combout\ & (\u2|bcd3_ist|Add12~4_combout\)))) # (!\u2|bcd3_ist|addbcd4~8_combout\ & 
-- (\u2|bcd3_ist|addbcd4~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|addbcd4~8_combout\,
	datab => \u2|bcd3_ist|addbcd4~10_combout\,
	datac => \u2|bcd3_ist|Add12~4_combout\,
	datad => \u2|bcd3_ist|Add10~4_combout\,
	combout => \u2|bcd3_ist|addbcd4~11_combout\);

-- Location: LCCOMB_X23_Y10_N24
\u2|bcd4_ist|addbcd4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~25_combout\ = (\u2|bcd4_ist|Add20~2_combout\ & (\u2|bcd4_ist|Add20~8_combout\ & (!\u2|bcd4_ist|Add20~4_combout\ & !\u2|bcd4_ist|Add20~6_combout\))) # (!\u2|bcd4_ist|Add20~2_combout\ & (\u2|bcd4_ist|Add20~6_combout\ & 
-- (\u2|bcd4_ist|Add20~8_combout\ $ (!\u2|bcd4_ist|Add20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add20~8_combout\,
	datab => \u2|bcd4_ist|Add20~4_combout\,
	datac => \u2|bcd4_ist|Add20~2_combout\,
	datad => \u2|bcd4_ist|Add20~6_combout\,
	combout => \u2|bcd4_ist|addbcd4~25_combout\);

-- Location: FF_X10_Y8_N19
\u2|bcd3_ist|rhexc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|rhexc[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexc\(13));

-- Location: FF_X10_Y8_N13
\u2|bcd3_ist|rhexc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|Decoder2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexc\(11));

-- Location: FF_X14_Y9_N23
\u2|bcd3_ist|rhexb[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|WideOr23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexb\(9));

-- Location: LCCOMB_X12_Y8_N30
\u2|bcd3_ist|addbcd4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~12_combout\ = (!\u2|bcd3_ist|Add9~10_combout\ & (!\u2|bcd3_ist|LessThan3~0_combout\ & ((!\u2|bcd3_ist|LessThan4~0_combout\) # (!\u2|bcd3_ist|addbcd4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add9~10_combout\,
	datab => \u2|bcd3_ist|addbcd4~7_combout\,
	datac => \u2|bcd3_ist|LessThan3~0_combout\,
	datad => \u2|bcd3_ist|LessThan4~0_combout\,
	combout => \u2|bcd3_ist|addbcd4~12_combout\);

-- Location: LCCOMB_X12_Y8_N28
\u2|bcd3_ist|addbcd4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~13_combout\ = (\u2|bcd3_ist|LessThan4~0_combout\) # ((\u2|bcd3_ist|addbcd4~8_combout\ & \u2|bcd3_ist|Add12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|LessThan4~0_combout\,
	datac => \u2|bcd3_ist|addbcd4~8_combout\,
	datad => \u2|bcd3_ist|Add12~8_combout\,
	combout => \u2|bcd3_ist|addbcd4~13_combout\);

-- Location: LCCOMB_X12_Y8_N26
\u2|bcd3_ist|addbcd4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~14_combout\ = (\u2|bcd3_ist|addbcd4~12_combout\ & (((\u2|bcd3_ist|addbcd4~13_combout\)))) # (!\u2|bcd3_ist|addbcd4~12_combout\ & (\u2|bcd3_ist|Add10~8_combout\ & (\u2|bcd3_ist|addbcd4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|addbcd4~12_combout\,
	datab => \u2|bcd3_ist|Add10~8_combout\,
	datac => \u2|bcd3_ist|addbcd4~8_combout\,
	datad => \u2|bcd3_ist|addbcd4~13_combout\,
	combout => \u2|bcd3_ist|addbcd4~14_combout\);

-- Location: FF_X11_Y8_N21
\u2|bcd3_ist|rhexb[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|rhexb[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexb\(8));

-- Location: LCCOMB_X12_Y8_N4
\u2|bcd3_ist|addbcd4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~15_combout\ = (!\u2|bcd3_ist|LessThan4~0_combout\ & (!\u2|bcd3_ist|Add9~10_combout\ & (!\u2|bcd3_ist|LessThan3~0_combout\ & \u2|bcd3_ist|Add12~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|LessThan4~0_combout\,
	datab => \u2|bcd3_ist|Add9~10_combout\,
	datac => \u2|bcd3_ist|LessThan3~0_combout\,
	datad => \u2|bcd3_ist|Add12~6_combout\,
	combout => \u2|bcd3_ist|addbcd4~15_combout\);

-- Location: LCCOMB_X12_Y8_N6
\u2|bcd3_ist|addbcd4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~16_combout\ = (\u2|bcd3_ist|Add10~6_combout\ & ((\u2|bcd3_ist|LessThan3~0_combout\) # ((\u2|bcd3_ist|Add9~10_combout\) # (\u2|bcd3_ist|LessThan4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|LessThan3~0_combout\,
	datab => \u2|bcd3_ist|Add9~10_combout\,
	datac => \u2|bcd3_ist|Add10~6_combout\,
	datad => \u2|bcd3_ist|LessThan4~0_combout\,
	combout => \u2|bcd3_ist|addbcd4~16_combout\);

-- Location: LCCOMB_X12_Y8_N0
\u2|bcd3_ist|addbcd4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~17_combout\ = (\u2|bcd3_ist|addbcd4~8_combout\ & ((\u2|bcd3_ist|addbcd4~15_combout\) # (\u2|bcd3_ist|addbcd4~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|addbcd4~8_combout\,
	datac => \u2|bcd3_ist|addbcd4~15_combout\,
	datad => \u2|bcd3_ist|addbcd4~16_combout\,
	combout => \u2|bcd3_ist|addbcd4~17_combout\);

-- Location: LCCOMB_X12_Y8_N24
\u2|bcd3_ist|Add13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add13~0_combout\ = (\u2|bcd3_ist|rhexb\(9) & ((\u2|bcd3_ist|addbcd4~14_combout\) # ((\u2|bcd3_ist|rhexb\(8) & \u2|bcd3_ist|addbcd4~17_combout\)))) # (!\u2|bcd3_ist|rhexb\(9) & (\u2|bcd3_ist|rhexb\(8) & (\u2|bcd3_ist|addbcd4~14_combout\ & 
-- \u2|bcd3_ist|addbcd4~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhexb\(9),
	datab => \u2|bcd3_ist|rhexb\(8),
	datac => \u2|bcd3_ist|addbcd4~14_combout\,
	datad => \u2|bcd3_ist|addbcd4~17_combout\,
	combout => \u2|bcd3_ist|Add13~0_combout\);

-- Location: FF_X10_Y8_N23
\u2|bcd3_ist|rhexc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|WideOr14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexc\(10));

-- Location: LCCOMB_X12_Y8_N10
\u2|bcd3_ist|Add13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add13~1_combout\ = \u2|bcd3_ist|rhexb\(9) $ (\u2|bcd3_ist|addbcd4~14_combout\ $ (((\u2|bcd3_ist|rhexb\(8) & \u2|bcd3_ist|addbcd4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhexb\(9),
	datab => \u2|bcd3_ist|rhexb\(8),
	datac => \u2|bcd3_ist|addbcd4~14_combout\,
	datad => \u2|bcd3_ist|addbcd4~17_combout\,
	combout => \u2|bcd3_ist|Add13~1_combout\);

-- Location: LCCOMB_X12_Y8_N12
\u2|bcd3_ist|Add13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add13~2_combout\ = \u2|bcd3_ist|rhexb\(8) $ (((\u2|bcd3_ist|addbcd4~8_combout\ & ((\u2|bcd3_ist|addbcd4~15_combout\) # (\u2|bcd3_ist|addbcd4~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhexb\(8),
	datab => \u2|bcd3_ist|addbcd4~8_combout\,
	datac => \u2|bcd3_ist|addbcd4~15_combout\,
	datad => \u2|bcd3_ist|addbcd4~16_combout\,
	combout => \u2|bcd3_ist|Add13~2_combout\);

-- Location: FF_X16_Y8_N1
\u2|bcd3_ist|rhexd[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexd\(9));

-- Location: LCCOMB_X13_Y9_N0
\u2|bcd3_ist|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|LessThan7~0_combout\ = (\u2|bcd3_ist|Add15~8_combout\ & ((\u2|bcd3_ist|Add15~4_combout\) # (\u2|bcd3_ist|Add15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|Add15~4_combout\,
	datac => \u2|bcd3_ist|Add15~6_combout\,
	datad => \u2|bcd3_ist|Add15~8_combout\,
	combout => \u2|bcd3_ist|LessThan7~0_combout\);

-- Location: LCCOMB_X13_Y9_N2
\u2|bcd3_ist|addbcd4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~20_combout\ = (!\u2|bcd3_ist|Add15~10_combout\ & (!\u2|bcd3_ist|LessThan6~0_combout\ & ((!\u2|bcd3_ist|addbcd4~18_combout\) # (!\u2|bcd3_ist|LessThan7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add15~10_combout\,
	datab => \u2|bcd3_ist|LessThan7~0_combout\,
	datac => \u2|bcd3_ist|addbcd4~18_combout\,
	datad => \u2|bcd3_ist|LessThan6~0_combout\,
	combout => \u2|bcd3_ist|addbcd4~20_combout\);

-- Location: LCCOMB_X16_Y9_N0
\u2|bcd3_ist|addbcd4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~21_combout\ = (\u2|bcd3_ist|LessThan7~0_combout\) # ((\u2|bcd3_ist|Add18~8_combout\ & \u2|bcd3_ist|addbcd4~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|LessThan7~0_combout\,
	datac => \u2|bcd3_ist|Add18~8_combout\,
	datad => \u2|bcd3_ist|addbcd4~19_combout\,
	combout => \u2|bcd3_ist|addbcd4~21_combout\);

-- Location: LCCOMB_X16_Y9_N30
\u2|bcd3_ist|addbcd4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~22_combout\ = (\u2|bcd3_ist|addbcd4~20_combout\ & (((\u2|bcd3_ist|addbcd4~21_combout\)))) # (!\u2|bcd3_ist|addbcd4~20_combout\ & (\u2|bcd3_ist|addbcd4~19_combout\ & (\u2|bcd3_ist|Add16~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|addbcd4~19_combout\,
	datab => \u2|bcd3_ist|addbcd4~20_combout\,
	datac => \u2|bcd3_ist|Add16~8_combout\,
	datad => \u2|bcd3_ist|addbcd4~21_combout\,
	combout => \u2|bcd3_ist|addbcd4~22_combout\);

-- Location: FF_X10_Y8_N31
\u2|bcd3_ist|rhexc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|rhexc[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexc\(12));

-- Location: LCCOMB_X14_Y9_N8
\u2|bcd3_ist|addbcd4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~23_combout\ = (!\u2|bcd3_ist|LessThan7~0_combout\ & (!\u2|bcd3_ist|Add15~10_combout\ & (!\u2|bcd3_ist|LessThan6~0_combout\ & \u2|bcd3_ist|Add18~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|LessThan7~0_combout\,
	datab => \u2|bcd3_ist|Add15~10_combout\,
	datac => \u2|bcd3_ist|LessThan6~0_combout\,
	datad => \u2|bcd3_ist|Add18~6_combout\,
	combout => \u2|bcd3_ist|addbcd4~23_combout\);

-- Location: LCCOMB_X14_Y9_N24
\u2|bcd3_ist|addbcd4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~24_combout\ = (\u2|bcd3_ist|Add16~6_combout\ & ((\u2|bcd3_ist|LessThan7~0_combout\) # ((\u2|bcd3_ist|Add15~10_combout\) # (\u2|bcd3_ist|LessThan6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|LessThan7~0_combout\,
	datab => \u2|bcd3_ist|Add15~10_combout\,
	datac => \u2|bcd3_ist|LessThan6~0_combout\,
	datad => \u2|bcd3_ist|Add16~6_combout\,
	combout => \u2|bcd3_ist|addbcd4~24_combout\);

-- Location: LCCOMB_X16_Y9_N16
\u2|bcd3_ist|addbcd4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~25_combout\ = (\u2|bcd3_ist|addbcd4~19_combout\ & ((\u2|bcd3_ist|addbcd4~23_combout\) # (\u2|bcd3_ist|addbcd4~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|addbcd4~19_combout\,
	datac => \u2|bcd3_ist|addbcd4~23_combout\,
	datad => \u2|bcd3_ist|addbcd4~24_combout\,
	combout => \u2|bcd3_ist|addbcd4~25_combout\);

-- Location: LCCOMB_X16_Y9_N6
\u2|bcd3_ist|Add19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add19~0_combout\ = (\u2|bcd3_ist|rhexc\(13) & ((\u2|bcd3_ist|addbcd4~22_combout\) # ((\u2|bcd3_ist|rhexc\(12) & \u2|bcd3_ist|addbcd4~25_combout\)))) # (!\u2|bcd3_ist|rhexc\(13) & (\u2|bcd3_ist|rhexc\(12) & (\u2|bcd3_ist|addbcd4~22_combout\ & 
-- \u2|bcd3_ist|addbcd4~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhexc\(12),
	datab => \u2|bcd3_ist|rhexc\(13),
	datac => \u2|bcd3_ist|addbcd4~22_combout\,
	datad => \u2|bcd3_ist|addbcd4~25_combout\,
	combout => \u2|bcd3_ist|Add19~0_combout\);

-- Location: LCCOMB_X16_Y9_N12
\u2|bcd3_ist|Add19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add19~1_combout\ = \u2|bcd3_ist|rhexc\(13) $ (\u2|bcd3_ist|addbcd4~22_combout\ $ (((\u2|bcd3_ist|rhexc\(12) & \u2|bcd3_ist|addbcd4~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhexc\(12),
	datab => \u2|bcd3_ist|rhexc\(13),
	datac => \u2|bcd3_ist|addbcd4~22_combout\,
	datad => \u2|bcd3_ist|addbcd4~25_combout\,
	combout => \u2|bcd3_ist|Add19~1_combout\);

-- Location: LCCOMB_X16_Y9_N10
\u2|bcd3_ist|Add19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add19~2_combout\ = \u2|bcd3_ist|rhexc\(12) $ (((\u2|bcd3_ist|addbcd4~19_combout\ & ((\u2|bcd3_ist|addbcd4~23_combout\) # (\u2|bcd3_ist|addbcd4~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|addbcd4~19_combout\,
	datab => \u2|bcd3_ist|rhexc\(12),
	datac => \u2|bcd3_ist|addbcd4~23_combout\,
	datad => \u2|bcd3_ist|addbcd4~24_combout\,
	combout => \u2|bcd3_ist|Add19~2_combout\);

-- Location: LCCOMB_X16_Y9_N8
\u2|bcd3_ist|addbcd4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~26_combout\ = (\u2|bcd3_ist|Add20~6_combout\ & (!\u2|bcd3_ist|Add20~2_combout\ & (\u2|bcd3_ist|Add20~8_combout\ $ (!\u2|bcd3_ist|Add20~4_combout\)))) # (!\u2|bcd3_ist|Add20~6_combout\ & (\u2|bcd3_ist|Add20~8_combout\ & 
-- (\u2|bcd3_ist|Add20~2_combout\ & !\u2|bcd3_ist|Add20~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add20~6_combout\,
	datab => \u2|bcd3_ist|Add20~8_combout\,
	datac => \u2|bcd3_ist|Add20~2_combout\,
	datad => \u2|bcd3_ist|Add20~4_combout\,
	combout => \u2|bcd3_ist|addbcd4~26_combout\);

-- Location: FF_X17_Y8_N1
\u2|bcd3_ist|rhexd[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexd\(18));

-- Location: LCCOMB_X21_Y9_N6
\u2|bcd3_ist|addbcd4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~27_combout\ = (\u2|bcd3_ist|Add20~8_combout\ & ((\u2|bcd3_ist|Add20~6_combout\) # (\u2|bcd3_ist|Add20~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|Add20~6_combout\,
	datac => \u2|bcd3_ist|Add20~8_combout\,
	datad => \u2|bcd3_ist|Add20~4_combout\,
	combout => \u2|bcd3_ist|addbcd4~27_combout\);

-- Location: LCCOMB_X18_Y6_N16
\u2|bcd4_ist|addbcd4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~27_combout\ = (\u2|bcd4_ist|addbcd4~8_combout\ & (((\u2|bcd4_ist|addbcd4~26_combout\)))) # (!\u2|bcd4_ist|addbcd4~8_combout\ & (\u2|bcd4_ist|Add9~6_combout\ $ (((!\u2|bcd4_ist|Add9~4_combout\ & \u2|bcd4_ist|addbcd4~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add9~4_combout\,
	datab => \u2|bcd4_ist|addbcd4~26_combout\,
	datac => \u2|bcd4_ist|addbcd4~8_combout\,
	datad => \u2|bcd4_ist|Add9~6_combout\,
	combout => \u2|bcd4_ist|addbcd4~27_combout\);

-- Location: LCCOMB_X18_Y6_N4
\u2|bcd4_ist|addbcd4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~28_combout\ = (\u2|bcd4_ist|addbcd4~8_combout\ & ((\u2|bcd4_ist|addbcd4~27_combout\ & (\u2|bcd4_ist|Add10~4_combout\)) # (!\u2|bcd4_ist|addbcd4~27_combout\ & ((\u2|bcd4_ist|Add12~4_combout\))))) # (!\u2|bcd4_ist|addbcd4~8_combout\ & 
-- (((\u2|bcd4_ist|addbcd4~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add10~4_combout\,
	datab => \u2|bcd4_ist|Add12~4_combout\,
	datac => \u2|bcd4_ist|addbcd4~8_combout\,
	datad => \u2|bcd4_ist|addbcd4~27_combout\,
	combout => \u2|bcd4_ist|addbcd4~28_combout\);

-- Location: FF_X31_Y11_N9
\u2|bcd2_ist|rhexc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|Decoder2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexc\(11));

-- Location: FF_X28_Y9_N5
\u2|bcd2_ist|rhexb[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|WideOr23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexb\(9));

-- Location: FF_X28_Y9_N21
\u2|bcd2_ist|rhexb[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|WideOr26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexb\(6));

-- Location: FF_X32_Y13_N17
\u2|bcd2_ist|rhexb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd2_ist|WideOr29~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexb\(3));

-- Location: FF_X32_Y13_N15
\u2|bcd2_ist|rhexb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd2_ist|WideOr30~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexb\(2));

-- Location: FF_X32_Y13_N13
\u2|bcd2_ist|rhexb[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd2_ist|WideOr28~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexb\(4));

-- Location: FF_X32_Y13_N5
\u2|bcd2_ist|rhexc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd2_ist|WideOr21~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexc\(3));

-- Location: FF_X32_Y13_N3
\u2|bcd2_ist|rhexc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd2_ist|WideOr22~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexc\(2));

-- Location: FF_X32_Y13_N25
\u2|bcd2_ist|rhexd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd2_ist|WideOr12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexd\(3));

-- Location: FF_X32_Y13_N21
\u2|bcd2_ist|rhexd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd2_ist|WideOr13~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexd\(2));

-- Location: FF_X32_Y13_N7
\u2|bcd2_ist|rhexd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd2_ist|WideOr11~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexd\(4));

-- Location: FF_X28_Y9_N31
\u2|bcd2_ist|rhexb[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|WideOr27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexb\(5));

-- Location: FF_X31_Y11_N27
\u2|bcd2_ist|rhexc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|WideOr17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexc\(7));

-- Location: FF_X31_Y12_N5
\u2|bcd2_ist|rhexd[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|WideOr9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexd\(6));

-- Location: FF_X31_Y11_N7
\u2|bcd2_ist|rhexc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|WideOr19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexc\(5));

-- Location: LCCOMB_X28_Y13_N6
\u2|bcd2_ist|addbcd4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~9_combout\ = (!\u2|bcd2_ist|Add9~10_combout\ & (!\u2|bcd2_ist|LessThan3~0_combout\ & ((!\u2|bcd2_ist|LessThan4~0_combout\) # (!\u2|bcd2_ist|addbcd4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add9~10_combout\,
	datab => \u2|bcd2_ist|addbcd4~7_combout\,
	datac => \u2|bcd2_ist|LessThan4~0_combout\,
	datad => \u2|bcd2_ist|LessThan3~0_combout\,
	combout => \u2|bcd2_ist|addbcd4~9_combout\);

-- Location: FF_X31_Y11_N5
\u2|bcd2_ist|rhexc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|WideOr14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexc\(10));

-- Location: FF_X31_Y11_N31
\u2|bcd2_ist|rhexc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexc\(9));

-- Location: LCCOMB_X29_Y12_N12
\u2|bcd2_ist|Add13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add13~2_combout\ = \u2|bcd2_ist|rhexb\(8) $ (((\u2|bcd2_ist|addbcd4~8_combout\ & ((\u2|bcd2_ist|addbcd4~13_combout\) # (\u2|bcd2_ist|addbcd4~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexb\(8),
	datab => \u2|bcd2_ist|addbcd4~8_combout\,
	datac => \u2|bcd2_ist|addbcd4~13_combout\,
	datad => \u2|bcd2_ist|addbcd4~12_combout\,
	combout => \u2|bcd2_ist|Add13~2_combout\);

-- Location: FF_X31_Y12_N25
\u2|bcd2_ist|rhexd[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|rhexd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexd\(11));

-- Location: FF_X31_Y12_N17
\u2|bcd2_ist|rhexd[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexd\(9));

-- Location: FF_X31_Y12_N23
\u2|bcd2_ist|rhexd[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|WideOr7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexd\(8));

-- Location: FF_X24_Y12_N11
\u2|bcd2_ist|rhexc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd2_ist|rhex[2][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexc\(12));

-- Location: LCCOMB_X24_Y12_N10
\u2|bcd2_ist|Add19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add19~1_combout\ = \u2|bcd2_ist|rhexc\(13) $ (\u2|bcd2_ist|addbcd4~19_combout\ $ (((\u2|bcd2_ist|addbcd4~22_combout\ & \u2|bcd2_ist|rhexc\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexc\(13),
	datab => \u2|bcd2_ist|addbcd4~22_combout\,
	datac => \u2|bcd2_ist|rhexc\(12),
	datad => \u2|bcd2_ist|addbcd4~19_combout\,
	combout => \u2|bcd2_ist|Add19~1_combout\);

-- Location: LCCOMB_X28_Y12_N6
\u2|bcd2_ist|Add19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add19~2_combout\ = \u2|bcd2_ist|rhexc\(12) $ (((\u2|bcd2_ist|addbcd4~16_combout\ & ((\u2|bcd2_ist|addbcd4~20_combout\) # (\u2|bcd2_ist|addbcd4~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|addbcd4~16_combout\,
	datab => \u2|bcd2_ist|rhexc\(12),
	datac => \u2|bcd2_ist|addbcd4~20_combout\,
	datad => \u2|bcd2_ist|addbcd4~21_combout\,
	combout => \u2|bcd2_ist|Add19~2_combout\);

-- Location: LCCOMB_X24_Y12_N8
\u2|bcd2_ist|addbcd4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~23_combout\ = (\u2|bcd2_ist|Add20~2_combout\ & (\u2|bcd2_ist|Add20~8_combout\ & (!\u2|bcd2_ist|Add20~6_combout\ & !\u2|bcd2_ist|Add20~4_combout\))) # (!\u2|bcd2_ist|Add20~2_combout\ & (\u2|bcd2_ist|Add20~6_combout\ & 
-- (\u2|bcd2_ist|Add20~8_combout\ $ (!\u2|bcd2_ist|Add20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add20~2_combout\,
	datab => \u2|bcd2_ist|Add20~8_combout\,
	datac => \u2|bcd2_ist|Add20~6_combout\,
	datad => \u2|bcd2_ist|Add20~4_combout\,
	combout => \u2|bcd2_ist|addbcd4~23_combout\);

-- Location: FF_X25_Y11_N3
\u2|bcd1_ist|rhexd[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexd\(15));

-- Location: FF_X22_Y14_N25
\u2|bcd1_ist|rhexc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd1_ist|rhex[2][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexc\(13));

-- Location: FF_X25_Y8_N19
\u2|bcd1_ist|rhexb[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|WideOr23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexb\(9));

-- Location: LCCOMB_X26_Y14_N20
\u2|bcd1_ist|addbcd4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~12_combout\ = (!\u2|bcd1_ist|Add9~10_combout\ & (!\u2|bcd1_ist|LessThan3~0_combout\ & ((!\u2|bcd1_ist|LessThan4~0_combout\) # (!\u2|bcd1_ist|addbcd4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add9~10_combout\,
	datab => \u2|bcd1_ist|LessThan3~0_combout\,
	datac => \u2|bcd1_ist|addbcd4~7_combout\,
	datad => \u2|bcd1_ist|LessThan4~0_combout\,
	combout => \u2|bcd1_ist|addbcd4~12_combout\);

-- Location: FF_X26_Y11_N13
\u2|bcd1_ist|rhexc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|WideOr14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexc\(10));

-- Location: FF_X26_Y11_N7
\u2|bcd1_ist|rhexc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexc\(9));

-- Location: LCCOMB_X26_Y14_N2
\u2|bcd1_ist|Add13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add13~2_combout\ = \u2|bcd1_ist|rhexb\(8) $ (((\u2|bcd1_ist|addbcd4~8_combout\ & ((\u2|bcd1_ist|addbcd4~15_combout\) # (\u2|bcd1_ist|addbcd4~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexb\(8),
	datab => \u2|bcd1_ist|addbcd4~15_combout\,
	datac => \u2|bcd1_ist|addbcd4~8_combout\,
	datad => \u2|bcd1_ist|addbcd4~16_combout\,
	combout => \u2|bcd1_ist|Add13~2_combout\);

-- Location: FF_X25_Y11_N29
\u2|bcd1_ist|rhexd[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|rhexd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexd\(11));

-- Location: FF_X25_Y11_N11
\u2|bcd1_ist|rhexd[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexd\(9));

-- Location: LCCOMB_X21_Y14_N12
\u2|bcd1_ist|addbcd4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~20_combout\ = (!\u2|bcd1_ist|LessThan6~0_combout\ & (!\u2|bcd1_ist|Add15~10_combout\ & ((!\u2|bcd1_ist|LessThan7~0_combout\) # (!\u2|bcd1_ist|addbcd4~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|LessThan6~0_combout\,
	datab => \u2|bcd1_ist|addbcd4~18_combout\,
	datac => \u2|bcd1_ist|Add15~10_combout\,
	datad => \u2|bcd1_ist|LessThan7~0_combout\,
	combout => \u2|bcd1_ist|addbcd4~20_combout\);

-- Location: LCCOMB_X21_Y14_N14
\u2|bcd1_ist|Add19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add19~0_combout\ = (\u2|bcd1_ist|rhexc\(13) & ((\u2|bcd1_ist|addbcd4~22_combout\) # ((\u2|bcd1_ist|rhexc\(12) & \u2|bcd1_ist|addbcd4~24_combout\)))) # (!\u2|bcd1_ist|rhexc\(13) & (\u2|bcd1_ist|rhexc\(12) & (\u2|bcd1_ist|addbcd4~24_combout\ & 
-- \u2|bcd1_ist|addbcd4~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexc\(12),
	datab => \u2|bcd1_ist|rhexc\(13),
	datac => \u2|bcd1_ist|addbcd4~24_combout\,
	datad => \u2|bcd1_ist|addbcd4~22_combout\,
	combout => \u2|bcd1_ist|Add19~0_combout\);

-- Location: FF_X26_Y10_N17
\u2|bcd1_ist|rhexd[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexd\(13));

-- Location: FF_X26_Y10_N11
\u2|bcd1_ist|rhexd[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexd\(12));

-- Location: LCCOMB_X23_Y14_N2
\u2|bcd1_ist|addbcd4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~27_combout\ = (\u2|bcd1_ist|Add20~2_combout\ & (\u2|bcd1_ist|Add20~8_combout\ & (!\u2|bcd1_ist|Add20~4_combout\ & !\u2|bcd1_ist|Add20~6_combout\))) # (!\u2|bcd1_ist|Add20~2_combout\ & (\u2|bcd1_ist|Add20~6_combout\ & 
-- (\u2|bcd1_ist|Add20~8_combout\ $ (!\u2|bcd1_ist|Add20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add20~8_combout\,
	datab => \u2|bcd1_ist|Add20~2_combout\,
	datac => \u2|bcd1_ist|Add20~4_combout\,
	datad => \u2|bcd1_ist|Add20~6_combout\,
	combout => \u2|bcd1_ist|addbcd4~27_combout\);

-- Location: LCCOMB_X22_Y14_N26
\u2|bcd1_ist|addbcd4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~28_combout\ = (\u2|bcd1_ist|Add20~8_combout\ & ((\u2|bcd1_ist|Add20~4_combout\) # (\u2|bcd1_ist|Add20~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|Add20~4_combout\,
	datac => \u2|bcd1_ist|Add20~6_combout\,
	datad => \u2|bcd1_ist|Add20~8_combout\,
	combout => \u2|bcd1_ist|addbcd4~28_combout\);

-- Location: LCCOMB_X28_Y13_N16
\u2|bcd2_ist|addbcd4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~25_combout\ = (\u2|bcd2_ist|addbcd4~8_combout\ & (((\u2|bcd2_ist|addbcd4~24_combout\)))) # (!\u2|bcd2_ist|addbcd4~8_combout\ & (\u2|bcd2_ist|Add9~6_combout\ $ (((!\u2|bcd2_ist|Add9~4_combout\ & \u2|bcd2_ist|addbcd4~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|addbcd4~8_combout\,
	datab => \u2|bcd2_ist|Add9~6_combout\,
	datac => \u2|bcd2_ist|Add9~4_combout\,
	datad => \u2|bcd2_ist|addbcd4~24_combout\,
	combout => \u2|bcd2_ist|addbcd4~25_combout\);

-- Location: LCCOMB_X29_Y13_N28
\u2|bcd2_ist|addbcd4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~26_combout\ = (\u2|bcd2_ist|addbcd4~8_combout\ & ((\u2|bcd2_ist|addbcd4~25_combout\ & (\u2|bcd2_ist|Add10~4_combout\)) # (!\u2|bcd2_ist|addbcd4~25_combout\ & ((\u2|bcd2_ist|Add12~4_combout\))))) # (!\u2|bcd2_ist|addbcd4~8_combout\ & 
-- (((\u2|bcd2_ist|addbcd4~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add10~4_combout\,
	datab => \u2|bcd2_ist|addbcd4~8_combout\,
	datac => \u2|bcd2_ist|addbcd4~25_combout\,
	datad => \u2|bcd2_ist|Add12~4_combout\,
	combout => \u2|bcd2_ist|addbcd4~26_combout\);

-- Location: FF_X31_Y12_N21
\u2|bcd2_ist|rhexd[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexd\(18));

-- Location: LCCOMB_X24_Y12_N30
\u2|bcd2_ist|addbcd4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~27_combout\ = (\u2|bcd2_ist|Add20~8_combout\ & ((\u2|bcd2_ist|Add20~4_combout\) # (\u2|bcd2_ist|Add20~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|Add20~4_combout\,
	datac => \u2|bcd2_ist|Add20~6_combout\,
	datad => \u2|bcd2_ist|Add20~8_combout\,
	combout => \u2|bcd2_ist|addbcd4~27_combout\);

-- Location: FF_X31_Y12_N15
\u2|bcd2_ist|rhexd[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexd\(17));

-- Location: LCCOMB_X24_Y12_N4
\u2|bcd2_ist|addbcd4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~28_combout\ = (\u2|bcd2_ist|Add20~4_combout\ & (\u2|bcd2_ist|Add20~6_combout\ & ((\u2|bcd2_ist|Add20~2_combout\) # (!\u2|bcd2_ist|Add20~8_combout\)))) # (!\u2|bcd2_ist|Add20~4_combout\ & ((\u2|bcd2_ist|Add20~6_combout\ & 
-- (\u2|bcd2_ist|Add20~2_combout\ & !\u2|bcd2_ist|Add20~8_combout\)) # (!\u2|bcd2_ist|Add20~6_combout\ & ((\u2|bcd2_ist|Add20~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add20~2_combout\,
	datab => \u2|bcd2_ist|Add20~4_combout\,
	datac => \u2|bcd2_ist|Add20~6_combout\,
	datad => \u2|bcd2_ist|Add20~8_combout\,
	combout => \u2|bcd2_ist|addbcd4~28_combout\);

-- Location: LCCOMB_X11_Y13_N0
\u2|bcd8_ist|addbcd4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~25_combout\ = (\u2|bcd8_ist|addbcd4~8_combout\ & (((\u2|bcd8_ist|addbcd4~24_combout\)))) # (!\u2|bcd8_ist|addbcd4~8_combout\ & (\u2|bcd8_ist|Add9~6_combout\ $ (((\u2|bcd8_ist|addbcd4~24_combout\ & !\u2|bcd8_ist|Add9~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add9~6_combout\,
	datab => \u2|bcd8_ist|addbcd4~24_combout\,
	datac => \u2|bcd8_ist|addbcd4~8_combout\,
	datad => \u2|bcd8_ist|Add9~4_combout\,
	combout => \u2|bcd8_ist|addbcd4~25_combout\);

-- Location: LCCOMB_X11_Y13_N12
\u2|bcd8_ist|addbcd4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~26_combout\ = (\u2|bcd8_ist|addbcd4~8_combout\ & ((\u2|bcd8_ist|addbcd4~25_combout\ & ((\u2|bcd8_ist|Add10~4_combout\))) # (!\u2|bcd8_ist|addbcd4~25_combout\ & (\u2|bcd8_ist|Add12~4_combout\)))) # (!\u2|bcd8_ist|addbcd4~8_combout\ & 
-- (((\u2|bcd8_ist|addbcd4~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|addbcd4~8_combout\,
	datab => \u2|bcd8_ist|Add12~4_combout\,
	datac => \u2|bcd8_ist|Add10~4_combout\,
	datad => \u2|bcd8_ist|addbcd4~25_combout\,
	combout => \u2|bcd8_ist|addbcd4~26_combout\);

-- Location: LCCOMB_X11_Y11_N30
\u2|bcd8_ist|addbcd4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~27_combout\ = (\u2|bcd8_ist|addbcd4~1_combout\ & (\u2|bcd8_ist|addbcd4~5_combout\)) # (!\u2|bcd8_ist|addbcd4~1_combout\ & (\u2|bcd8_ist|Add3~4_combout\ $ (((\u2|bcd8_ist|addbcd4~5_combout\ & !\u2|bcd8_ist|Add3~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|addbcd4~5_combout\,
	datab => \u2|bcd8_ist|addbcd4~1_combout\,
	datac => \u2|bcd8_ist|Add3~2_combout\,
	datad => \u2|bcd8_ist|Add3~4_combout\,
	combout => \u2|bcd8_ist|addbcd4~27_combout\);

-- Location: LCCOMB_X13_Y12_N4
\u2|bcd8_ist|addbcd4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~28_combout\ = (\u2|bcd8_ist|addbcd4~27_combout\ & ((\u2|bcd8_ist|Add4~4_combout\) # ((!\u2|bcd8_ist|addbcd4~1_combout\)))) # (!\u2|bcd8_ist|addbcd4~27_combout\ & (((\u2|bcd8_ist|Add6~4_combout\ & \u2|bcd8_ist|addbcd4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|addbcd4~27_combout\,
	datab => \u2|bcd8_ist|Add4~4_combout\,
	datac => \u2|bcd8_ist|Add6~4_combout\,
	datad => \u2|bcd8_ist|addbcd4~1_combout\,
	combout => \u2|bcd8_ist|addbcd4~28_combout\);

-- Location: LCCOMB_X31_Y13_N16
\u2|bcd2_ist|addbcd4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~29_combout\ = (\u2|bcd2_ist|addbcd4~1_combout\ & (((\u2|bcd2_ist|addbcd4~5_combout\)))) # (!\u2|bcd2_ist|addbcd4~1_combout\ & (\u2|bcd2_ist|Add3~4_combout\ $ (((!\u2|bcd2_ist|Add3~2_combout\ & \u2|bcd2_ist|addbcd4~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add3~4_combout\,
	datab => \u2|bcd2_ist|Add3~2_combout\,
	datac => \u2|bcd2_ist|addbcd4~1_combout\,
	datad => \u2|bcd2_ist|addbcd4~5_combout\,
	combout => \u2|bcd2_ist|addbcd4~29_combout\);

-- Location: LCCOMB_X31_Y11_N28
\u2|bcd2_ist|addbcd4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~30_combout\ = (\u2|bcd2_ist|addbcd4~29_combout\ & (((\u2|bcd2_ist|Add4~4_combout\) # (!\u2|bcd2_ist|addbcd4~1_combout\)))) # (!\u2|bcd2_ist|addbcd4~29_combout\ & (\u2|bcd2_ist|Add6~4_combout\ & ((\u2|bcd2_ist|addbcd4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add6~4_combout\,
	datab => \u2|bcd2_ist|addbcd4~29_combout\,
	datac => \u2|bcd2_ist|Add4~4_combout\,
	datad => \u2|bcd2_ist|addbcd4~1_combout\,
	combout => \u2|bcd2_ist|addbcd4~30_combout\);

-- Location: LCCOMB_X24_Y13_N18
\u2|bcd1_ist|addbcd4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~30_combout\ = (\u2|bcd1_ist|addbcd4~1_combout\ & (((\u2|bcd1_ist|addbcd4~5_combout\)))) # (!\u2|bcd1_ist|addbcd4~1_combout\ & (\u2|bcd1_ist|Add3~4_combout\ $ (((!\u2|bcd1_ist|Add3~2_combout\ & \u2|bcd1_ist|addbcd4~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add3~2_combout\,
	datab => \u2|bcd1_ist|addbcd4~5_combout\,
	datac => \u2|bcd1_ist|addbcd4~1_combout\,
	datad => \u2|bcd1_ist|Add3~4_combout\,
	combout => \u2|bcd1_ist|addbcd4~30_combout\);

-- Location: LCCOMB_X24_Y13_N12
\u2|bcd1_ist|addbcd4~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~31_combout\ = (\u2|bcd1_ist|addbcd4~30_combout\ & ((\u2|bcd1_ist|Add4~4_combout\) # ((!\u2|bcd1_ist|addbcd4~1_combout\)))) # (!\u2|bcd1_ist|addbcd4~30_combout\ & (((\u2|bcd1_ist|addbcd4~1_combout\ & \u2|bcd1_ist|Add6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add4~4_combout\,
	datab => \u2|bcd1_ist|addbcd4~30_combout\,
	datac => \u2|bcd1_ist|addbcd4~1_combout\,
	datad => \u2|bcd1_ist|Add6~4_combout\,
	combout => \u2|bcd1_ist|addbcd4~31_combout\);

-- Location: LCCOMB_X24_Y14_N8
\u2|bcd1_ist|addbcd4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~32_combout\ = (\u2|bcd1_ist|addbcd4~19_combout\ & (\u2|bcd1_ist|addbcd4~23_combout\)) # (!\u2|bcd1_ist|addbcd4~19_combout\ & (\u2|bcd1_ist|Add15~6_combout\ $ (((\u2|bcd1_ist|addbcd4~23_combout\ & !\u2|bcd1_ist|Add15~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|addbcd4~23_combout\,
	datab => \u2|bcd1_ist|Add15~6_combout\,
	datac => \u2|bcd1_ist|Add15~4_combout\,
	datad => \u2|bcd1_ist|addbcd4~19_combout\,
	combout => \u2|bcd1_ist|addbcd4~32_combout\);

-- Location: LCCOMB_X24_Y14_N0
\u2|bcd1_ist|addbcd4~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~33_combout\ = (\u2|bcd1_ist|addbcd4~32_combout\ & (((\u2|bcd1_ist|Add16~4_combout\) # (!\u2|bcd1_ist|addbcd4~19_combout\)))) # (!\u2|bcd1_ist|addbcd4~32_combout\ & (\u2|bcd1_ist|Add18~4_combout\ & 
-- ((\u2|bcd1_ist|addbcd4~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add18~4_combout\,
	datab => \u2|bcd1_ist|Add16~4_combout\,
	datac => \u2|bcd1_ist|addbcd4~32_combout\,
	datad => \u2|bcd1_ist|addbcd4~19_combout\,
	combout => \u2|bcd1_ist|addbcd4~33_combout\);

-- Location: LCCOMB_X11_Y15_N0
\u2|bcd7_ist|addbcd4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~29_combout\ = (\u2|bcd7_ist|addbcd4~1_combout\ & (\u2|bcd7_ist|addbcd4~5_combout\)) # (!\u2|bcd7_ist|addbcd4~1_combout\ & (\u2|bcd7_ist|Add3~4_combout\ $ (((\u2|bcd7_ist|addbcd4~5_combout\ & !\u2|bcd7_ist|Add3~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|addbcd4~5_combout\,
	datab => \u2|bcd7_ist|Add3~4_combout\,
	datac => \u2|bcd7_ist|addbcd4~1_combout\,
	datad => \u2|bcd7_ist|Add3~2_combout\,
	combout => \u2|bcd7_ist|addbcd4~29_combout\);

-- Location: LCCOMB_X11_Y15_N30
\u2|bcd7_ist|addbcd4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~30_combout\ = (\u2|bcd7_ist|addbcd4~1_combout\ & ((\u2|bcd7_ist|addbcd4~29_combout\ & ((\u2|bcd7_ist|Add4~4_combout\))) # (!\u2|bcd7_ist|addbcd4~29_combout\ & (\u2|bcd7_ist|Add6~4_combout\)))) # (!\u2|bcd7_ist|addbcd4~1_combout\ & 
-- (((\u2|bcd7_ist|addbcd4~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add6~4_combout\,
	datab => \u2|bcd7_ist|Add4~4_combout\,
	datac => \u2|bcd7_ist|addbcd4~1_combout\,
	datad => \u2|bcd7_ist|addbcd4~29_combout\,
	combout => \u2|bcd7_ist|addbcd4~30_combout\);

-- Location: LCCOMB_X19_Y16_N18
\u2|bcd7_ist|addbcd4~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~31_combout\ = (\u2|bcd7_ist|Add15~10_combout\) # ((\u2|bcd7_ist|LessThan7~0_combout\) # (\u2|bcd7_ist|LessThan6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add15~10_combout\,
	datac => \u2|bcd7_ist|LessThan7~0_combout\,
	datad => \u2|bcd7_ist|LessThan6~0_combout\,
	combout => \u2|bcd7_ist|addbcd4~31_combout\);

-- Location: LCCOMB_X18_Y16_N14
\u2|bcd7_ist|addbcd4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~32_combout\ = (\u2|bcd7_ist|addbcd4~16_combout\ & (((\u2|bcd7_ist|addbcd4~31_combout\)))) # (!\u2|bcd7_ist|addbcd4~16_combout\ & (\u2|bcd7_ist|Add15~6_combout\ $ (((\u2|bcd7_ist|addbcd4~31_combout\ & 
-- !\u2|bcd7_ist|Add15~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add15~6_combout\,
	datab => \u2|bcd7_ist|addbcd4~16_combout\,
	datac => \u2|bcd7_ist|addbcd4~31_combout\,
	datad => \u2|bcd7_ist|Add15~4_combout\,
	combout => \u2|bcd7_ist|addbcd4~32_combout\);

-- Location: LCCOMB_X18_Y16_N28
\u2|bcd7_ist|addbcd4~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~33_combout\ = (\u2|bcd7_ist|addbcd4~32_combout\ & (((\u2|bcd7_ist|Add16~4_combout\) # (!\u2|bcd7_ist|addbcd4~16_combout\)))) # (!\u2|bcd7_ist|addbcd4~32_combout\ & (\u2|bcd7_ist|Add18~4_combout\ & (\u2|bcd7_ist|addbcd4~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add18~4_combout\,
	datab => \u2|bcd7_ist|addbcd4~32_combout\,
	datac => \u2|bcd7_ist|addbcd4~16_combout\,
	datad => \u2|bcd7_ist|Add16~4_combout\,
	combout => \u2|bcd7_ist|addbcd4~33_combout\);

-- Location: LCCOMB_X17_Y13_N28
\u2|bcd8_ist|addbcd4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~29_combout\ = (\u2|bcd8_ist|LessThan6~0_combout\) # ((\u2|bcd8_ist|Add15~10_combout\) # (\u2|bcd8_ist|LessThan7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|LessThan6~0_combout\,
	datab => \u2|bcd8_ist|Add15~10_combout\,
	datad => \u2|bcd8_ist|LessThan7~0_combout\,
	combout => \u2|bcd8_ist|addbcd4~29_combout\);

-- Location: LCCOMB_X17_Y13_N6
\u2|bcd8_ist|addbcd4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~30_combout\ = (\u2|bcd8_ist|addbcd4~16_combout\ & (((\u2|bcd8_ist|addbcd4~29_combout\)))) # (!\u2|bcd8_ist|addbcd4~16_combout\ & (\u2|bcd8_ist|Add15~6_combout\ $ (((!\u2|bcd8_ist|Add15~4_combout\ & 
-- \u2|bcd8_ist|addbcd4~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add15~6_combout\,
	datab => \u2|bcd8_ist|Add15~4_combout\,
	datac => \u2|bcd8_ist|addbcd4~16_combout\,
	datad => \u2|bcd8_ist|addbcd4~29_combout\,
	combout => \u2|bcd8_ist|addbcd4~30_combout\);

-- Location: LCCOMB_X17_Y13_N0
\u2|bcd8_ist|addbcd4~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~31_combout\ = (\u2|bcd8_ist|addbcd4~30_combout\ & (((\u2|bcd8_ist|Add16~4_combout\)) # (!\u2|bcd8_ist|addbcd4~16_combout\))) # (!\u2|bcd8_ist|addbcd4~30_combout\ & (\u2|bcd8_ist|addbcd4~16_combout\ & 
-- ((\u2|bcd8_ist|Add18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|addbcd4~30_combout\,
	datab => \u2|bcd8_ist|addbcd4~16_combout\,
	datac => \u2|bcd8_ist|Add16~4_combout\,
	datad => \u2|bcd8_ist|Add18~4_combout\,
	combout => \u2|bcd8_ist|addbcd4~31_combout\);

-- Location: LCCOMB_X29_Y9_N20
\u2|bcd6_ist|addbcd4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~29_combout\ = (\u2|bcd6_ist|LessThan6~0_combout\) # ((\u2|bcd6_ist|Add15~10_combout\) # (\u2|bcd6_ist|LessThan7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|LessThan6~0_combout\,
	datab => \u2|bcd6_ist|Add15~10_combout\,
	datad => \u2|bcd6_ist|LessThan7~0_combout\,
	combout => \u2|bcd6_ist|addbcd4~29_combout\);

-- Location: LCCOMB_X29_Y9_N18
\u2|bcd6_ist|addbcd4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~30_combout\ = (\u2|bcd6_ist|addbcd4~16_combout\ & (((\u2|bcd6_ist|addbcd4~29_combout\)))) # (!\u2|bcd6_ist|addbcd4~16_combout\ & (\u2|bcd6_ist|Add15~6_combout\ $ (((!\u2|bcd6_ist|Add15~4_combout\ & 
-- \u2|bcd6_ist|addbcd4~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add15~6_combout\,
	datab => \u2|bcd6_ist|Add15~4_combout\,
	datac => \u2|bcd6_ist|addbcd4~16_combout\,
	datad => \u2|bcd6_ist|addbcd4~29_combout\,
	combout => \u2|bcd6_ist|addbcd4~30_combout\);

-- Location: LCCOMB_X29_Y9_N8
\u2|bcd6_ist|addbcd4~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~31_combout\ = (\u2|bcd6_ist|addbcd4~16_combout\ & ((\u2|bcd6_ist|addbcd4~30_combout\ & ((\u2|bcd6_ist|Add16~4_combout\))) # (!\u2|bcd6_ist|addbcd4~30_combout\ & (\u2|bcd6_ist|Add18~4_combout\)))) # (!\u2|bcd6_ist|addbcd4~16_combout\ & 
-- (\u2|bcd6_ist|addbcd4~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|addbcd4~16_combout\,
	datab => \u2|bcd6_ist|addbcd4~30_combout\,
	datac => \u2|bcd6_ist|Add18~4_combout\,
	datad => \u2|bcd6_ist|Add16~4_combout\,
	combout => \u2|bcd6_ist|addbcd4~31_combout\);

-- Location: LCCOMB_X11_Y10_N24
\u2|bcd3_ist|addbcd4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~29_combout\ = (\u2|bcd3_ist|addbcd4~1_combout\ & (((\u2|bcd3_ist|addbcd4~5_combout\)))) # (!\u2|bcd3_ist|addbcd4~1_combout\ & (\u2|bcd3_ist|Add3~4_combout\ $ (((!\u2|bcd3_ist|Add3~2_combout\ & \u2|bcd3_ist|addbcd4~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|addbcd4~1_combout\,
	datab => \u2|bcd3_ist|Add3~2_combout\,
	datac => \u2|bcd3_ist|addbcd4~5_combout\,
	datad => \u2|bcd3_ist|Add3~4_combout\,
	combout => \u2|bcd3_ist|addbcd4~29_combout\);

-- Location: LCCOMB_X12_Y10_N8
\u2|bcd3_ist|addbcd4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~30_combout\ = (\u2|bcd3_ist|addbcd4~29_combout\ & (((\u2|bcd3_ist|Add4~4_combout\) # (!\u2|bcd3_ist|addbcd4~1_combout\)))) # (!\u2|bcd3_ist|addbcd4~29_combout\ & (\u2|bcd3_ist|Add6~4_combout\ & (\u2|bcd3_ist|addbcd4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add6~4_combout\,
	datab => \u2|bcd3_ist|addbcd4~29_combout\,
	datac => \u2|bcd3_ist|addbcd4~1_combout\,
	datad => \u2|bcd3_ist|Add4~4_combout\,
	combout => \u2|bcd3_ist|addbcd4~30_combout\);

-- Location: LCCOMB_X31_Y10_N16
\u2|bcd6_ist|addbcd4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~32_combout\ = (\u2|bcd6_ist|addbcd4~1_combout\ & (((\u2|bcd6_ist|addbcd4~5_combout\)))) # (!\u2|bcd6_ist|addbcd4~1_combout\ & (\u2|bcd6_ist|Add3~4_combout\ $ (((\u2|bcd6_ist|addbcd4~5_combout\ & !\u2|bcd6_ist|Add3~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add3~4_combout\,
	datab => \u2|bcd6_ist|addbcd4~5_combout\,
	datac => \u2|bcd6_ist|addbcd4~1_combout\,
	datad => \u2|bcd6_ist|Add3~2_combout\,
	combout => \u2|bcd6_ist|addbcd4~32_combout\);

-- Location: LCCOMB_X31_Y10_N10
\u2|bcd6_ist|addbcd4~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~33_combout\ = (\u2|bcd6_ist|addbcd4~32_combout\ & (((\u2|bcd6_ist|Add4~4_combout\) # (!\u2|bcd6_ist|addbcd4~1_combout\)))) # (!\u2|bcd6_ist|addbcd4~32_combout\ & (\u2|bcd6_ist|Add6~4_combout\ & (\u2|bcd6_ist|addbcd4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add6~4_combout\,
	datab => \u2|bcd6_ist|addbcd4~32_combout\,
	datac => \u2|bcd6_ist|addbcd4~1_combout\,
	datad => \u2|bcd6_ist|Add4~4_combout\,
	combout => \u2|bcd6_ist|addbcd4~33_combout\);

-- Location: LCCOMB_X9_Y6_N16
\u2|bcd5_ist|addbcd4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~30_combout\ = (\u2|bcd5_ist|Add15~10_combout\) # ((\u2|bcd5_ist|LessThan6~0_combout\) # (\u2|bcd5_ist|LessThan7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add15~10_combout\,
	datac => \u2|bcd5_ist|LessThan6~0_combout\,
	datad => \u2|bcd5_ist|LessThan7~0_combout\,
	combout => \u2|bcd5_ist|addbcd4~30_combout\);

-- Location: LCCOMB_X9_Y6_N18
\u2|bcd5_ist|addbcd4~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~31_combout\ = (\u2|bcd5_ist|addbcd4~20_combout\ & (((\u2|bcd5_ist|addbcd4~30_combout\)))) # (!\u2|bcd5_ist|addbcd4~20_combout\ & (\u2|bcd5_ist|Add15~6_combout\ $ (((!\u2|bcd5_ist|Add15~4_combout\ & 
-- \u2|bcd5_ist|addbcd4~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|addbcd4~20_combout\,
	datab => \u2|bcd5_ist|Add15~6_combout\,
	datac => \u2|bcd5_ist|Add15~4_combout\,
	datad => \u2|bcd5_ist|addbcd4~30_combout\,
	combout => \u2|bcd5_ist|addbcd4~31_combout\);

-- Location: LCCOMB_X9_Y6_N2
\u2|bcd5_ist|addbcd4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~32_combout\ = (\u2|bcd5_ist|addbcd4~20_combout\ & ((\u2|bcd5_ist|addbcd4~31_combout\ & ((\u2|bcd5_ist|Add16~4_combout\))) # (!\u2|bcd5_ist|addbcd4~31_combout\ & (\u2|bcd5_ist|Add18~4_combout\)))) # (!\u2|bcd5_ist|addbcd4~20_combout\ & 
-- (((\u2|bcd5_ist|addbcd4~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|addbcd4~20_combout\,
	datab => \u2|bcd5_ist|Add18~4_combout\,
	datac => \u2|bcd5_ist|Add16~4_combout\,
	datad => \u2|bcd5_ist|addbcd4~31_combout\,
	combout => \u2|bcd5_ist|addbcd4~32_combout\);

-- Location: LCCOMB_X12_Y5_N20
\u2|bcd5_ist|addbcd4~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~33_combout\ = (\u2|bcd5_ist|addbcd4~1_combout\ & (((\u2|bcd5_ist|addbcd4~5_combout\)))) # (!\u2|bcd5_ist|addbcd4~1_combout\ & (\u2|bcd5_ist|Add3~4_combout\ $ (((\u2|bcd5_ist|addbcd4~5_combout\ & !\u2|bcd5_ist|Add3~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add3~4_combout\,
	datab => \u2|bcd5_ist|addbcd4~5_combout\,
	datac => \u2|bcd5_ist|addbcd4~1_combout\,
	datad => \u2|bcd5_ist|Add3~2_combout\,
	combout => \u2|bcd5_ist|addbcd4~33_combout\);

-- Location: LCCOMB_X13_Y5_N14
\u2|bcd5_ist|addbcd4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~34_combout\ = (\u2|bcd5_ist|addbcd4~33_combout\ & ((\u2|bcd5_ist|Add4~4_combout\) # ((!\u2|bcd5_ist|addbcd4~1_combout\)))) # (!\u2|bcd5_ist|addbcd4~33_combout\ & (((\u2|bcd5_ist|Add6~4_combout\ & \u2|bcd5_ist|addbcd4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add4~4_combout\,
	datab => \u2|bcd5_ist|addbcd4~33_combout\,
	datac => \u2|bcd5_ist|Add6~4_combout\,
	datad => \u2|bcd5_ist|addbcd4~1_combout\,
	combout => \u2|bcd5_ist|addbcd4~34_combout\);

-- Location: LCCOMB_X30_Y12_N28
\u2|bcd2_ist|addbcd4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~32_combout\ = (\u2|bcd2_ist|addbcd4~16_combout\ & (((\u2|bcd2_ist|addbcd4~31_combout\)))) # (!\u2|bcd2_ist|addbcd4~16_combout\ & (\u2|bcd2_ist|Add15~6_combout\ $ (((!\u2|bcd2_ist|Add15~4_combout\ & 
-- \u2|bcd2_ist|addbcd4~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add15~6_combout\,
	datab => \u2|bcd2_ist|Add15~4_combout\,
	datac => \u2|bcd2_ist|addbcd4~31_combout\,
	datad => \u2|bcd2_ist|addbcd4~16_combout\,
	combout => \u2|bcd2_ist|addbcd4~32_combout\);

-- Location: LCCOMB_X28_Y12_N12
\u2|bcd2_ist|addbcd4~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~33_combout\ = (\u2|bcd2_ist|addbcd4~16_combout\ & ((\u2|bcd2_ist|addbcd4~32_combout\ & ((\u2|bcd2_ist|Add16~4_combout\))) # (!\u2|bcd2_ist|addbcd4~32_combout\ & (\u2|bcd2_ist|Add18~4_combout\)))) # (!\u2|bcd2_ist|addbcd4~16_combout\ & 
-- (\u2|bcd2_ist|addbcd4~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|addbcd4~16_combout\,
	datab => \u2|bcd2_ist|addbcd4~32_combout\,
	datac => \u2|bcd2_ist|Add18~4_combout\,
	datad => \u2|bcd2_ist|Add16~4_combout\,
	combout => \u2|bcd2_ist|addbcd4~33_combout\);

-- Location: LCCOMB_X24_Y6_N28
\u2|bcd4_ist|addbcd4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~29_combout\ = (\u2|bcd4_ist|LessThan7~0_combout\) # ((\u2|bcd4_ist|LessThan6~0_combout\) # (\u2|bcd4_ist|Add15~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|LessThan7~0_combout\,
	datac => \u2|bcd4_ist|LessThan6~0_combout\,
	datad => \u2|bcd4_ist|Add15~10_combout\,
	combout => \u2|bcd4_ist|addbcd4~29_combout\);

-- Location: LCCOMB_X25_Y6_N20
\u2|bcd4_ist|addbcd4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~30_combout\ = (\u2|bcd4_ist|addbcd4~16_combout\ & (((\u2|bcd4_ist|addbcd4~29_combout\)))) # (!\u2|bcd4_ist|addbcd4~16_combout\ & (\u2|bcd4_ist|Add15~6_combout\ $ (((!\u2|bcd4_ist|Add15~4_combout\ & 
-- \u2|bcd4_ist|addbcd4~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|addbcd4~16_combout\,
	datab => \u2|bcd4_ist|Add15~4_combout\,
	datac => \u2|bcd4_ist|Add15~6_combout\,
	datad => \u2|bcd4_ist|addbcd4~29_combout\,
	combout => \u2|bcd4_ist|addbcd4~30_combout\);

-- Location: LCCOMB_X25_Y6_N12
\u2|bcd4_ist|addbcd4~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~31_combout\ = (\u2|bcd4_ist|addbcd4~16_combout\ & ((\u2|bcd4_ist|addbcd4~30_combout\ & (\u2|bcd4_ist|Add16~4_combout\)) # (!\u2|bcd4_ist|addbcd4~30_combout\ & ((\u2|bcd4_ist|Add18~4_combout\))))) # (!\u2|bcd4_ist|addbcd4~16_combout\ & 
-- (((\u2|bcd4_ist|addbcd4~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|addbcd4~16_combout\,
	datab => \u2|bcd4_ist|Add16~4_combout\,
	datac => \u2|bcd4_ist|Add18~4_combout\,
	datad => \u2|bcd4_ist|addbcd4~30_combout\,
	combout => \u2|bcd4_ist|addbcd4~31_combout\);

-- Location: LCCOMB_X18_Y7_N30
\u2|bcd4_ist|addbcd4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~32_combout\ = (\u2|bcd4_ist|addbcd4~1_combout\ & (((\u2|bcd4_ist|addbcd4~5_combout\)))) # (!\u2|bcd4_ist|addbcd4~1_combout\ & (\u2|bcd4_ist|Add3~4_combout\ $ (((!\u2|bcd4_ist|Add3~2_combout\ & \u2|bcd4_ist|addbcd4~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add3~4_combout\,
	datab => \u2|bcd4_ist|Add3~2_combout\,
	datac => \u2|bcd4_ist|addbcd4~1_combout\,
	datad => \u2|bcd4_ist|addbcd4~5_combout\,
	combout => \u2|bcd4_ist|addbcd4~32_combout\);

-- Location: LCCOMB_X18_Y8_N24
\u2|bcd4_ist|addbcd4~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~33_combout\ = (\u2|bcd4_ist|addbcd4~32_combout\ & (((\u2|bcd4_ist|Add4~4_combout\) # (!\u2|bcd4_ist|addbcd4~1_combout\)))) # (!\u2|bcd4_ist|addbcd4~32_combout\ & (\u2|bcd4_ist|Add6~4_combout\ & ((\u2|bcd4_ist|addbcd4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|addbcd4~32_combout\,
	datab => \u2|bcd4_ist|Add6~4_combout\,
	datac => \u2|bcd4_ist|Add4~4_combout\,
	datad => \u2|bcd4_ist|addbcd4~1_combout\,
	combout => \u2|bcd4_ist|addbcd4~33_combout\);

-- Location: LCCOMB_X18_Y9_N18
\u2|bcd3_ist|addbcd4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~32_combout\ = (\u2|bcd3_ist|addbcd4~19_combout\ & (((\u2|bcd3_ist|addbcd4~31_combout\)))) # (!\u2|bcd3_ist|addbcd4~19_combout\ & (\u2|bcd3_ist|Add15~6_combout\ $ (((!\u2|bcd3_ist|Add15~4_combout\ & 
-- \u2|bcd3_ist|addbcd4~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|addbcd4~19_combout\,
	datab => \u2|bcd3_ist|Add15~4_combout\,
	datac => \u2|bcd3_ist|addbcd4~31_combout\,
	datad => \u2|bcd3_ist|Add15~6_combout\,
	combout => \u2|bcd3_ist|addbcd4~32_combout\);

-- Location: LCCOMB_X18_Y9_N26
\u2|bcd3_ist|addbcd4~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~33_combout\ = (\u2|bcd3_ist|addbcd4~19_combout\ & ((\u2|bcd3_ist|addbcd4~32_combout\ & (\u2|bcd3_ist|Add16~4_combout\)) # (!\u2|bcd3_ist|addbcd4~32_combout\ & ((\u2|bcd3_ist|Add18~4_combout\))))) # (!\u2|bcd3_ist|addbcd4~19_combout\ & 
-- (\u2|bcd3_ist|addbcd4~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|addbcd4~19_combout\,
	datab => \u2|bcd3_ist|addbcd4~32_combout\,
	datac => \u2|bcd3_ist|Add16~4_combout\,
	datad => \u2|bcd3_ist|Add18~4_combout\,
	combout => \u2|bcd3_ist|addbcd4~33_combout\);

-- Location: FF_X17_Y12_N17
\u2|bcd8_ist|rhexd[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexd\(18));

-- Location: LCCOMB_X21_Y13_N28
\u2|bcd8_ist|addbcd4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~32_combout\ = (\u2|bcd8_ist|Add20~8_combout\ & ((\u2|bcd8_ist|Add20~4_combout\) # (\u2|bcd8_ist|Add20~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|Add20~4_combout\,
	datac => \u2|bcd8_ist|Add20~8_combout\,
	datad => \u2|bcd8_ist|Add20~6_combout\,
	combout => \u2|bcd8_ist|addbcd4~32_combout\);

-- Location: FF_X17_Y12_N7
\u2|bcd8_ist|rhexd[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexd\(17));

-- Location: LCCOMB_X17_Y13_N22
\u2|bcd8_ist|addbcd4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~34_combout\ = (\u2|bcd8_ist|addbcd4~16_combout\ & ((\u2|bcd8_ist|addbcd4~29_combout\ & ((\u2|bcd8_ist|Add16~2_combout\))) # (!\u2|bcd8_ist|addbcd4~29_combout\ & (\u2|bcd8_ist|Add18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add18~2_combout\,
	datab => \u2|bcd8_ist|Add16~2_combout\,
	datac => \u2|bcd8_ist|addbcd4~16_combout\,
	datad => \u2|bcd8_ist|addbcd4~29_combout\,
	combout => \u2|bcd8_ist|addbcd4~34_combout\);

-- Location: LCCOMB_X17_Y13_N18
\u2|bcd8_ist|addbcd4~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~35_combout\ = (\u2|bcd8_ist|addbcd4~34_combout\) # ((!\u2|bcd8_ist|addbcd4~16_combout\ & (\u2|bcd8_ist|Add15~4_combout\ $ (\u2|bcd8_ist|addbcd4~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|addbcd4~34_combout\,
	datab => \u2|bcd8_ist|Add15~4_combout\,
	datac => \u2|bcd8_ist|addbcd4~16_combout\,
	datad => \u2|bcd8_ist|addbcd4~29_combout\,
	combout => \u2|bcd8_ist|addbcd4~35_combout\);

-- Location: LCCOMB_X31_Y10_N12
\u2|bcd6_ist|addbcd4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~34_combout\ = (\u2|bcd6_ist|addbcd4~1_combout\ & ((\u2|bcd6_ist|addbcd4~5_combout\ & (\u2|bcd6_ist|Add4~2_combout\)) # (!\u2|bcd6_ist|addbcd4~5_combout\ & ((\u2|bcd6_ist|Add6~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add4~2_combout\,
	datab => \u2|bcd6_ist|addbcd4~5_combout\,
	datac => \u2|bcd6_ist|addbcd4~1_combout\,
	datad => \u2|bcd6_ist|Add6~2_combout\,
	combout => \u2|bcd6_ist|addbcd4~34_combout\);

-- Location: LCCOMB_X31_Y10_N6
\u2|bcd6_ist|addbcd4~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~35_combout\ = (\u2|bcd6_ist|addbcd4~34_combout\) # ((!\u2|bcd6_ist|addbcd4~1_combout\ & (\u2|bcd6_ist|Add3~2_combout\ $ (\u2|bcd6_ist|addbcd4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|addbcd4~34_combout\,
	datab => \u2|bcd6_ist|Add3~2_combout\,
	datac => \u2|bcd6_ist|addbcd4~1_combout\,
	datad => \u2|bcd6_ist|addbcd4~5_combout\,
	combout => \u2|bcd6_ist|addbcd4~35_combout\);

-- Location: LCCOMB_X9_Y6_N4
\u2|bcd5_ist|addbcd4~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~37_combout\ = (\u2|bcd5_ist|addbcd4~20_combout\ & ((\u2|bcd5_ist|addbcd4~30_combout\ & (\u2|bcd5_ist|Add16~2_combout\)) # (!\u2|bcd5_ist|addbcd4~30_combout\ & ((\u2|bcd5_ist|Add18~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|addbcd4~20_combout\,
	datab => \u2|bcd5_ist|Add16~2_combout\,
	datac => \u2|bcd5_ist|Add18~2_combout\,
	datad => \u2|bcd5_ist|addbcd4~30_combout\,
	combout => \u2|bcd5_ist|addbcd4~37_combout\);

-- Location: LCCOMB_X9_Y6_N12
\u2|bcd5_ist|addbcd4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~38_combout\ = (\u2|bcd5_ist|addbcd4~37_combout\) # ((!\u2|bcd5_ist|addbcd4~20_combout\ & (\u2|bcd5_ist|Add15~4_combout\ $ (\u2|bcd5_ist|addbcd4~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add15~4_combout\,
	datab => \u2|bcd5_ist|addbcd4~30_combout\,
	datac => \u2|bcd5_ist|addbcd4~37_combout\,
	datad => \u2|bcd5_ist|addbcd4~20_combout\,
	combout => \u2|bcd5_ist|addbcd4~38_combout\);

-- Location: LCCOMB_X11_Y15_N2
\u2|bcd7_ist|addbcd4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~34_combout\ = (\u2|bcd7_ist|addbcd4~1_combout\ & ((\u2|bcd7_ist|addbcd4~5_combout\ & ((\u2|bcd7_ist|Add4~2_combout\))) # (!\u2|bcd7_ist|addbcd4~5_combout\ & (\u2|bcd7_ist|Add6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|addbcd4~5_combout\,
	datab => \u2|bcd7_ist|Add6~2_combout\,
	datac => \u2|bcd7_ist|addbcd4~1_combout\,
	datad => \u2|bcd7_ist|Add4~2_combout\,
	combout => \u2|bcd7_ist|addbcd4~34_combout\);

-- Location: LCCOMB_X11_Y15_N28
\u2|bcd7_ist|addbcd4~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~35_combout\ = (\u2|bcd7_ist|addbcd4~34_combout\) # ((!\u2|bcd7_ist|addbcd4~1_combout\ & (\u2|bcd7_ist|addbcd4~5_combout\ $ (\u2|bcd7_ist|Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|addbcd4~1_combout\,
	datab => \u2|bcd7_ist|addbcd4~34_combout\,
	datac => \u2|bcd7_ist|addbcd4~5_combout\,
	datad => \u2|bcd7_ist|Add3~2_combout\,
	combout => \u2|bcd7_ist|addbcd4~35_combout\);

-- Location: LCCOMB_X18_Y16_N30
\u2|bcd7_ist|addbcd4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~36_combout\ = (\u2|bcd7_ist|addbcd4~16_combout\ & ((\u2|bcd7_ist|addbcd4~31_combout\ & ((\u2|bcd7_ist|Add16~2_combout\))) # (!\u2|bcd7_ist|addbcd4~31_combout\ & (\u2|bcd7_ist|Add18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add18~2_combout\,
	datab => \u2|bcd7_ist|addbcd4~16_combout\,
	datac => \u2|bcd7_ist|addbcd4~31_combout\,
	datad => \u2|bcd7_ist|Add16~2_combout\,
	combout => \u2|bcd7_ist|addbcd4~36_combout\);

-- Location: LCCOMB_X18_Y16_N2
\u2|bcd7_ist|addbcd4~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~37_combout\ = (\u2|bcd7_ist|addbcd4~36_combout\) # ((!\u2|bcd7_ist|addbcd4~16_combout\ & (\u2|bcd7_ist|addbcd4~31_combout\ $ (\u2|bcd7_ist|Add15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|addbcd4~36_combout\,
	datab => \u2|bcd7_ist|addbcd4~31_combout\,
	datac => \u2|bcd7_ist|addbcd4~16_combout\,
	datad => \u2|bcd7_ist|Add15~4_combout\,
	combout => \u2|bcd7_ist|addbcd4~37_combout\);

-- Location: LCCOMB_X30_Y9_N26
\u2|bcd6_ist|addbcd4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~36_combout\ = (\u2|bcd6_ist|addbcd4~16_combout\ & ((\u2|bcd6_ist|addbcd4~29_combout\ & ((\u2|bcd6_ist|Add16~2_combout\))) # (!\u2|bcd6_ist|addbcd4~29_combout\ & (\u2|bcd6_ist|Add18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add18~2_combout\,
	datab => \u2|bcd6_ist|addbcd4~16_combout\,
	datac => \u2|bcd6_ist|addbcd4~29_combout\,
	datad => \u2|bcd6_ist|Add16~2_combout\,
	combout => \u2|bcd6_ist|addbcd4~36_combout\);

-- Location: LCCOMB_X30_Y9_N0
\u2|bcd6_ist|addbcd4~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~37_combout\ = (\u2|bcd6_ist|addbcd4~36_combout\) # ((!\u2|bcd6_ist|addbcd4~16_combout\ & (\u2|bcd6_ist|addbcd4~29_combout\ $ (\u2|bcd6_ist|Add15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|addbcd4~29_combout\,
	datab => \u2|bcd6_ist|Add15~4_combout\,
	datac => \u2|bcd6_ist|addbcd4~36_combout\,
	datad => \u2|bcd6_ist|addbcd4~16_combout\,
	combout => \u2|bcd6_ist|addbcd4~37_combout\);

-- Location: LCCOMB_X11_Y11_N0
\u2|bcd8_ist|addbcd4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~36_combout\ = (\u2|bcd8_ist|addbcd4~1_combout\ & ((\u2|bcd8_ist|addbcd4~5_combout\ & (\u2|bcd8_ist|Add4~2_combout\)) # (!\u2|bcd8_ist|addbcd4~5_combout\ & ((\u2|bcd8_ist|Add6~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add4~2_combout\,
	datab => \u2|bcd8_ist|addbcd4~1_combout\,
	datac => \u2|bcd8_ist|Add6~2_combout\,
	datad => \u2|bcd8_ist|addbcd4~5_combout\,
	combout => \u2|bcd8_ist|addbcd4~36_combout\);

-- Location: LCCOMB_X11_Y11_N22
\u2|bcd8_ist|addbcd4~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~37_combout\ = (\u2|bcd8_ist|addbcd4~36_combout\) # ((!\u2|bcd8_ist|addbcd4~1_combout\ & (\u2|bcd8_ist|addbcd4~5_combout\ $ (\u2|bcd8_ist|Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|addbcd4~5_combout\,
	datab => \u2|bcd8_ist|addbcd4~1_combout\,
	datac => \u2|bcd8_ist|Add3~2_combout\,
	datad => \u2|bcd8_ist|addbcd4~36_combout\,
	combout => \u2|bcd8_ist|addbcd4~37_combout\);

-- Location: LCCOMB_X19_Y15_N30
\u2|bcd7_ist|addbcd4~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~39_combout\ = (\u2|bcd7_ist|addbcd4~8_combout\ & ((\u2|bcd7_ist|addbcd4~26_combout\ & ((\u2|bcd7_ist|Add10~2_combout\))) # (!\u2|bcd7_ist|addbcd4~26_combout\ & (\u2|bcd7_ist|Add12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add12~2_combout\,
	datab => \u2|bcd7_ist|Add10~2_combout\,
	datac => \u2|bcd7_ist|addbcd4~26_combout\,
	datad => \u2|bcd7_ist|addbcd4~8_combout\,
	combout => \u2|bcd7_ist|addbcd4~39_combout\);

-- Location: LCCOMB_X25_Y10_N30
\u2|bcd1_ist|addbcd4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~34_combout\ = (\u2|bcd1_ist|addbcd4~8_combout\ & ((\u2|bcd1_ist|addbcd4~9_combout\ & ((\u2|bcd1_ist|Add10~2_combout\))) # (!\u2|bcd1_ist|addbcd4~9_combout\ & (\u2|bcd1_ist|Add12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add12~2_combout\,
	datab => \u2|bcd1_ist|Add10~2_combout\,
	datac => \u2|bcd1_ist|addbcd4~8_combout\,
	datad => \u2|bcd1_ist|addbcd4~9_combout\,
	combout => \u2|bcd1_ist|addbcd4~34_combout\);

-- Location: LCCOMB_X25_Y10_N2
\u2|bcd1_ist|addbcd4~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~35_combout\ = (\u2|bcd1_ist|addbcd4~34_combout\) # ((!\u2|bcd1_ist|addbcd4~8_combout\ & (\u2|bcd1_ist|Add9~4_combout\ $ (\u2|bcd1_ist|addbcd4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|addbcd4~34_combout\,
	datab => \u2|bcd1_ist|Add9~4_combout\,
	datac => \u2|bcd1_ist|addbcd4~8_combout\,
	datad => \u2|bcd1_ist|addbcd4~9_combout\,
	combout => \u2|bcd1_ist|addbcd4~35_combout\);

-- Location: LCCOMB_X23_Y14_N28
\u2|bcd1_ist|addbcd4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~36_combout\ = (\u2|bcd1_ist|Add20~8_combout\ & (!\u2|bcd1_ist|Add20~4_combout\ & ((\u2|bcd1_ist|Add20~6_combout\) # (!\u2|bcd1_ist|Add20~2_combout\)))) # (!\u2|bcd1_ist|Add20~8_combout\ & (\u2|bcd1_ist|Add20~4_combout\ & 
-- ((\u2|bcd1_ist|Add20~2_combout\) # (!\u2|bcd1_ist|Add20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add20~8_combout\,
	datab => \u2|bcd1_ist|Add20~2_combout\,
	datac => \u2|bcd1_ist|Add20~4_combout\,
	datad => \u2|bcd1_ist|Add20~6_combout\,
	combout => \u2|bcd1_ist|addbcd4~36_combout\);

-- Location: LCCOMB_X18_Y6_N0
\u2|bcd4_ist|addbcd4~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~35_combout\ = (\u2|bcd4_ist|addbcd4~8_combout\ & ((\u2|bcd4_ist|addbcd4~26_combout\ & ((\u2|bcd4_ist|Add10~2_combout\))) # (!\u2|bcd4_ist|addbcd4~26_combout\ & (\u2|bcd4_ist|Add12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add12~2_combout\,
	datab => \u2|bcd4_ist|addbcd4~8_combout\,
	datac => \u2|bcd4_ist|Add10~2_combout\,
	datad => \u2|bcd4_ist|addbcd4~26_combout\,
	combout => \u2|bcd4_ist|addbcd4~35_combout\);

-- Location: LCCOMB_X13_Y8_N30
\u2|bcd3_ist|addbcd4~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~35_combout\ = (\u2|bcd3_ist|addbcd4~8_combout\ & ((\u2|bcd3_ist|addbcd4~9_combout\ & ((\u2|bcd3_ist|Add10~2_combout\))) # (!\u2|bcd3_ist|addbcd4~9_combout\ & (\u2|bcd3_ist|Add12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|addbcd4~8_combout\,
	datab => \u2|bcd3_ist|Add12~2_combout\,
	datac => \u2|bcd3_ist|addbcd4~9_combout\,
	datad => \u2|bcd3_ist|Add10~2_combout\,
	combout => \u2|bcd3_ist|addbcd4~35_combout\);

-- Location: LCCOMB_X13_Y8_N18
\u2|bcd3_ist|addbcd4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~36_combout\ = (\u2|bcd3_ist|addbcd4~35_combout\) # ((!\u2|bcd3_ist|addbcd4~8_combout\ & (\u2|bcd3_ist|Add9~4_combout\ $ (\u2|bcd3_ist|addbcd4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|addbcd4~35_combout\,
	datab => \u2|bcd3_ist|Add9~4_combout\,
	datac => \u2|bcd3_ist|addbcd4~9_combout\,
	datad => \u2|bcd3_ist|addbcd4~8_combout\,
	combout => \u2|bcd3_ist|addbcd4~36_combout\);

-- Location: LCCOMB_X24_Y13_N14
\u2|bcd1_ist|addbcd4~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~37_combout\ = (\u2|bcd1_ist|addbcd4~1_combout\ & ((\u2|bcd1_ist|addbcd4~5_combout\ & ((\u2|bcd1_ist|Add4~2_combout\))) # (!\u2|bcd1_ist|addbcd4~5_combout\ & (\u2|bcd1_ist|Add6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add6~2_combout\,
	datab => \u2|bcd1_ist|addbcd4~5_combout\,
	datac => \u2|bcd1_ist|addbcd4~1_combout\,
	datad => \u2|bcd1_ist|Add4~2_combout\,
	combout => \u2|bcd1_ist|addbcd4~37_combout\);

-- Location: LCCOMB_X24_Y13_N10
\u2|bcd1_ist|addbcd4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~38_combout\ = (\u2|bcd1_ist|addbcd4~37_combout\) # ((!\u2|bcd1_ist|addbcd4~1_combout\ & (\u2|bcd1_ist|Add3~2_combout\ $ (\u2|bcd1_ist|addbcd4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add3~2_combout\,
	datab => \u2|bcd1_ist|addbcd4~1_combout\,
	datac => \u2|bcd1_ist|addbcd4~37_combout\,
	datad => \u2|bcd1_ist|addbcd4~5_combout\,
	combout => \u2|bcd1_ist|addbcd4~38_combout\);

-- Location: LCCOMB_X31_Y13_N30
\u2|bcd2_ist|addbcd4~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~39_combout\ = (\u2|bcd2_ist|addbcd4~1_combout\ & ((\u2|bcd2_ist|addbcd4~5_combout\ & (\u2|bcd2_ist|Add4~2_combout\)) # (!\u2|bcd2_ist|addbcd4~5_combout\ & ((\u2|bcd2_ist|Add6~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|addbcd4~1_combout\,
	datab => \u2|bcd2_ist|Add4~2_combout\,
	datac => \u2|bcd2_ist|Add6~2_combout\,
	datad => \u2|bcd2_ist|addbcd4~5_combout\,
	combout => \u2|bcd2_ist|addbcd4~39_combout\);

-- Location: LCCOMB_X24_Y6_N26
\u2|bcd4_ist|addbcd4~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~37_combout\ = (\u2|bcd4_ist|addbcd4~16_combout\ & ((\u2|bcd4_ist|addbcd4~29_combout\ & ((\u2|bcd4_ist|Add16~2_combout\))) # (!\u2|bcd4_ist|addbcd4~29_combout\ & (\u2|bcd4_ist|Add18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add18~2_combout\,
	datab => \u2|bcd4_ist|Add16~2_combout\,
	datac => \u2|bcd4_ist|addbcd4~16_combout\,
	datad => \u2|bcd4_ist|addbcd4~29_combout\,
	combout => \u2|bcd4_ist|addbcd4~37_combout\);

-- Location: LCCOMB_X23_Y6_N2
\u2|bcd4_ist|addbcd4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~38_combout\ = (\u2|bcd4_ist|addbcd4~37_combout\) # ((!\u2|bcd4_ist|addbcd4~16_combout\ & (\u2|bcd4_ist|Add15~4_combout\ $ (\u2|bcd4_ist|addbcd4~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add15~4_combout\,
	datab => \u2|bcd4_ist|addbcd4~29_combout\,
	datac => \u2|bcd4_ist|addbcd4~37_combout\,
	datad => \u2|bcd4_ist|addbcd4~16_combout\,
	combout => \u2|bcd4_ist|addbcd4~38_combout\);

-- Location: LCCOMB_X13_Y10_N0
\u2|bcd3_ist|addbcd4~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~39_combout\ = (\u2|bcd3_ist|addbcd4~1_combout\ & ((\u2|bcd3_ist|addbcd4~5_combout\ & ((\u2|bcd3_ist|Add4~2_combout\))) # (!\u2|bcd3_ist|addbcd4~5_combout\ & (\u2|bcd3_ist|Add6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|addbcd4~5_combout\,
	datab => \u2|bcd3_ist|addbcd4~1_combout\,
	datac => \u2|bcd3_ist|Add6~2_combout\,
	datad => \u2|bcd3_ist|Add4~2_combout\,
	combout => \u2|bcd3_ist|addbcd4~39_combout\);

-- Location: LCCOMB_X18_Y7_N0
\u2|bcd4_ist|addbcd4~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~39_combout\ = (\u2|bcd4_ist|addbcd4~1_combout\ & ((\u2|bcd4_ist|addbcd4~5_combout\ & (\u2|bcd4_ist|Add4~2_combout\)) # (!\u2|bcd4_ist|addbcd4~5_combout\ & ((\u2|bcd4_ist|Add6~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|addbcd4~1_combout\,
	datab => \u2|bcd4_ist|Add4~2_combout\,
	datac => \u2|bcd4_ist|Add6~2_combout\,
	datad => \u2|bcd4_ist|addbcd4~5_combout\,
	combout => \u2|bcd4_ist|addbcd4~39_combout\);

-- Location: LCCOMB_X18_Y7_N26
\u2|bcd4_ist|addbcd4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~40_combout\ = (\u2|bcd4_ist|addbcd4~39_combout\) # ((!\u2|bcd4_ist|addbcd4~1_combout\ & (\u2|bcd4_ist|Add3~2_combout\ $ (\u2|bcd4_ist|addbcd4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add3~2_combout\,
	datab => \u2|bcd4_ist|addbcd4~39_combout\,
	datac => \u2|bcd4_ist|addbcd4~1_combout\,
	datad => \u2|bcd4_ist|addbcd4~5_combout\,
	combout => \u2|bcd4_ist|addbcd4~40_combout\);

-- Location: LCCOMB_X13_Y5_N0
\u2|bcd5_ist|addbcd4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~42_combout\ = (\u2|bcd5_ist|addbcd4~0_combout\ & ((\u2|bcd5_ist|Add6~0_combout\))) # (!\u2|bcd5_ist|addbcd4~0_combout\ & (\u2|bcd5_ist|Add3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add3~0_combout\,
	datac => \u2|bcd5_ist|Add6~0_combout\,
	datad => \u2|bcd5_ist|addbcd4~0_combout\,
	combout => \u2|bcd5_ist|addbcd4~42_combout\);

-- Location: LCCOMB_X13_Y5_N30
\u2|bcd5_ist|addbcd4~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~43_combout\ = (\u2|bcd5_ist|Add3~8_combout\ & (\u2|bcd5_ist|Add4~0_combout\)) # (!\u2|bcd5_ist|Add3~8_combout\ & ((\u2|bcd5_ist|LessThan0~0_combout\ & (\u2|bcd5_ist|Add4~0_combout\)) # (!\u2|bcd5_ist|LessThan0~0_combout\ & 
-- ((\u2|bcd5_ist|addbcd4~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add4~0_combout\,
	datab => \u2|bcd5_ist|Add3~8_combout\,
	datac => \u2|bcd5_ist|LessThan0~0_combout\,
	datad => \u2|bcd5_ist|addbcd4~42_combout\,
	combout => \u2|bcd5_ist|addbcd4~43_combout\);

-- Location: LCCOMB_X17_Y13_N24
\u2|bcd8_ist|addbcd4~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~41_combout\ = (\u2|bcd8_ist|addbcd4~15_combout\ & (\u2|bcd8_ist|Add18~0_combout\)) # (!\u2|bcd8_ist|addbcd4~15_combout\ & ((\u2|bcd8_ist|Add15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|Add18~0_combout\,
	datac => \u2|bcd8_ist|Add15~2_combout\,
	datad => \u2|bcd8_ist|addbcd4~15_combout\,
	combout => \u2|bcd8_ist|addbcd4~41_combout\);

-- Location: LCCOMB_X19_Y12_N20
\u2|bcd8_ist|addbcd4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~42_combout\ = (\u2|bcd8_ist|Add15~10_combout\ & (((\u2|bcd8_ist|Add16~0_combout\)))) # (!\u2|bcd8_ist|Add15~10_combout\ & ((\u2|bcd8_ist|LessThan6~0_combout\ & ((\u2|bcd8_ist|Add16~0_combout\))) # (!\u2|bcd8_ist|LessThan6~0_combout\ & 
-- (\u2|bcd8_ist|addbcd4~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|addbcd4~41_combout\,
	datab => \u2|bcd8_ist|Add16~0_combout\,
	datac => \u2|bcd8_ist|Add15~10_combout\,
	datad => \u2|bcd8_ist|LessThan6~0_combout\,
	combout => \u2|bcd8_ist|addbcd4~42_combout\);

-- Location: LCCOMB_X31_Y10_N20
\u2|bcd6_ist|addbcd4~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~41_combout\ = (\u2|bcd6_ist|addbcd4~0_combout\ & (\u2|bcd6_ist|Add6~0_combout\)) # (!\u2|bcd6_ist|addbcd4~0_combout\ & ((\u2|bcd6_ist|Add3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add6~0_combout\,
	datab => \u2|bcd6_ist|Add3~0_combout\,
	datad => \u2|bcd6_ist|addbcd4~0_combout\,
	combout => \u2|bcd6_ist|addbcd4~41_combout\);

-- Location: LCCOMB_X31_Y10_N2
\u2|bcd6_ist|addbcd4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~42_combout\ = (\u2|bcd6_ist|LessThan0~0_combout\ & (((\u2|bcd6_ist|Add4~0_combout\)))) # (!\u2|bcd6_ist|LessThan0~0_combout\ & ((\u2|bcd6_ist|Add3~8_combout\ & (\u2|bcd6_ist|Add4~0_combout\)) # (!\u2|bcd6_ist|Add3~8_combout\ & 
-- ((\u2|bcd6_ist|addbcd4~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|LessThan0~0_combout\,
	datab => \u2|bcd6_ist|Add3~8_combout\,
	datac => \u2|bcd6_ist|Add4~0_combout\,
	datad => \u2|bcd6_ist|addbcd4~41_combout\,
	combout => \u2|bcd6_ist|addbcd4~42_combout\);

-- Location: LCCOMB_X9_Y6_N14
\u2|bcd5_ist|addbcd4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~44_combout\ = (\u2|bcd5_ist|addbcd4~19_combout\ & ((\u2|bcd5_ist|Add18~0_combout\))) # (!\u2|bcd5_ist|addbcd4~19_combout\ & (\u2|bcd5_ist|Add15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add15~2_combout\,
	datac => \u2|bcd5_ist|Add18~0_combout\,
	datad => \u2|bcd5_ist|addbcd4~19_combout\,
	combout => \u2|bcd5_ist|addbcd4~44_combout\);

-- Location: LCCOMB_X9_Y6_N10
\u2|bcd5_ist|addbcd4~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~45_combout\ = (\u2|bcd5_ist|LessThan6~0_combout\ & (\u2|bcd5_ist|Add16~0_combout\)) # (!\u2|bcd5_ist|LessThan6~0_combout\ & ((\u2|bcd5_ist|Add15~10_combout\ & (\u2|bcd5_ist|Add16~0_combout\)) # (!\u2|bcd5_ist|Add15~10_combout\ & 
-- ((\u2|bcd5_ist|addbcd4~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add16~0_combout\,
	datab => \u2|bcd5_ist|LessThan6~0_combout\,
	datac => \u2|bcd5_ist|addbcd4~44_combout\,
	datad => \u2|bcd5_ist|Add15~10_combout\,
	combout => \u2|bcd5_ist|addbcd4~45_combout\);

-- Location: LCCOMB_X13_Y15_N20
\u2|bcd7_ist|addbcd4~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~41_combout\ = (\u2|bcd7_ist|addbcd4~0_combout\ & ((\u2|bcd7_ist|Add6~0_combout\))) # (!\u2|bcd7_ist|addbcd4~0_combout\ & (\u2|bcd7_ist|Add3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|Add3~0_combout\,
	datac => \u2|bcd7_ist|Add6~0_combout\,
	datad => \u2|bcd7_ist|addbcd4~0_combout\,
	combout => \u2|bcd7_ist|addbcd4~41_combout\);

-- Location: LCCOMB_X13_Y15_N6
\u2|bcd7_ist|addbcd4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~42_combout\ = (\u2|bcd7_ist|Add3~8_combout\ & (((\u2|bcd7_ist|Add4~0_combout\)))) # (!\u2|bcd7_ist|Add3~8_combout\ & ((\u2|bcd7_ist|LessThan0~0_combout\ & ((\u2|bcd7_ist|Add4~0_combout\))) # (!\u2|bcd7_ist|LessThan0~0_combout\ & 
-- (\u2|bcd7_ist|addbcd4~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add3~8_combout\,
	datab => \u2|bcd7_ist|addbcd4~41_combout\,
	datac => \u2|bcd7_ist|LessThan0~0_combout\,
	datad => \u2|bcd7_ist|Add4~0_combout\,
	combout => \u2|bcd7_ist|addbcd4~42_combout\);

-- Location: LCCOMB_X19_Y16_N28
\u2|bcd7_ist|addbcd4~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~43_combout\ = (\u2|bcd7_ist|addbcd4~15_combout\ & ((\u2|bcd7_ist|Add18~0_combout\))) # (!\u2|bcd7_ist|addbcd4~15_combout\ & (\u2|bcd7_ist|Add15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add15~2_combout\,
	datab => \u2|bcd7_ist|Add18~0_combout\,
	datad => \u2|bcd7_ist|addbcd4~15_combout\,
	combout => \u2|bcd7_ist|addbcd4~43_combout\);

-- Location: LCCOMB_X19_Y16_N4
\u2|bcd7_ist|addbcd4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~44_combout\ = (\u2|bcd7_ist|Add15~10_combout\ & (((\u2|bcd7_ist|Add16~0_combout\)))) # (!\u2|bcd7_ist|Add15~10_combout\ & ((\u2|bcd7_ist|LessThan6~0_combout\ & (\u2|bcd7_ist|Add16~0_combout\)) # (!\u2|bcd7_ist|LessThan6~0_combout\ & 
-- ((\u2|bcd7_ist|addbcd4~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add15~10_combout\,
	datab => \u2|bcd7_ist|LessThan6~0_combout\,
	datac => \u2|bcd7_ist|Add16~0_combout\,
	datad => \u2|bcd7_ist|addbcd4~43_combout\,
	combout => \u2|bcd7_ist|addbcd4~44_combout\);

-- Location: LCCOMB_X29_Y9_N16
\u2|bcd6_ist|addbcd4~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~43_combout\ = (\u2|bcd6_ist|addbcd4~15_combout\ & ((\u2|bcd6_ist|Add18~0_combout\))) # (!\u2|bcd6_ist|addbcd4~15_combout\ & (\u2|bcd6_ist|Add15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add15~2_combout\,
	datab => \u2|bcd6_ist|addbcd4~15_combout\,
	datad => \u2|bcd6_ist|Add18~0_combout\,
	combout => \u2|bcd6_ist|addbcd4~43_combout\);

-- Location: LCCOMB_X21_Y12_N14
\u2|bcd6_ist|addbcd4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~44_combout\ = (\u2|bcd6_ist|Add15~10_combout\ & (\u2|bcd6_ist|Add16~0_combout\)) # (!\u2|bcd6_ist|Add15~10_combout\ & ((\u2|bcd6_ist|LessThan6~0_combout\ & (\u2|bcd6_ist|Add16~0_combout\)) # (!\u2|bcd6_ist|LessThan6~0_combout\ & 
-- ((\u2|bcd6_ist|addbcd4~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add16~0_combout\,
	datab => \u2|bcd6_ist|Add15~10_combout\,
	datac => \u2|bcd6_ist|LessThan6~0_combout\,
	datad => \u2|bcd6_ist|addbcd4~43_combout\,
	combout => \u2|bcd6_ist|addbcd4~44_combout\);

-- Location: LCCOMB_X23_Y13_N0
\u2|bcd7_ist|addbcd4~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~45_combout\ = (\u2|bcd7_ist|Add20~6_combout\ & ((\u2|bcd7_ist|Add20~2_combout\ & (!\u2|bcd7_ist|Add20~4_combout\ & \u2|bcd7_ist|Add20~8_combout\)) # (!\u2|bcd7_ist|Add20~2_combout\ & (\u2|bcd7_ist|Add20~4_combout\ & 
-- !\u2|bcd7_ist|Add20~8_combout\)))) # (!\u2|bcd7_ist|Add20~6_combout\ & (\u2|bcd7_ist|Add20~2_combout\ $ (((!\u2|bcd7_ist|Add20~4_combout\ & \u2|bcd7_ist|Add20~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add20~6_combout\,
	datab => \u2|bcd7_ist|Add20~2_combout\,
	datac => \u2|bcd7_ist|Add20~4_combout\,
	datad => \u2|bcd7_ist|Add20~8_combout\,
	combout => \u2|bcd7_ist|addbcd4~45_combout\);

-- Location: LCCOMB_X22_Y13_N22
\u2|bcd8_ist|addbcd4~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~45_combout\ = (\u2|bcd8_ist|Add20~2_combout\ & (\u2|bcd8_ist|Add20~6_combout\ $ (((\u2|bcd8_ist|Add20~4_combout\) # (!\u2|bcd8_ist|Add20~8_combout\))))) # (!\u2|bcd8_ist|Add20~2_combout\ & ((\u2|bcd8_ist|Add20~6_combout\ & 
-- (\u2|bcd8_ist|Add20~4_combout\ & !\u2|bcd8_ist|Add20~8_combout\)) # (!\u2|bcd8_ist|Add20~6_combout\ & (!\u2|bcd8_ist|Add20~4_combout\ & \u2|bcd8_ist|Add20~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add20~2_combout\,
	datab => \u2|bcd8_ist|Add20~6_combout\,
	datac => \u2|bcd8_ist|Add20~4_combout\,
	datad => \u2|bcd8_ist|Add20~8_combout\,
	combout => \u2|bcd8_ist|addbcd4~45_combout\);

-- Location: LCCOMB_X28_Y13_N14
\u2|bcd2_ist|addbcd4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~42_combout\ = (\u2|bcd2_ist|addbcd4~7_combout\ & ((\u2|bcd2_ist|Add12~0_combout\))) # (!\u2|bcd2_ist|addbcd4~7_combout\ & (\u2|bcd2_ist|Add9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|addbcd4~7_combout\,
	datac => \u2|bcd2_ist|Add9~2_combout\,
	datad => \u2|bcd2_ist|Add12~0_combout\,
	combout => \u2|bcd2_ist|addbcd4~42_combout\);

-- Location: LCCOMB_X29_Y13_N2
\u2|bcd2_ist|addbcd4~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~43_combout\ = (\u2|bcd2_ist|Add9~10_combout\ & (\u2|bcd2_ist|Add10~0_combout\)) # (!\u2|bcd2_ist|Add9~10_combout\ & ((\u2|bcd2_ist|LessThan3~0_combout\ & (\u2|bcd2_ist|Add10~0_combout\)) # (!\u2|bcd2_ist|LessThan3~0_combout\ & 
-- ((\u2|bcd2_ist|addbcd4~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add9~10_combout\,
	datab => \u2|bcd2_ist|Add10~0_combout\,
	datac => \u2|bcd2_ist|addbcd4~42_combout\,
	datad => \u2|bcd2_ist|LessThan3~0_combout\,
	combout => \u2|bcd2_ist|addbcd4~43_combout\);

-- Location: LCCOMB_X24_Y9_N18
\u2|bcd4_ist|addbcd4~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~41_combout\ = (\u2|bcd4_ist|Add20~2_combout\ & (\u2|bcd4_ist|Add20~6_combout\ $ (((\u2|bcd4_ist|Add20~4_combout\) # (!\u2|bcd4_ist|Add20~8_combout\))))) # (!\u2|bcd4_ist|Add20~2_combout\ & ((\u2|bcd4_ist|Add20~8_combout\ & 
-- (!\u2|bcd4_ist|Add20~4_combout\ & !\u2|bcd4_ist|Add20~6_combout\)) # (!\u2|bcd4_ist|Add20~8_combout\ & (\u2|bcd4_ist|Add20~4_combout\ & \u2|bcd4_ist|Add20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add20~2_combout\,
	datab => \u2|bcd4_ist|Add20~8_combout\,
	datac => \u2|bcd4_ist|Add20~4_combout\,
	datad => \u2|bcd4_ist|Add20~6_combout\,
	combout => \u2|bcd4_ist|addbcd4~41_combout\);

-- Location: LCCOMB_X12_Y13_N28
\u2|bcd8_ist|addbcd4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~46_combout\ = (\u2|bcd8_ist|addbcd4~7_combout\ & (\u2|bcd8_ist|Add12~0_combout\)) # (!\u2|bcd8_ist|addbcd4~7_combout\ & ((\u2|bcd8_ist|Add9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|Add12~0_combout\,
	datac => \u2|bcd8_ist|addbcd4~7_combout\,
	datad => \u2|bcd8_ist|Add9~2_combout\,
	combout => \u2|bcd8_ist|addbcd4~46_combout\);

-- Location: LCCOMB_X12_Y13_N0
\u2|bcd8_ist|addbcd4~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~47_combout\ = (\u2|bcd8_ist|Add9~10_combout\ & (\u2|bcd8_ist|Add10~0_combout\)) # (!\u2|bcd8_ist|Add9~10_combout\ & ((\u2|bcd8_ist|LessThan3~0_combout\ & (\u2|bcd8_ist|Add10~0_combout\)) # (!\u2|bcd8_ist|LessThan3~0_combout\ & 
-- ((\u2|bcd8_ist|addbcd4~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add9~10_combout\,
	datab => \u2|bcd8_ist|Add10~0_combout\,
	datac => \u2|bcd8_ist|addbcd4~46_combout\,
	datad => \u2|bcd8_ist|LessThan3~0_combout\,
	combout => \u2|bcd8_ist|addbcd4~47_combout\);

-- Location: LCCOMB_X30_Y12_N30
\u2|bcd2_ist|addbcd4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~44_combout\ = (\u2|bcd2_ist|addbcd4~15_combout\ & (\u2|bcd2_ist|Add18~0_combout\)) # (!\u2|bcd2_ist|addbcd4~15_combout\ & ((\u2|bcd2_ist|Add15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add18~0_combout\,
	datab => \u2|bcd2_ist|Add15~2_combout\,
	datad => \u2|bcd2_ist|addbcd4~15_combout\,
	combout => \u2|bcd2_ist|addbcd4~44_combout\);

-- Location: LCCOMB_X30_Y12_N26
\u2|bcd2_ist|addbcd4~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~45_combout\ = (\u2|bcd2_ist|LessThan6~0_combout\ & (((\u2|bcd2_ist|Add16~0_combout\)))) # (!\u2|bcd2_ist|LessThan6~0_combout\ & ((\u2|bcd2_ist|Add15~10_combout\ & ((\u2|bcd2_ist|Add16~0_combout\))) # (!\u2|bcd2_ist|Add15~10_combout\ & 
-- (\u2|bcd2_ist|addbcd4~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|addbcd4~44_combout\,
	datab => \u2|bcd2_ist|Add16~0_combout\,
	datac => \u2|bcd2_ist|LessThan6~0_combout\,
	datad => \u2|bcd2_ist|Add15~10_combout\,
	combout => \u2|bcd2_ist|addbcd4~45_combout\);

-- Location: LCCOMB_X25_Y10_N4
\u2|bcd1_ist|addbcd4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~44_combout\ = (\u2|bcd1_ist|addbcd4~0_combout\ & ((\u2|bcd1_ist|Add6~0_combout\))) # (!\u2|bcd1_ist|addbcd4~0_combout\ & (\u2|bcd1_ist|Add3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add3~0_combout\,
	datab => \u2|bcd1_ist|Add6~0_combout\,
	datad => \u2|bcd1_ist|addbcd4~0_combout\,
	combout => \u2|bcd1_ist|addbcd4~44_combout\);

-- Location: LCCOMB_X21_Y10_N22
\u2|bcd1_ist|addbcd4~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~45_combout\ = (\u2|bcd1_ist|Add3~8_combout\ & (((\u2|bcd1_ist|Add4~0_combout\)))) # (!\u2|bcd1_ist|Add3~8_combout\ & ((\u2|bcd1_ist|LessThan0~0_combout\ & ((\u2|bcd1_ist|Add4~0_combout\))) # (!\u2|bcd1_ist|LessThan0~0_combout\ & 
-- (\u2|bcd1_ist|addbcd4~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add3~8_combout\,
	datab => \u2|bcd1_ist|addbcd4~44_combout\,
	datac => \u2|bcd1_ist|LessThan0~0_combout\,
	datad => \u2|bcd1_ist|Add4~0_combout\,
	combout => \u2|bcd1_ist|addbcd4~45_combout\);

-- Location: LCCOMB_X17_Y7_N12
\u2|bcd4_ist|addbcd4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~46_combout\ = (\u2|bcd4_ist|addbcd4~0_combout\ & ((\u2|bcd4_ist|Add6~0_combout\))) # (!\u2|bcd4_ist|addbcd4~0_combout\ & (\u2|bcd4_ist|Add3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add3~0_combout\,
	datab => \u2|bcd4_ist|addbcd4~0_combout\,
	datad => \u2|bcd4_ist|Add6~0_combout\,
	combout => \u2|bcd4_ist|addbcd4~46_combout\);

-- Location: LCCOMB_X16_Y10_N26
\u3|uart_stat~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_stat~12_combout\ = (\rst_n~input_o\ & (!\u3|Equal3~2_combout\ & (\u3|uart_stat.001~q\ & !\u3|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \u3|Equal3~2_combout\,
	datac => \u3|uart_stat.001~q\,
	datad => \u3|Equal1~1_combout\,
	combout => \u3|uart_stat~12_combout\);

-- Location: FF_X12_Y5_N31
\u2|bcd5_ist|rhex[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|rhex[1][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhex[1][3]~q\);

-- Location: LCCOMB_X11_Y5_N6
\u2|bcd5_ist|WideOr29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr29~0_combout\ = (\u2|bcd5_ist|rhex[1][3]~q\ & (!\u2|bcd5_ist|rhex[1][1]~q\ & (\u2|bcd5_ist|rhex[1][0]~q\ $ (!\u2|bcd5_ist|rhex[1][2]~q\)))) # (!\u2|bcd5_ist|rhex[1][3]~q\ & (\u2|bcd5_ist|rhex[1][0]~q\ & (\u2|bcd5_ist|rhex[1][1]~q\ & 
-- !\u2|bcd5_ist|rhex[1][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[1][3]~q\,
	datab => \u2|bcd5_ist|rhex[1][0]~q\,
	datac => \u2|bcd5_ist|rhex[1][1]~q\,
	datad => \u2|bcd5_ist|rhex[1][2]~q\,
	combout => \u2|bcd5_ist|WideOr29~0_combout\);

-- Location: LCCOMB_X11_Y5_N12
\u2|bcd5_ist|WideOr30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr30~0_combout\ = (\u2|bcd5_ist|rhex[1][0]~q\ & (!\u2|bcd5_ist|rhex[1][2]~q\ & ((\u2|bcd5_ist|rhex[1][3]~q\) # (!\u2|bcd5_ist|rhex[1][1]~q\)))) # (!\u2|bcd5_ist|rhex[1][0]~q\ & (\u2|bcd5_ist|rhex[1][2]~q\ & ((\u2|bcd5_ist|rhex[1][1]~q\) # 
-- (!\u2|bcd5_ist|rhex[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[1][3]~q\,
	datab => \u2|bcd5_ist|rhex[1][0]~q\,
	datac => \u2|bcd5_ist|rhex[1][1]~q\,
	datad => \u2|bcd5_ist|rhex[1][2]~q\,
	combout => \u2|bcd5_ist|WideOr30~0_combout\);

-- Location: LCCOMB_X16_Y6_N18
\u2|bcd5_ist|WideOr22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr22~0_combout\ = (\u2|bcd5_ist|rhex[2][2]~q\ & (!\u2|bcd5_ist|rhex[2][0]~q\ & ((\u2|bcd5_ist|rhex[2][1]~q\) # (!\u2|bcd5_ist|rhex[2][3]~q\)))) # (!\u2|bcd5_ist|rhex[2][2]~q\ & (\u2|bcd5_ist|rhex[2][0]~q\ & ((\u2|bcd5_ist|rhex[2][3]~q\) # 
-- (!\u2|bcd5_ist|rhex[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[2][3]~q\,
	datab => \u2|bcd5_ist|rhex[2][1]~q\,
	datac => \u2|bcd5_ist|rhex[2][2]~q\,
	datad => \u2|bcd5_ist|rhex[2][0]~q\,
	combout => \u2|bcd5_ist|WideOr22~0_combout\);

-- Location: LCCOMB_X17_Y6_N20
\u2|bcd5_ist|WideOr12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr12~0_combout\ = (\u2|bcd5_ist|rhex[3][3]~q\ & (!\u2|bcd5_ist|rhex[3][1]~q\ & (\u2|bcd5_ist|rhex[3][2]~q\ $ (!\u2|bcd5_ist|rhex[3][0]~q\)))) # (!\u2|bcd5_ist|rhex[3][3]~q\ & (!\u2|bcd5_ist|rhex[3][2]~q\ & (\u2|bcd5_ist|rhex[3][0]~q\ & 
-- \u2|bcd5_ist|rhex[3][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[3][2]~q\,
	datab => \u2|bcd5_ist|rhex[3][3]~q\,
	datac => \u2|bcd5_ist|rhex[3][0]~q\,
	datad => \u2|bcd5_ist|rhex[3][1]~q\,
	combout => \u2|bcd5_ist|WideOr12~0_combout\);

-- Location: LCCOMB_X17_Y6_N30
\u2|bcd5_ist|WideOr13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr13~0_combout\ = (\u2|bcd5_ist|rhex[3][2]~q\ & (!\u2|bcd5_ist|rhex[3][0]~q\ & ((\u2|bcd5_ist|rhex[3][1]~q\) # (!\u2|bcd5_ist|rhex[3][3]~q\)))) # (!\u2|bcd5_ist|rhex[3][2]~q\ & (\u2|bcd5_ist|rhex[3][0]~q\ & ((\u2|bcd5_ist|rhex[3][3]~q\) # 
-- (!\u2|bcd5_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[3][2]~q\,
	datab => \u2|bcd5_ist|rhex[3][0]~q\,
	datac => \u2|bcd5_ist|rhex[3][3]~q\,
	datad => \u2|bcd5_ist|rhex[3][1]~q\,
	combout => \u2|bcd5_ist|WideOr13~0_combout\);

-- Location: LCCOMB_X12_Y5_N14
\u2|bcd5_ist|WideOr27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr27~0_combout\ = (\u2|bcd5_ist|rhex[1][3]~q\ & ((\u2|bcd5_ist|rhex[1][1]~q\ & ((!\u2|bcd5_ist|rhex[1][0]~q\) # (!\u2|bcd5_ist|rhex[1][2]~q\))) # (!\u2|bcd5_ist|rhex[1][1]~q\ & (!\u2|bcd5_ist|rhex[1][2]~q\ & 
-- !\u2|bcd5_ist|rhex[1][0]~q\)))) # (!\u2|bcd5_ist|rhex[1][3]~q\ & (!\u2|bcd5_ist|rhex[1][0]~q\ & (\u2|bcd5_ist|rhex[1][1]~q\ $ (\u2|bcd5_ist|rhex[1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[1][3]~q\,
	datab => \u2|bcd5_ist|rhex[1][1]~q\,
	datac => \u2|bcd5_ist|rhex[1][2]~q\,
	datad => \u2|bcd5_ist|rhex[1][0]~q\,
	combout => \u2|bcd5_ist|WideOr27~0_combout\);

-- Location: LCCOMB_X17_Y6_N4
\u2|bcd5_ist|WideOr8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr8~0_combout\ = (!\u2|bcd5_ist|rhex[3][3]~q\ & ((\u2|bcd5_ist|rhex[3][2]~q\ & ((!\u2|bcd5_ist|rhex[3][1]~q\))) # (!\u2|bcd5_ist|rhex[3][2]~q\ & ((\u2|bcd5_ist|rhex[3][0]~q\) # (\u2|bcd5_ist|rhex[3][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[3][2]~q\,
	datab => \u2|bcd5_ist|rhex[3][3]~q\,
	datac => \u2|bcd5_ist|rhex[3][0]~q\,
	datad => \u2|bcd5_ist|rhex[3][1]~q\,
	combout => \u2|bcd5_ist|WideOr8~0_combout\);

-- Location: LCCOMB_X16_Y6_N10
\u2|bcd5_ist|WideOr18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr18~0_combout\ = (\u2|bcd5_ist|rhex[2][3]~q\ & (\u2|bcd5_ist|rhex[2][0]~q\ $ (((!\u2|bcd5_ist|rhex[2][2]~q\) # (!\u2|bcd5_ist|rhex[2][1]~q\))))) # (!\u2|bcd5_ist|rhex[2][3]~q\ & (((!\u2|bcd5_ist|rhex[2][2]~q\ & 
-- \u2|bcd5_ist|rhex[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[2][3]~q\,
	datab => \u2|bcd5_ist|rhex[2][1]~q\,
	datac => \u2|bcd5_ist|rhex[2][2]~q\,
	datad => \u2|bcd5_ist|rhex[2][0]~q\,
	combout => \u2|bcd5_ist|WideOr18~0_combout\);

-- Location: LCCOMB_X16_Y6_N12
\u2|bcd5_ist|WideOr19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr19~0_combout\ = (\u2|bcd5_ist|rhex[2][2]~q\ & ((\u2|bcd5_ist|rhex[2][3]~q\ & (!\u2|bcd5_ist|rhex[2][1]~q\)) # (!\u2|bcd5_ist|rhex[2][3]~q\ & ((!\u2|bcd5_ist|rhex[2][0]~q\))))) # (!\u2|bcd5_ist|rhex[2][2]~q\ & (\u2|bcd5_ist|rhex[2][1]~q\ 
-- & (\u2|bcd5_ist|rhex[2][3]~q\ $ (\u2|bcd5_ist|rhex[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[2][3]~q\,
	datab => \u2|bcd5_ist|rhex[2][1]~q\,
	datac => \u2|bcd5_ist|rhex[2][2]~q\,
	datad => \u2|bcd5_ist|rhex[2][0]~q\,
	combout => \u2|bcd5_ist|WideOr19~0_combout\);

-- Location: LCCOMB_X17_Y14_N26
\u2|bcd7_ist|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr2~0_combout\ = (\u2|bcd7_ist|rhex[3][3]~q\ & (!\u2|bcd7_ist|rhex[3][0]~q\ & (\u2|bcd7_ist|rhex[3][2]~q\ & !\u2|bcd7_ist|rhex[3][1]~q\))) # (!\u2|bcd7_ist|rhex[3][3]~q\ & (\u2|bcd7_ist|rhex[3][1]~q\ & (\u2|bcd7_ist|rhex[3][0]~q\ $ 
-- (!\u2|bcd7_ist|rhex[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[3][3]~q\,
	datab => \u2|bcd7_ist|rhex[3][0]~q\,
	datac => \u2|bcd7_ist|rhex[3][2]~q\,
	datad => \u2|bcd7_ist|rhex[3][1]~q\,
	combout => \u2|bcd7_ist|WideOr2~0_combout\);

-- Location: FF_X12_Y2_N23
\u2|bcd7_ist|rhex[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|rhex[2][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhex[2][1]~q\);

-- Location: LCCOMB_X16_Y15_N16
\u2|bcd7_ist|Decoder2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Decoder2~0_combout\ = (\u2|bcd7_ist|rhex[2][1]~q\ & (\u2|bcd7_ist|rhex[2][0]~q\ & \u2|bcd7_ist|rhex[2][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[2][1]~q\,
	datac => \u2|bcd7_ist|rhex[2][0]~q\,
	datad => \u2|bcd7_ist|rhex[2][3]~q\,
	combout => \u2|bcd7_ist|Decoder2~0_combout\);

-- Location: FF_X12_Y2_N27
\u2|bcd7_ist|rhex[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|rhex[1][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhex[1][3]~q\);

-- Location: LCCOMB_X14_Y15_N0
\u2|bcd7_ist|WideOr23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr23~0_combout\ = (\u2|bcd7_ist|rhex[1][3]~q\ & (\u2|bcd7_ist|rhex[1][2]~q\ & ((\u2|bcd7_ist|rhex[1][1]~q\) # (\u2|bcd7_ist|rhex[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[1][3]~q\,
	datab => \u2|bcd7_ist|rhex[1][1]~q\,
	datac => \u2|bcd7_ist|rhex[1][2]~q\,
	datad => \u2|bcd7_ist|rhex[1][0]~q\,
	combout => \u2|bcd7_ist|WideOr23~0_combout\);

-- Location: LCCOMB_X14_Y15_N6
\u2|bcd7_ist|WideOr25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr25~0_combout\ = (\u2|bcd7_ist|rhex[1][2]~q\ & ((\u2|bcd7_ist|rhex[1][3]~q\ & (!\u2|bcd7_ist|rhex[1][1]~q\ & !\u2|bcd7_ist|rhex[1][0]~q\)) # (!\u2|bcd7_ist|rhex[1][3]~q\ & (\u2|bcd7_ist|rhex[1][1]~q\ $ (\u2|bcd7_ist|rhex[1][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[1][3]~q\,
	datab => \u2|bcd7_ist|rhex[1][1]~q\,
	datac => \u2|bcd7_ist|rhex[1][2]~q\,
	datad => \u2|bcd7_ist|rhex[1][0]~q\,
	combout => \u2|bcd7_ist|WideOr25~0_combout\);

-- Location: LCCOMB_X14_Y15_N22
\u2|bcd7_ist|WideOr29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr29~0_combout\ = (\u2|bcd7_ist|rhex[1][3]~q\ & (!\u2|bcd7_ist|rhex[1][1]~q\ & (\u2|bcd7_ist|rhex[1][2]~q\ $ (!\u2|bcd7_ist|rhex[1][0]~q\)))) # (!\u2|bcd7_ist|rhex[1][3]~q\ & (\u2|bcd7_ist|rhex[1][1]~q\ & (!\u2|bcd7_ist|rhex[1][2]~q\ & 
-- \u2|bcd7_ist|rhex[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[1][3]~q\,
	datab => \u2|bcd7_ist|rhex[1][1]~q\,
	datac => \u2|bcd7_ist|rhex[1][2]~q\,
	datad => \u2|bcd7_ist|rhex[1][0]~q\,
	combout => \u2|bcd7_ist|WideOr29~0_combout\);

-- Location: LCCOMB_X14_Y15_N16
\u2|bcd7_ist|WideOr30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr30~0_combout\ = (\u2|bcd7_ist|rhex[1][2]~q\ & (!\u2|bcd7_ist|rhex[1][0]~q\ & ((\u2|bcd7_ist|rhex[1][1]~q\) # (!\u2|bcd7_ist|rhex[1][3]~q\)))) # (!\u2|bcd7_ist|rhex[1][2]~q\ & (\u2|bcd7_ist|rhex[1][0]~q\ & ((\u2|bcd7_ist|rhex[1][3]~q\) # 
-- (!\u2|bcd7_ist|rhex[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[1][3]~q\,
	datab => \u2|bcd7_ist|rhex[1][1]~q\,
	datac => \u2|bcd7_ist|rhex[1][2]~q\,
	datad => \u2|bcd7_ist|rhex[1][0]~q\,
	combout => \u2|bcd7_ist|WideOr30~0_combout\);

-- Location: LCCOMB_X16_Y15_N14
\u2|bcd7_ist|WideOr21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr21~0_combout\ = (\u2|bcd7_ist|rhex[2][1]~q\ & (\u2|bcd7_ist|rhex[2][0]~q\ & (!\u2|bcd7_ist|rhex[2][2]~q\ & !\u2|bcd7_ist|rhex[2][3]~q\))) # (!\u2|bcd7_ist|rhex[2][1]~q\ & (\u2|bcd7_ist|rhex[2][3]~q\ & (\u2|bcd7_ist|rhex[2][0]~q\ $ 
-- (!\u2|bcd7_ist|rhex[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[2][1]~q\,
	datab => \u2|bcd7_ist|rhex[2][0]~q\,
	datac => \u2|bcd7_ist|rhex[2][2]~q\,
	datad => \u2|bcd7_ist|rhex[2][3]~q\,
	combout => \u2|bcd7_ist|WideOr21~0_combout\);

-- Location: LCCOMB_X16_Y15_N4
\u2|bcd7_ist|WideOr22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr22~0_combout\ = (\u2|bcd7_ist|rhex[2][0]~q\ & (!\u2|bcd7_ist|rhex[2][2]~q\ & ((\u2|bcd7_ist|rhex[2][3]~q\) # (!\u2|bcd7_ist|rhex[2][1]~q\)))) # (!\u2|bcd7_ist|rhex[2][0]~q\ & (\u2|bcd7_ist|rhex[2][2]~q\ & ((\u2|bcd7_ist|rhex[2][1]~q\) # 
-- (!\u2|bcd7_ist|rhex[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[2][1]~q\,
	datab => \u2|bcd7_ist|rhex[2][0]~q\,
	datac => \u2|bcd7_ist|rhex[2][2]~q\,
	datad => \u2|bcd7_ist|rhex[2][3]~q\,
	combout => \u2|bcd7_ist|WideOr22~0_combout\);

-- Location: LCCOMB_X16_Y15_N26
\u2|bcd7_ist|WideOr20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr20~0_combout\ = (\u2|bcd7_ist|rhex[2][1]~q\ & (\u2|bcd7_ist|rhex[2][3]~q\ $ (((\u2|bcd7_ist|rhex[2][2]~q\) # (!\u2|bcd7_ist|rhex[2][0]~q\))))) # (!\u2|bcd7_ist|rhex[2][1]~q\ & ((\u2|bcd7_ist|rhex[2][0]~q\ & (!\u2|bcd7_ist|rhex[2][2]~q\ 
-- & !\u2|bcd7_ist|rhex[2][3]~q\)) # (!\u2|bcd7_ist|rhex[2][0]~q\ & (\u2|bcd7_ist|rhex[2][2]~q\ & \u2|bcd7_ist|rhex[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[2][1]~q\,
	datab => \u2|bcd7_ist|rhex[2][0]~q\,
	datac => \u2|bcd7_ist|rhex[2][2]~q\,
	datad => \u2|bcd7_ist|rhex[2][3]~q\,
	combout => \u2|bcd7_ist|WideOr20~0_combout\);

-- Location: LCCOMB_X10_Y15_N4
\u2|bcd7_ist|WideOr12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr12~0_combout\ = (\u2|bcd7_ist|rhex[3][3]~q\ & (!\u2|bcd7_ist|rhex[3][1]~q\ & (\u2|bcd7_ist|rhex[3][0]~q\ $ (!\u2|bcd7_ist|rhex[3][2]~q\)))) # (!\u2|bcd7_ist|rhex[3][3]~q\ & (\u2|bcd7_ist|rhex[3][0]~q\ & (!\u2|bcd7_ist|rhex[3][2]~q\ & 
-- \u2|bcd7_ist|rhex[3][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[3][0]~q\,
	datab => \u2|bcd7_ist|rhex[3][2]~q\,
	datac => \u2|bcd7_ist|rhex[3][3]~q\,
	datad => \u2|bcd7_ist|rhex[3][1]~q\,
	combout => \u2|bcd7_ist|WideOr12~0_combout\);

-- Location: LCCOMB_X10_Y15_N2
\u2|bcd7_ist|WideOr13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr13~0_combout\ = (\u2|bcd7_ist|rhex[3][0]~q\ & (!\u2|bcd7_ist|rhex[3][2]~q\ & ((\u2|bcd7_ist|rhex[3][3]~q\) # (!\u2|bcd7_ist|rhex[3][1]~q\)))) # (!\u2|bcd7_ist|rhex[3][0]~q\ & (\u2|bcd7_ist|rhex[3][2]~q\ & ((\u2|bcd7_ist|rhex[3][1]~q\) # 
-- (!\u2|bcd7_ist|rhex[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[3][0]~q\,
	datab => \u2|bcd7_ist|rhex[3][2]~q\,
	datac => \u2|bcd7_ist|rhex[3][3]~q\,
	datad => \u2|bcd7_ist|rhex[3][1]~q\,
	combout => \u2|bcd7_ist|WideOr13~0_combout\);

-- Location: LCCOMB_X16_Y15_N10
\u2|bcd7_ist|WideOr17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr17~0_combout\ = (\u2|bcd7_ist|rhex[2][2]~q\ & ((\u2|bcd7_ist|rhex[2][0]~q\ & ((!\u2|bcd7_ist|rhex[2][3]~q\))) # (!\u2|bcd7_ist|rhex[2][0]~q\ & (\u2|bcd7_ist|rhex[2][1]~q\ & \u2|bcd7_ist|rhex[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[2][1]~q\,
	datab => \u2|bcd7_ist|rhex[2][0]~q\,
	datac => \u2|bcd7_ist|rhex[2][2]~q\,
	datad => \u2|bcd7_ist|rhex[2][3]~q\,
	combout => \u2|bcd7_ist|WideOr17~0_combout\);

-- Location: LCCOMB_X17_Y14_N30
\u2|bcd7_ist|WideOr9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr9~0_combout\ = (\u2|bcd7_ist|rhex[3][3]~q\) # ((\u2|bcd7_ist|rhex[3][2]~q\ & \u2|bcd7_ist|rhex[3][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[3][3]~q\,
	datac => \u2|bcd7_ist|rhex[3][2]~q\,
	datad => \u2|bcd7_ist|rhex[3][1]~q\,
	combout => \u2|bcd7_ist|WideOr9~0_combout\);

-- Location: LCCOMB_X17_Y14_N8
\u2|bcd7_ist|WideOr10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr10~0_combout\ = (\u2|bcd7_ist|rhex[3][3]~q\ & (!\u2|bcd7_ist|rhex[3][2]~q\ & ((!\u2|bcd7_ist|rhex[3][1]~q\) # (!\u2|bcd7_ist|rhex[3][0]~q\)))) # (!\u2|bcd7_ist|rhex[3][3]~q\ & (((\u2|bcd7_ist|rhex[3][2]~q\ & 
-- \u2|bcd7_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[3][3]~q\,
	datab => \u2|bcd7_ist|rhex[3][0]~q\,
	datac => \u2|bcd7_ist|rhex[3][2]~q\,
	datad => \u2|bcd7_ist|rhex[3][1]~q\,
	combout => \u2|bcd7_ist|WideOr10~0_combout\);

-- Location: LCCOMB_X16_Y15_N0
\u2|bcd7_ist|WideOr14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr14~0_combout\ = (\u2|bcd7_ist|rhex[2][1]~q\ & ((!\u2|bcd7_ist|rhex[2][3]~q\) # (!\u2|bcd7_ist|rhex[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[2][1]~q\,
	datac => \u2|bcd7_ist|rhex[2][0]~q\,
	datad => \u2|bcd7_ist|rhex[2][3]~q\,
	combout => \u2|bcd7_ist|WideOr14~0_combout\);

-- Location: LCCOMB_X16_Y15_N22
\u2|bcd7_ist|WideOr15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr15~0_combout\ = (\u2|bcd7_ist|rhex[2][0]~q\ & ((!\u2|bcd7_ist|rhex[2][3]~q\) # (!\u2|bcd7_ist|rhex[2][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[2][1]~q\,
	datac => \u2|bcd7_ist|rhex[2][0]~q\,
	datad => \u2|bcd7_ist|rhex[2][3]~q\,
	combout => \u2|bcd7_ist|WideOr15~0_combout\);

-- Location: LCCOMB_X17_Y14_N10
\u2|bcd7_ist|rhexd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|rhexd~0_combout\ = (\u2|bcd7_ist|rhex[3][3]~q\ & (!\u2|bcd7_ist|rhex[3][2]~q\ & (\u2|bcd7_ist|rhex[3][0]~q\ $ (\u2|bcd7_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[3][3]~q\,
	datab => \u2|bcd7_ist|rhex[3][0]~q\,
	datac => \u2|bcd7_ist|rhex[3][2]~q\,
	datad => \u2|bcd7_ist|rhex[3][1]~q\,
	combout => \u2|bcd7_ist|rhexd~0_combout\);

-- Location: LCCOMB_X17_Y14_N18
\u2|bcd7_ist|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr6~0_combout\ = (\u2|bcd7_ist|rhex[3][2]~q\ & (\u2|bcd7_ist|rhex[3][3]~q\ $ (\u2|bcd7_ist|rhex[3][0]~q\ $ (!\u2|bcd7_ist|rhex[3][1]~q\)))) # (!\u2|bcd7_ist|rhex[3][2]~q\ & ((\u2|bcd7_ist|rhex[3][3]~q\ & (!\u2|bcd7_ist|rhex[3][0]~q\ & 
-- !\u2|bcd7_ist|rhex[3][1]~q\)) # (!\u2|bcd7_ist|rhex[3][3]~q\ & (\u2|bcd7_ist|rhex[3][0]~q\ & \u2|bcd7_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[3][3]~q\,
	datab => \u2|bcd7_ist|rhex[3][0]~q\,
	datac => \u2|bcd7_ist|rhex[3][2]~q\,
	datad => \u2|bcd7_ist|rhex[3][1]~q\,
	combout => \u2|bcd7_ist|WideOr6~0_combout\);

-- Location: LCCOMB_X17_Y14_N2
\u2|bcd7_ist|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr3~0_combout\ = (\u2|bcd7_ist|rhex[3][3]~q\ & (\u2|bcd7_ist|rhex[3][1]~q\ $ (((\u2|bcd7_ist|rhex[3][0]~q\) # (!\u2|bcd7_ist|rhex[3][2]~q\))))) # (!\u2|bcd7_ist|rhex[3][3]~q\ & ((\u2|bcd7_ist|rhex[3][0]~q\ & (!\u2|bcd7_ist|rhex[3][2]~q\ & 
-- \u2|bcd7_ist|rhex[3][1]~q\)) # (!\u2|bcd7_ist|rhex[3][0]~q\ & (\u2|bcd7_ist|rhex[3][2]~q\ & !\u2|bcd7_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[3][3]~q\,
	datab => \u2|bcd7_ist|rhex[3][0]~q\,
	datac => \u2|bcd7_ist|rhex[3][2]~q\,
	datad => \u2|bcd7_ist|rhex[3][1]~q\,
	combout => \u2|bcd7_ist|WideOr3~0_combout\);

-- Location: LCCOMB_X28_Y7_N4
\u2|bcd6_ist|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr0~0_combout\ = (\u2|bcd6_ist|rhex[3][3]~q\ & ((\u2|bcd6_ist|rhex[3][1]~q\) # (\u2|bcd6_ist|rhex[3][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[3][1]~q\,
	datab => \u2|bcd6_ist|rhex[3][2]~q\,
	datad => \u2|bcd6_ist|rhex[3][3]~q\,
	combout => \u2|bcd6_ist|WideOr0~0_combout\);

-- Location: LCCOMB_X28_Y7_N22
\u2|bcd6_ist|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr2~0_combout\ = (\u2|bcd6_ist|rhex[3][1]~q\ & (!\u2|bcd6_ist|rhex[3][3]~q\ & (\u2|bcd6_ist|rhex[3][2]~q\ $ (!\u2|bcd6_ist|rhex[3][0]~q\)))) # (!\u2|bcd6_ist|rhex[3][1]~q\ & (\u2|bcd6_ist|rhex[3][2]~q\ & (!\u2|bcd6_ist|rhex[3][0]~q\ & 
-- \u2|bcd6_ist|rhex[3][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[3][1]~q\,
	datab => \u2|bcd6_ist|rhex[3][2]~q\,
	datac => \u2|bcd6_ist|rhex[3][0]~q\,
	datad => \u2|bcd6_ist|rhex[3][3]~q\,
	combout => \u2|bcd6_ist|WideOr2~0_combout\);

-- Location: FF_X29_Y11_N9
\u2|bcd6_ist|rhex[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|rhex[2][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhex[2][3]~q\);

-- Location: LCCOMB_X30_Y7_N4
\u2|bcd6_ist|Decoder2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Decoder2~0_combout\ = (\u2|bcd6_ist|rhex[2][3]~q\ & (\u2|bcd6_ist|rhex[2][1]~q\ & \u2|bcd6_ist|rhex[2][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[2][3]~q\,
	datac => \u2|bcd6_ist|rhex[2][1]~q\,
	datad => \u2|bcd6_ist|rhex[2][0]~q\,
	combout => \u2|bcd6_ist|Decoder2~0_combout\);

-- Location: FF_X28_Y8_N11
\u2|bcd6_ist|rhex[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|rhex[1][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhex[1][1]~q\);

-- Location: LCCOMB_X31_Y8_N26
\u2|bcd6_ist|WideOr23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr23~0_combout\ = (\u2|bcd6_ist|rhex[1][2]~q\ & (\u2|bcd6_ist|rhex[1][3]~q\ & ((\u2|bcd6_ist|rhex[1][1]~q\) # (\u2|bcd6_ist|rhex[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[1][1]~q\,
	datab => \u2|bcd6_ist|rhex[1][2]~q\,
	datac => \u2|bcd6_ist|rhex[1][0]~q\,
	datad => \u2|bcd6_ist|rhex[1][3]~q\,
	combout => \u2|bcd6_ist|WideOr23~0_combout\);

-- Location: LCCOMB_X28_Y8_N26
\u2|bcd6_ist|WideOr26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr26~0_combout\ = (\u2|bcd6_ist|rhex[1][1]~q\ & ((\u2|bcd6_ist|rhex[1][0]~q\ & ((\u2|bcd6_ist|rhex[1][3]~q\) # (!\u2|bcd6_ist|rhex[1][2]~q\))) # (!\u2|bcd6_ist|rhex[1][0]~q\ & (!\u2|bcd6_ist|rhex[1][2]~q\ & \u2|bcd6_ist|rhex[1][3]~q\)))) 
-- # (!\u2|bcd6_ist|rhex[1][1]~q\ & ((\u2|bcd6_ist|rhex[1][0]~q\ & (!\u2|bcd6_ist|rhex[1][2]~q\ & \u2|bcd6_ist|rhex[1][3]~q\)) # (!\u2|bcd6_ist|rhex[1][0]~q\ & (\u2|bcd6_ist|rhex[1][2]~q\ & !\u2|bcd6_ist|rhex[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[1][1]~q\,
	datab => \u2|bcd6_ist|rhex[1][0]~q\,
	datac => \u2|bcd6_ist|rhex[1][2]~q\,
	datad => \u2|bcd6_ist|rhex[1][3]~q\,
	combout => \u2|bcd6_ist|WideOr26~0_combout\);

-- Location: LCCOMB_X28_Y8_N30
\u2|bcd6_ist|WideOr29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr29~0_combout\ = (\u2|bcd6_ist|rhex[1][1]~q\ & (\u2|bcd6_ist|rhex[1][0]~q\ & (!\u2|bcd6_ist|rhex[1][2]~q\ & !\u2|bcd6_ist|rhex[1][3]~q\))) # (!\u2|bcd6_ist|rhex[1][1]~q\ & (\u2|bcd6_ist|rhex[1][3]~q\ & (\u2|bcd6_ist|rhex[1][0]~q\ $ 
-- (!\u2|bcd6_ist|rhex[1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[1][1]~q\,
	datab => \u2|bcd6_ist|rhex[1][0]~q\,
	datac => \u2|bcd6_ist|rhex[1][2]~q\,
	datad => \u2|bcd6_ist|rhex[1][3]~q\,
	combout => \u2|bcd6_ist|WideOr29~0_combout\);

-- Location: LCCOMB_X30_Y7_N26
\u2|bcd6_ist|WideOr21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr21~0_combout\ = (\u2|bcd6_ist|rhex[2][3]~q\ & (!\u2|bcd6_ist|rhex[2][1]~q\ & (\u2|bcd6_ist|rhex[2][2]~q\ $ (!\u2|bcd6_ist|rhex[2][0]~q\)))) # (!\u2|bcd6_ist|rhex[2][3]~q\ & (!\u2|bcd6_ist|rhex[2][2]~q\ & (\u2|bcd6_ist|rhex[2][1]~q\ & 
-- \u2|bcd6_ist|rhex[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[2][3]~q\,
	datab => \u2|bcd6_ist|rhex[2][2]~q\,
	datac => \u2|bcd6_ist|rhex[2][1]~q\,
	datad => \u2|bcd6_ist|rhex[2][0]~q\,
	combout => \u2|bcd6_ist|WideOr21~0_combout\);

-- Location: LCCOMB_X30_Y7_N28
\u2|bcd6_ist|WideOr22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr22~0_combout\ = (\u2|bcd6_ist|rhex[2][2]~q\ & (!\u2|bcd6_ist|rhex[2][0]~q\ & ((\u2|bcd6_ist|rhex[2][1]~q\) # (!\u2|bcd6_ist|rhex[2][3]~q\)))) # (!\u2|bcd6_ist|rhex[2][2]~q\ & (\u2|bcd6_ist|rhex[2][0]~q\ & ((\u2|bcd6_ist|rhex[2][3]~q\) # 
-- (!\u2|bcd6_ist|rhex[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[2][3]~q\,
	datab => \u2|bcd6_ist|rhex[2][2]~q\,
	datac => \u2|bcd6_ist|rhex[2][1]~q\,
	datad => \u2|bcd6_ist|rhex[2][0]~q\,
	combout => \u2|bcd6_ist|WideOr22~0_combout\);

-- Location: LCCOMB_X29_Y7_N16
\u2|bcd6_ist|WideOr12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr12~0_combout\ = (\u2|bcd6_ist|rhex[3][1]~q\ & (\u2|bcd6_ist|rhex[3][0]~q\ & (!\u2|bcd6_ist|rhex[3][2]~q\ & !\u2|bcd6_ist|rhex[3][3]~q\))) # (!\u2|bcd6_ist|rhex[3][1]~q\ & (\u2|bcd6_ist|rhex[3][3]~q\ & (\u2|bcd6_ist|rhex[3][0]~q\ $ 
-- (!\u2|bcd6_ist|rhex[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[3][0]~q\,
	datab => \u2|bcd6_ist|rhex[3][2]~q\,
	datac => \u2|bcd6_ist|rhex[3][1]~q\,
	datad => \u2|bcd6_ist|rhex[3][3]~q\,
	combout => \u2|bcd6_ist|WideOr12~0_combout\);

-- Location: LCCOMB_X30_Y7_N30
\u2|bcd6_ist|WideOr17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr17~0_combout\ = (\u2|bcd6_ist|rhex[2][2]~q\ & ((\u2|bcd6_ist|rhex[2][3]~q\ & (\u2|bcd6_ist|rhex[2][1]~q\ & !\u2|bcd6_ist|rhex[2][0]~q\)) # (!\u2|bcd6_ist|rhex[2][3]~q\ & ((\u2|bcd6_ist|rhex[2][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[2][3]~q\,
	datab => \u2|bcd6_ist|rhex[2][2]~q\,
	datac => \u2|bcd6_ist|rhex[2][1]~q\,
	datad => \u2|bcd6_ist|rhex[2][0]~q\,
	combout => \u2|bcd6_ist|WideOr17~0_combout\);

-- Location: LCCOMB_X29_Y7_N2
\u2|bcd6_ist|WideOr9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr9~0_combout\ = (\u2|bcd6_ist|rhex[3][3]~q\) # ((\u2|bcd6_ist|rhex[3][2]~q\ & \u2|bcd6_ist|rhex[3][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|rhex[3][2]~q\,
	datac => \u2|bcd6_ist|rhex[3][1]~q\,
	datad => \u2|bcd6_ist|rhex[3][3]~q\,
	combout => \u2|bcd6_ist|WideOr9~0_combout\);

-- Location: LCCOMB_X29_Y7_N8
\u2|bcd6_ist|WideOr10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr10~0_combout\ = (\u2|bcd6_ist|rhex[3][2]~q\ & (((\u2|bcd6_ist|rhex[3][1]~q\ & !\u2|bcd6_ist|rhex[3][3]~q\)))) # (!\u2|bcd6_ist|rhex[3][2]~q\ & (\u2|bcd6_ist|rhex[3][3]~q\ & ((!\u2|bcd6_ist|rhex[3][1]~q\) # 
-- (!\u2|bcd6_ist|rhex[3][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[3][0]~q\,
	datab => \u2|bcd6_ist|rhex[3][2]~q\,
	datac => \u2|bcd6_ist|rhex[3][1]~q\,
	datad => \u2|bcd6_ist|rhex[3][3]~q\,
	combout => \u2|bcd6_ist|WideOr10~0_combout\);

-- Location: LCCOMB_X28_Y8_N14
\u2|bcd6_ist|WideOr24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr24~0_combout\ = (\u2|bcd6_ist|rhex[1][2]~q\ & ((\u2|bcd6_ist|rhex[1][1]~q\ & (\u2|bcd6_ist|rhex[1][0]~q\ & !\u2|bcd6_ist|rhex[1][3]~q\)) # (!\u2|bcd6_ist|rhex[1][1]~q\ & (!\u2|bcd6_ist|rhex[1][0]~q\ & \u2|bcd6_ist|rhex[1][3]~q\)))) # 
-- (!\u2|bcd6_ist|rhex[1][2]~q\ & (((\u2|bcd6_ist|rhex[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[1][1]~q\,
	datab => \u2|bcd6_ist|rhex[1][0]~q\,
	datac => \u2|bcd6_ist|rhex[1][2]~q\,
	datad => \u2|bcd6_ist|rhex[1][3]~q\,
	combout => \u2|bcd6_ist|WideOr24~0_combout\);

-- Location: LCCOMB_X30_Y7_N6
\u2|bcd6_ist|WideOr14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr14~0_combout\ = (\u2|bcd6_ist|rhex[2][1]~q\ & ((!\u2|bcd6_ist|rhex[2][0]~q\) # (!\u2|bcd6_ist|rhex[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[2][3]~q\,
	datac => \u2|bcd6_ist|rhex[2][1]~q\,
	datad => \u2|bcd6_ist|rhex[2][0]~q\,
	combout => \u2|bcd6_ist|WideOr14~0_combout\);

-- Location: LCCOMB_X30_Y7_N0
\u2|bcd6_ist|WideOr15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr15~0_combout\ = (\u2|bcd6_ist|rhex[2][0]~q\ & ((!\u2|bcd6_ist|rhex[2][1]~q\) # (!\u2|bcd6_ist|rhex[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[2][3]~q\,
	datac => \u2|bcd6_ist|rhex[2][1]~q\,
	datad => \u2|bcd6_ist|rhex[2][0]~q\,
	combout => \u2|bcd6_ist|WideOr15~0_combout\);

-- Location: LCCOMB_X30_Y7_N22
\u2|bcd6_ist|WideOr16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr16~0_combout\ = \u2|bcd6_ist|rhex[2][1]~q\ $ (((\u2|bcd6_ist|rhex[2][3]~q\ & \u2|bcd6_ist|rhex[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[2][3]~q\,
	datac => \u2|bcd6_ist|rhex[2][1]~q\,
	datad => \u2|bcd6_ist|rhex[2][0]~q\,
	combout => \u2|bcd6_ist|WideOr16~0_combout\);

-- Location: LCCOMB_X29_Y7_N6
\u2|bcd6_ist|rhexd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|rhexd~0_combout\ = (!\u2|bcd6_ist|rhex[3][2]~q\ & (\u2|bcd6_ist|rhex[3][3]~q\ & (\u2|bcd6_ist|rhex[3][0]~q\ $ (\u2|bcd6_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[3][0]~q\,
	datab => \u2|bcd6_ist|rhex[3][2]~q\,
	datac => \u2|bcd6_ist|rhex[3][1]~q\,
	datad => \u2|bcd6_ist|rhex[3][3]~q\,
	combout => \u2|bcd6_ist|rhexd~0_combout\);

-- Location: LCCOMB_X29_Y7_N12
\u2|bcd6_ist|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr5~0_combout\ = (\u2|bcd6_ist|rhex[3][0]~q\ & (\u2|bcd6_ist|rhex[3][2]~q\ & ((\u2|bcd6_ist|rhex[3][1]~q\) # (!\u2|bcd6_ist|rhex[3][3]~q\)))) # (!\u2|bcd6_ist|rhex[3][0]~q\ & ((\u2|bcd6_ist|rhex[3][2]~q\ & (\u2|bcd6_ist|rhex[3][1]~q\ & 
-- !\u2|bcd6_ist|rhex[3][3]~q\)) # (!\u2|bcd6_ist|rhex[3][2]~q\ & (!\u2|bcd6_ist|rhex[3][1]~q\ & \u2|bcd6_ist|rhex[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[3][0]~q\,
	datab => \u2|bcd6_ist|rhex[3][2]~q\,
	datac => \u2|bcd6_ist|rhex[3][1]~q\,
	datad => \u2|bcd6_ist|rhex[3][3]~q\,
	combout => \u2|bcd6_ist|WideOr5~0_combout\);

-- Location: LCCOMB_X29_Y7_N18
\u2|bcd6_ist|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr6~0_combout\ = (\u2|bcd6_ist|rhex[3][2]~q\ & (\u2|bcd6_ist|rhex[3][0]~q\ $ (\u2|bcd6_ist|rhex[3][1]~q\ $ (!\u2|bcd6_ist|rhex[3][3]~q\)))) # (!\u2|bcd6_ist|rhex[3][2]~q\ & ((\u2|bcd6_ist|rhex[3][0]~q\ & (\u2|bcd6_ist|rhex[3][1]~q\ & 
-- !\u2|bcd6_ist|rhex[3][3]~q\)) # (!\u2|bcd6_ist|rhex[3][0]~q\ & (!\u2|bcd6_ist|rhex[3][1]~q\ & \u2|bcd6_ist|rhex[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[3][0]~q\,
	datab => \u2|bcd6_ist|rhex[3][2]~q\,
	datac => \u2|bcd6_ist|rhex[3][1]~q\,
	datad => \u2|bcd6_ist|rhex[3][3]~q\,
	combout => \u2|bcd6_ist|WideOr6~0_combout\);

-- Location: FF_X17_Y8_N11
\u2|bcd8_ist|rhex[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|rhex[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhex[3][0]~q\);

-- Location: FF_X13_Y13_N29
\u2|bcd8_ist|rhex[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch8_vol\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhex[2][1]~q\);

-- Location: LCCOMB_X13_Y12_N0
\u2|bcd8_ist|Decoder2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Decoder2~0_combout\ = (\u2|bcd8_ist|rhex[2][0]~q\ & (\u2|bcd8_ist|rhex[2][3]~q\ & \u2|bcd8_ist|rhex[2][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[2][0]~q\,
	datab => \u2|bcd8_ist|rhex[2][3]~q\,
	datac => \u2|bcd8_ist|rhex[2][1]~q\,
	combout => \u2|bcd8_ist|Decoder2~0_combout\);

-- Location: FF_X14_Y14_N9
\u2|bcd8_ist|rhex[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|rhex[1][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhex[1][1]~q\);

-- Location: LCCOMB_X12_Y14_N4
\u2|bcd8_ist|WideOr23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr23~0_combout\ = (\u2|bcd8_ist|rhex[1][2]~q\ & (\u2|bcd8_ist|rhex[1][3]~q\ & ((\u2|bcd8_ist|rhex[1][1]~q\) # (\u2|bcd8_ist|rhex[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[1][1]~q\,
	datab => \u2|bcd8_ist|rhex[1][2]~q\,
	datac => \u2|bcd8_ist|rhex[1][0]~q\,
	datad => \u2|bcd8_ist|rhex[1][3]~q\,
	combout => \u2|bcd8_ist|WideOr23~0_combout\);

-- Location: LCCOMB_X12_Y14_N20
\u2|bcd8_ist|WideOr26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr26~0_combout\ = (\u2|bcd8_ist|rhex[1][1]~q\ & ((\u2|bcd8_ist|rhex[1][2]~q\ & (\u2|bcd8_ist|rhex[1][0]~q\ & \u2|bcd8_ist|rhex[1][3]~q\)) # (!\u2|bcd8_ist|rhex[1][2]~q\ & ((\u2|bcd8_ist|rhex[1][0]~q\) # (\u2|bcd8_ist|rhex[1][3]~q\))))) # 
-- (!\u2|bcd8_ist|rhex[1][1]~q\ & ((\u2|bcd8_ist|rhex[1][2]~q\ & (!\u2|bcd8_ist|rhex[1][0]~q\ & !\u2|bcd8_ist|rhex[1][3]~q\)) # (!\u2|bcd8_ist|rhex[1][2]~q\ & (\u2|bcd8_ist|rhex[1][0]~q\ & \u2|bcd8_ist|rhex[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[1][1]~q\,
	datab => \u2|bcd8_ist|rhex[1][2]~q\,
	datac => \u2|bcd8_ist|rhex[1][0]~q\,
	datad => \u2|bcd8_ist|rhex[1][3]~q\,
	combout => \u2|bcd8_ist|WideOr26~0_combout\);

-- Location: LCCOMB_X12_Y14_N10
\u2|bcd8_ist|WideOr29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr29~0_combout\ = (\u2|bcd8_ist|rhex[1][1]~q\ & (!\u2|bcd8_ist|rhex[1][2]~q\ & (\u2|bcd8_ist|rhex[1][0]~q\ & !\u2|bcd8_ist|rhex[1][3]~q\))) # (!\u2|bcd8_ist|rhex[1][1]~q\ & (\u2|bcd8_ist|rhex[1][3]~q\ & (\u2|bcd8_ist|rhex[1][2]~q\ $ 
-- (!\u2|bcd8_ist|rhex[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[1][1]~q\,
	datab => \u2|bcd8_ist|rhex[1][2]~q\,
	datac => \u2|bcd8_ist|rhex[1][0]~q\,
	datad => \u2|bcd8_ist|rhex[1][3]~q\,
	combout => \u2|bcd8_ist|WideOr29~0_combout\);

-- Location: LCCOMB_X12_Y14_N24
\u2|bcd8_ist|WideOr30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr30~0_combout\ = (\u2|bcd8_ist|rhex[1][2]~q\ & (!\u2|bcd8_ist|rhex[1][0]~q\ & ((\u2|bcd8_ist|rhex[1][1]~q\) # (!\u2|bcd8_ist|rhex[1][3]~q\)))) # (!\u2|bcd8_ist|rhex[1][2]~q\ & (\u2|bcd8_ist|rhex[1][0]~q\ & ((\u2|bcd8_ist|rhex[1][3]~q\) # 
-- (!\u2|bcd8_ist|rhex[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[1][1]~q\,
	datab => \u2|bcd8_ist|rhex[1][2]~q\,
	datac => \u2|bcd8_ist|rhex[1][0]~q\,
	datad => \u2|bcd8_ist|rhex[1][3]~q\,
	combout => \u2|bcd8_ist|WideOr30~0_combout\);

-- Location: LCCOMB_X13_Y12_N26
\u2|bcd8_ist|WideOr21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr21~0_combout\ = (\u2|bcd8_ist|rhex[2][1]~q\ & (!\u2|bcd8_ist|rhex[2][3]~q\ & (!\u2|bcd8_ist|rhex[2][2]~q\ & \u2|bcd8_ist|rhex[2][0]~q\))) # (!\u2|bcd8_ist|rhex[2][1]~q\ & (\u2|bcd8_ist|rhex[2][3]~q\ & (\u2|bcd8_ist|rhex[2][2]~q\ $ 
-- (!\u2|bcd8_ist|rhex[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[2][1]~q\,
	datab => \u2|bcd8_ist|rhex[2][3]~q\,
	datac => \u2|bcd8_ist|rhex[2][2]~q\,
	datad => \u2|bcd8_ist|rhex[2][0]~q\,
	combout => \u2|bcd8_ist|WideOr21~0_combout\);

-- Location: LCCOMB_X13_Y12_N24
\u2|bcd8_ist|WideOr22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr22~0_combout\ = (\u2|bcd8_ist|rhex[2][2]~q\ & (!\u2|bcd8_ist|rhex[2][0]~q\ & ((\u2|bcd8_ist|rhex[2][1]~q\) # (!\u2|bcd8_ist|rhex[2][3]~q\)))) # (!\u2|bcd8_ist|rhex[2][2]~q\ & (\u2|bcd8_ist|rhex[2][0]~q\ & ((\u2|bcd8_ist|rhex[2][3]~q\) # 
-- (!\u2|bcd8_ist|rhex[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[2][1]~q\,
	datab => \u2|bcd8_ist|rhex[2][3]~q\,
	datac => \u2|bcd8_ist|rhex[2][2]~q\,
	datad => \u2|bcd8_ist|rhex[2][0]~q\,
	combout => \u2|bcd8_ist|WideOr22~0_combout\);

-- Location: LCCOMB_X13_Y12_N22
\u2|bcd8_ist|WideOr17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr17~0_combout\ = (\u2|bcd8_ist|rhex[2][2]~q\ & ((\u2|bcd8_ist|rhex[2][3]~q\ & (\u2|bcd8_ist|rhex[2][1]~q\ & !\u2|bcd8_ist|rhex[2][0]~q\)) # (!\u2|bcd8_ist|rhex[2][3]~q\ & ((\u2|bcd8_ist|rhex[2][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[2][1]~q\,
	datab => \u2|bcd8_ist|rhex[2][3]~q\,
	datac => \u2|bcd8_ist|rhex[2][2]~q\,
	datad => \u2|bcd8_ist|rhex[2][0]~q\,
	combout => \u2|bcd8_ist|WideOr17~0_combout\);

-- Location: LCCOMB_X17_Y12_N24
\u2|bcd8_ist|WideOr9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr9~0_combout\ = (\u2|bcd8_ist|rhex[3][3]~q\) # ((\u2|bcd8_ist|rhex[3][1]~q\ & \u2|bcd8_ist|rhex[3][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|rhex[3][1]~q\,
	datac => \u2|bcd8_ist|rhex[3][3]~q\,
	datad => \u2|bcd8_ist|rhex[3][2]~q\,
	combout => \u2|bcd8_ist|WideOr9~0_combout\);

-- Location: LCCOMB_X17_Y12_N22
\u2|bcd8_ist|WideOr10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr10~0_combout\ = (\u2|bcd8_ist|rhex[3][3]~q\ & (!\u2|bcd8_ist|rhex[3][2]~q\ & ((!\u2|bcd8_ist|rhex[3][1]~q\) # (!\u2|bcd8_ist|rhex[3][0]~q\)))) # (!\u2|bcd8_ist|rhex[3][3]~q\ & (((\u2|bcd8_ist|rhex[3][1]~q\ & 
-- \u2|bcd8_ist|rhex[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[3][0]~q\,
	datab => \u2|bcd8_ist|rhex[3][1]~q\,
	datac => \u2|bcd8_ist|rhex[3][3]~q\,
	datad => \u2|bcd8_ist|rhex[3][2]~q\,
	combout => \u2|bcd8_ist|WideOr10~0_combout\);

-- Location: LCCOMB_X12_Y14_N12
\u2|bcd8_ist|WideOr24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr24~0_combout\ = (\u2|bcd8_ist|rhex[1][2]~q\ & ((\u2|bcd8_ist|rhex[1][1]~q\ & (\u2|bcd8_ist|rhex[1][0]~q\ & !\u2|bcd8_ist|rhex[1][3]~q\)) # (!\u2|bcd8_ist|rhex[1][1]~q\ & (!\u2|bcd8_ist|rhex[1][0]~q\ & \u2|bcd8_ist|rhex[1][3]~q\)))) # 
-- (!\u2|bcd8_ist|rhex[1][2]~q\ & (((\u2|bcd8_ist|rhex[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[1][1]~q\,
	datab => \u2|bcd8_ist|rhex[1][2]~q\,
	datac => \u2|bcd8_ist|rhex[1][0]~q\,
	datad => \u2|bcd8_ist|rhex[1][3]~q\,
	combout => \u2|bcd8_ist|WideOr24~0_combout\);

-- Location: LCCOMB_X13_Y12_N2
\u2|bcd8_ist|WideOr14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr14~0_combout\ = (\u2|bcd8_ist|rhex[2][1]~q\ & ((!\u2|bcd8_ist|rhex[2][0]~q\) # (!\u2|bcd8_ist|rhex[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|rhex[2][3]~q\,
	datac => \u2|bcd8_ist|rhex[2][1]~q\,
	datad => \u2|bcd8_ist|rhex[2][0]~q\,
	combout => \u2|bcd8_ist|WideOr14~0_combout\);

-- Location: LCCOMB_X13_Y12_N20
\u2|bcd8_ist|WideOr15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr15~0_combout\ = (\u2|bcd8_ist|rhex[2][0]~q\ & ((!\u2|bcd8_ist|rhex[2][1]~q\) # (!\u2|bcd8_ist|rhex[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|rhex[2][3]~q\,
	datac => \u2|bcd8_ist|rhex[2][1]~q\,
	datad => \u2|bcd8_ist|rhex[2][0]~q\,
	combout => \u2|bcd8_ist|WideOr15~0_combout\);

-- Location: LCCOMB_X13_Y12_N18
\u2|bcd8_ist|WideOr16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr16~0_combout\ = \u2|bcd8_ist|rhex[2][1]~q\ $ (((\u2|bcd8_ist|rhex[2][3]~q\ & \u2|bcd8_ist|rhex[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|rhex[2][3]~q\,
	datac => \u2|bcd8_ist|rhex[2][1]~q\,
	datad => \u2|bcd8_ist|rhex[2][0]~q\,
	combout => \u2|bcd8_ist|WideOr16~0_combout\);

-- Location: LCCOMB_X17_Y12_N0
\u2|bcd8_ist|rhexd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|rhexd~0_combout\ = (\u2|bcd8_ist|rhex[3][3]~q\ & (!\u2|bcd8_ist|rhex[3][2]~q\ & (\u2|bcd8_ist|rhex[3][0]~q\ $ (\u2|bcd8_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[3][0]~q\,
	datab => \u2|bcd8_ist|rhex[3][1]~q\,
	datac => \u2|bcd8_ist|rhex[3][3]~q\,
	datad => \u2|bcd8_ist|rhex[3][2]~q\,
	combout => \u2|bcd8_ist|rhexd~0_combout\);

-- Location: LCCOMB_X17_Y12_N10
\u2|bcd8_ist|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr5~0_combout\ = (\u2|bcd8_ist|rhex[3][0]~q\ & (\u2|bcd8_ist|rhex[3][2]~q\ & ((\u2|bcd8_ist|rhex[3][1]~q\) # (!\u2|bcd8_ist|rhex[3][3]~q\)))) # (!\u2|bcd8_ist|rhex[3][0]~q\ & ((\u2|bcd8_ist|rhex[3][1]~q\ & (!\u2|bcd8_ist|rhex[3][3]~q\ & 
-- \u2|bcd8_ist|rhex[3][2]~q\)) # (!\u2|bcd8_ist|rhex[3][1]~q\ & (\u2|bcd8_ist|rhex[3][3]~q\ & !\u2|bcd8_ist|rhex[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[3][0]~q\,
	datab => \u2|bcd8_ist|rhex[3][1]~q\,
	datac => \u2|bcd8_ist|rhex[3][3]~q\,
	datad => \u2|bcd8_ist|rhex[3][2]~q\,
	combout => \u2|bcd8_ist|WideOr5~0_combout\);

-- Location: LCCOMB_X17_Y12_N12
\u2|bcd8_ist|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr6~0_combout\ = (\u2|bcd8_ist|rhex[3][2]~q\ & (\u2|bcd8_ist|rhex[3][0]~q\ $ (\u2|bcd8_ist|rhex[3][1]~q\ $ (!\u2|bcd8_ist|rhex[3][3]~q\)))) # (!\u2|bcd8_ist|rhex[3][2]~q\ & ((\u2|bcd8_ist|rhex[3][0]~q\ & (\u2|bcd8_ist|rhex[3][1]~q\ & 
-- !\u2|bcd8_ist|rhex[3][3]~q\)) # (!\u2|bcd8_ist|rhex[3][0]~q\ & (!\u2|bcd8_ist|rhex[3][1]~q\ & \u2|bcd8_ist|rhex[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[3][0]~q\,
	datab => \u2|bcd8_ist|rhex[3][1]~q\,
	datac => \u2|bcd8_ist|rhex[3][3]~q\,
	datad => \u2|bcd8_ist|rhex[3][2]~q\,
	combout => \u2|bcd8_ist|WideOr6~0_combout\);

-- Location: LCCOMB_X17_Y12_N2
\u2|bcd8_ist|WideOr7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr7~0_combout\ = (!\u2|bcd8_ist|rhex[3][0]~q\ & ((\u2|bcd8_ist|rhex[3][1]~q\) # ((\u2|bcd8_ist|rhex[3][3]~q\) # (\u2|bcd8_ist|rhex[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[3][0]~q\,
	datab => \u2|bcd8_ist|rhex[3][1]~q\,
	datac => \u2|bcd8_ist|rhex[3][3]~q\,
	datad => \u2|bcd8_ist|rhex[3][2]~q\,
	combout => \u2|bcd8_ist|WideOr7~0_combout\);

-- Location: LCCOMB_X17_Y8_N20
\u2|bcd5_ist|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr0~0_combout\ = (\u2|bcd5_ist|rhex[3][3]~q\ & ((\u2|bcd5_ist|rhex[3][1]~q\) # (\u2|bcd5_ist|rhex[3][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[3][3]~q\,
	datab => \u2|bcd5_ist|rhex[3][1]~q\,
	datac => \u2|bcd5_ist|rhex[3][2]~q\,
	combout => \u2|bcd5_ist|WideOr0~0_combout\);

-- Location: LCCOMB_X17_Y8_N22
\u2|bcd5_ist|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr2~0_combout\ = (\u2|bcd5_ist|rhex[3][3]~q\ & (!\u2|bcd5_ist|rhex[3][0]~q\ & (\u2|bcd5_ist|rhex[3][2]~q\ & !\u2|bcd5_ist|rhex[3][1]~q\))) # (!\u2|bcd5_ist|rhex[3][3]~q\ & (\u2|bcd5_ist|rhex[3][1]~q\ & (\u2|bcd5_ist|rhex[3][0]~q\ $ 
-- (!\u2|bcd5_ist|rhex[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[3][0]~q\,
	datab => \u2|bcd5_ist|rhex[3][3]~q\,
	datac => \u2|bcd5_ist|rhex[3][2]~q\,
	datad => \u2|bcd5_ist|rhex[3][1]~q\,
	combout => \u2|bcd5_ist|WideOr2~0_combout\);

-- Location: LCCOMB_X11_Y5_N4
\u2|bcd5_ist|WideOr23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr23~0_combout\ = (\u2|bcd5_ist|rhex[1][3]~q\ & (\u2|bcd5_ist|rhex[1][2]~q\ & ((\u2|bcd5_ist|rhex[1][0]~q\) # (\u2|bcd5_ist|rhex[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[1][3]~q\,
	datab => \u2|bcd5_ist|rhex[1][0]~q\,
	datac => \u2|bcd5_ist|rhex[1][1]~q\,
	datad => \u2|bcd5_ist|rhex[1][2]~q\,
	combout => \u2|bcd5_ist|WideOr23~0_combout\);

-- Location: LCCOMB_X16_Y6_N16
\u2|bcd5_ist|WideOr14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr14~0_combout\ = (\u2|bcd5_ist|rhex[2][1]~q\ & ((!\u2|bcd5_ist|rhex[2][3]~q\) # (!\u2|bcd5_ist|rhex[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|rhex[2][1]~q\,
	datac => \u2|bcd5_ist|rhex[2][0]~q\,
	datad => \u2|bcd5_ist|rhex[2][3]~q\,
	combout => \u2|bcd5_ist|WideOr14~0_combout\);

-- Location: LCCOMB_X17_Y6_N10
\u2|bcd5_ist|rhexd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|rhexd~0_combout\ = (!\u2|bcd5_ist|rhex[3][2]~q\ & (\u2|bcd5_ist|rhex[3][3]~q\ & (\u2|bcd5_ist|rhex[3][0]~q\ $ (\u2|bcd5_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[3][2]~q\,
	datab => \u2|bcd5_ist|rhex[3][3]~q\,
	datac => \u2|bcd5_ist|rhex[3][0]~q\,
	datad => \u2|bcd5_ist|rhex[3][1]~q\,
	combout => \u2|bcd5_ist|rhexd~0_combout\);

-- Location: LCCOMB_X17_Y6_N24
\u2|bcd5_ist|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr5~0_combout\ = (\u2|bcd5_ist|rhex[3][2]~q\ & ((\u2|bcd5_ist|rhex[3][3]~q\ & (\u2|bcd5_ist|rhex[3][0]~q\ & \u2|bcd5_ist|rhex[3][1]~q\)) # (!\u2|bcd5_ist|rhex[3][3]~q\ & ((\u2|bcd5_ist|rhex[3][0]~q\) # (\u2|bcd5_ist|rhex[3][1]~q\))))) # 
-- (!\u2|bcd5_ist|rhex[3][2]~q\ & (\u2|bcd5_ist|rhex[3][3]~q\ & (!\u2|bcd5_ist|rhex[3][0]~q\ & !\u2|bcd5_ist|rhex[3][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[3][2]~q\,
	datab => \u2|bcd5_ist|rhex[3][3]~q\,
	datac => \u2|bcd5_ist|rhex[3][0]~q\,
	datad => \u2|bcd5_ist|rhex[3][1]~q\,
	combout => \u2|bcd5_ist|WideOr5~0_combout\);

-- Location: LCCOMB_X17_Y6_N12
\u2|bcd5_ist|WideOr7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr7~0_combout\ = (!\u2|bcd5_ist|rhex[3][0]~q\ & ((\u2|bcd5_ist|rhex[3][2]~q\) # ((\u2|bcd5_ist|rhex[3][3]~q\) # (\u2|bcd5_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[3][2]~q\,
	datab => \u2|bcd5_ist|rhex[3][3]~q\,
	datac => \u2|bcd5_ist|rhex[3][0]~q\,
	datad => \u2|bcd5_ist|rhex[3][1]~q\,
	combout => \u2|bcd5_ist|WideOr7~0_combout\);

-- Location: LCCOMB_X17_Y8_N24
\u2|bcd5_ist|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr1~0_combout\ = (\u2|bcd5_ist|rhex[3][3]~q\ & ((\u2|bcd5_ist|rhex[3][2]~q\ & (\u2|bcd5_ist|rhex[3][0]~q\ & \u2|bcd5_ist|rhex[3][1]~q\)) # (!\u2|bcd5_ist|rhex[3][2]~q\ & ((!\u2|bcd5_ist|rhex[3][1]~q\))))) # (!\u2|bcd5_ist|rhex[3][3]~q\ & 
-- (\u2|bcd5_ist|rhex[3][2]~q\ & ((\u2|bcd5_ist|rhex[3][0]~q\) # (\u2|bcd5_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[3][0]~q\,
	datab => \u2|bcd5_ist|rhex[3][3]~q\,
	datac => \u2|bcd5_ist|rhex[3][2]~q\,
	datad => \u2|bcd5_ist|rhex[3][1]~q\,
	combout => \u2|bcd5_ist|WideOr1~0_combout\);

-- Location: FF_X22_Y7_N11
\u2|bcd4_ist|rhex[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|rhex[3][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhex[3][3]~q\);

-- Location: LCCOMB_X22_Y7_N28
\u2|bcd4_ist|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr0~0_combout\ = (\u2|bcd4_ist|rhex[3][3]~q\ & ((\u2|bcd4_ist|rhex[3][2]~q\) # (\u2|bcd4_ist|rhex[3][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[3][3]~q\,
	datac => \u2|bcd4_ist|rhex[3][2]~q\,
	datad => \u2|bcd4_ist|rhex[3][1]~q\,
	combout => \u2|bcd4_ist|WideOr0~0_combout\);

-- Location: LCCOMB_X22_Y7_N14
\u2|bcd4_ist|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr2~0_combout\ = (\u2|bcd4_ist|rhex[3][3]~q\ & (\u2|bcd4_ist|rhex[3][2]~q\ & (!\u2|bcd4_ist|rhex[3][0]~q\ & !\u2|bcd4_ist|rhex[3][1]~q\))) # (!\u2|bcd4_ist|rhex[3][3]~q\ & (\u2|bcd4_ist|rhex[3][1]~q\ & (\u2|bcd4_ist|rhex[3][2]~q\ $ 
-- (!\u2|bcd4_ist|rhex[3][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[3][3]~q\,
	datab => \u2|bcd4_ist|rhex[3][2]~q\,
	datac => \u2|bcd4_ist|rhex[3][0]~q\,
	datad => \u2|bcd4_ist|rhex[3][1]~q\,
	combout => \u2|bcd4_ist|WideOr2~0_combout\);

-- Location: LCCOMB_X21_Y6_N0
\u2|bcd4_ist|Decoder2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Decoder2~0_combout\ = (\u2|bcd4_ist|rhex[2][0]~q\ & (\u2|bcd4_ist|rhex[2][3]~q\ & \u2|bcd4_ist|rhex[2][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[2][0]~q\,
	datab => \u2|bcd4_ist|rhex[2][3]~q\,
	datad => \u2|bcd4_ist|rhex[2][1]~q\,
	combout => \u2|bcd4_ist|Decoder2~0_combout\);

-- Location: FF_X26_Y6_N7
\u2|bcd4_ist|rhex[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|rhex[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhex[1][0]~q\);

-- Location: LCCOMB_X26_Y6_N8
\u2|bcd4_ist|WideOr23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr23~0_combout\ = (\u2|bcd4_ist|rhex[1][2]~q\ & (\u2|bcd4_ist|rhex[1][3]~q\ & ((\u2|bcd4_ist|rhex[1][0]~q\) # (\u2|bcd4_ist|rhex[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[1][0]~q\,
	datab => \u2|bcd4_ist|rhex[1][2]~q\,
	datac => \u2|bcd4_ist|rhex[1][3]~q\,
	datad => \u2|bcd4_ist|rhex[1][1]~q\,
	combout => \u2|bcd4_ist|WideOr23~0_combout\);

-- Location: LCCOMB_X26_Y6_N14
\u2|bcd4_ist|WideOr25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr25~0_combout\ = (\u2|bcd4_ist|rhex[1][2]~q\ & ((\u2|bcd4_ist|rhex[1][0]~q\ & (!\u2|bcd4_ist|rhex[1][3]~q\ & !\u2|bcd4_ist|rhex[1][1]~q\)) # (!\u2|bcd4_ist|rhex[1][0]~q\ & (\u2|bcd4_ist|rhex[1][3]~q\ $ (\u2|bcd4_ist|rhex[1][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[1][0]~q\,
	datab => \u2|bcd4_ist|rhex[1][2]~q\,
	datac => \u2|bcd4_ist|rhex[1][3]~q\,
	datad => \u2|bcd4_ist|rhex[1][1]~q\,
	combout => \u2|bcd4_ist|WideOr25~0_combout\);

-- Location: LCCOMB_X26_Y6_N30
\u2|bcd4_ist|WideOr30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr30~0_combout\ = (\u2|bcd4_ist|rhex[1][0]~q\ & (!\u2|bcd4_ist|rhex[1][2]~q\ & ((\u2|bcd4_ist|rhex[1][3]~q\) # (!\u2|bcd4_ist|rhex[1][1]~q\)))) # (!\u2|bcd4_ist|rhex[1][0]~q\ & (\u2|bcd4_ist|rhex[1][2]~q\ & ((\u2|bcd4_ist|rhex[1][1]~q\) # 
-- (!\u2|bcd4_ist|rhex[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[1][0]~q\,
	datab => \u2|bcd4_ist|rhex[1][2]~q\,
	datac => \u2|bcd4_ist|rhex[1][3]~q\,
	datad => \u2|bcd4_ist|rhex[1][1]~q\,
	combout => \u2|bcd4_ist|WideOr30~0_combout\);

-- Location: LCCOMB_X26_Y6_N16
\u2|bcd4_ist|WideOr28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr28~0_combout\ = (\u2|bcd4_ist|rhex[1][3]~q\ & ((\u2|bcd4_ist|rhex[1][0]~q\ & (!\u2|bcd4_ist|rhex[1][2]~q\ & \u2|bcd4_ist|rhex[1][1]~q\)) # (!\u2|bcd4_ist|rhex[1][0]~q\ & (\u2|bcd4_ist|rhex[1][2]~q\ & !\u2|bcd4_ist|rhex[1][1]~q\)))) # 
-- (!\u2|bcd4_ist|rhex[1][3]~q\ & (\u2|bcd4_ist|rhex[1][1]~q\ $ (((\u2|bcd4_ist|rhex[1][0]~q\ & !\u2|bcd4_ist|rhex[1][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[1][0]~q\,
	datab => \u2|bcd4_ist|rhex[1][2]~q\,
	datac => \u2|bcd4_ist|rhex[1][3]~q\,
	datad => \u2|bcd4_ist|rhex[1][1]~q\,
	combout => \u2|bcd4_ist|WideOr28~0_combout\);

-- Location: LCCOMB_X21_Y6_N8
\u2|bcd4_ist|WideOr22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr22~0_combout\ = (\u2|bcd4_ist|rhex[2][0]~q\ & (!\u2|bcd4_ist|rhex[2][2]~q\ & ((\u2|bcd4_ist|rhex[2][3]~q\) # (!\u2|bcd4_ist|rhex[2][1]~q\)))) # (!\u2|bcd4_ist|rhex[2][0]~q\ & (\u2|bcd4_ist|rhex[2][2]~q\ & ((\u2|bcd4_ist|rhex[2][1]~q\) # 
-- (!\u2|bcd4_ist|rhex[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[2][0]~q\,
	datab => \u2|bcd4_ist|rhex[2][3]~q\,
	datac => \u2|bcd4_ist|rhex[2][1]~q\,
	datad => \u2|bcd4_ist|rhex[2][2]~q\,
	combout => \u2|bcd4_ist|WideOr22~0_combout\);

-- Location: LCCOMB_X22_Y7_N8
\u2|bcd4_ist|WideOr12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr12~0_combout\ = (\u2|bcd4_ist|rhex[3][3]~q\ & (!\u2|bcd4_ist|rhex[3][1]~q\ & (\u2|bcd4_ist|rhex[3][0]~q\ $ (!\u2|bcd4_ist|rhex[3][2]~q\)))) # (!\u2|bcd4_ist|rhex[3][3]~q\ & (\u2|bcd4_ist|rhex[3][0]~q\ & (!\u2|bcd4_ist|rhex[3][2]~q\ & 
-- \u2|bcd4_ist|rhex[3][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[3][0]~q\,
	datab => \u2|bcd4_ist|rhex[3][3]~q\,
	datac => \u2|bcd4_ist|rhex[3][2]~q\,
	datad => \u2|bcd4_ist|rhex[3][1]~q\,
	combout => \u2|bcd4_ist|WideOr12~0_combout\);

-- Location: LCCOMB_X22_Y7_N4
\u2|bcd4_ist|WideOr13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr13~0_combout\ = (\u2|bcd4_ist|rhex[3][2]~q\ & (!\u2|bcd4_ist|rhex[3][0]~q\ & ((\u2|bcd4_ist|rhex[3][1]~q\) # (!\u2|bcd4_ist|rhex[3][3]~q\)))) # (!\u2|bcd4_ist|rhex[3][2]~q\ & (\u2|bcd4_ist|rhex[3][0]~q\ & ((\u2|bcd4_ist|rhex[3][3]~q\) # 
-- (!\u2|bcd4_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[3][3]~q\,
	datab => \u2|bcd4_ist|rhex[3][2]~q\,
	datac => \u2|bcd4_ist|rhex[3][0]~q\,
	datad => \u2|bcd4_ist|rhex[3][1]~q\,
	combout => \u2|bcd4_ist|WideOr13~0_combout\);

-- Location: LCCOMB_X22_Y7_N16
\u2|bcd4_ist|WideOr8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr8~0_combout\ = (!\u2|bcd4_ist|rhex[3][3]~q\ & ((\u2|bcd4_ist|rhex[3][2]~q\ & ((!\u2|bcd4_ist|rhex[3][1]~q\))) # (!\u2|bcd4_ist|rhex[3][2]~q\ & ((\u2|bcd4_ist|rhex[3][0]~q\) # (\u2|bcd4_ist|rhex[3][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[3][3]~q\,
	datab => \u2|bcd4_ist|rhex[3][2]~q\,
	datac => \u2|bcd4_ist|rhex[3][0]~q\,
	datad => \u2|bcd4_ist|rhex[3][1]~q\,
	combout => \u2|bcd4_ist|WideOr8~0_combout\);

-- Location: LCCOMB_X21_Y6_N12
\u2|bcd4_ist|WideOr18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr18~0_combout\ = (\u2|bcd4_ist|rhex[2][3]~q\ & (\u2|bcd4_ist|rhex[2][0]~q\ $ (((!\u2|bcd4_ist|rhex[2][2]~q\) # (!\u2|bcd4_ist|rhex[2][1]~q\))))) # (!\u2|bcd4_ist|rhex[2][3]~q\ & (\u2|bcd4_ist|rhex[2][0]~q\ & 
-- ((!\u2|bcd4_ist|rhex[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[2][0]~q\,
	datab => \u2|bcd4_ist|rhex[2][1]~q\,
	datac => \u2|bcd4_ist|rhex[2][3]~q\,
	datad => \u2|bcd4_ist|rhex[2][2]~q\,
	combout => \u2|bcd4_ist|WideOr18~0_combout\);

-- Location: LCCOMB_X21_Y6_N30
\u2|bcd4_ist|WideOr19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr19~0_combout\ = (\u2|bcd4_ist|rhex[2][2]~q\ & ((\u2|bcd4_ist|rhex[2][3]~q\ & ((!\u2|bcd4_ist|rhex[2][1]~q\))) # (!\u2|bcd4_ist|rhex[2][3]~q\ & (!\u2|bcd4_ist|rhex[2][0]~q\)))) # (!\u2|bcd4_ist|rhex[2][2]~q\ & (\u2|bcd4_ist|rhex[2][1]~q\ 
-- & (\u2|bcd4_ist|rhex[2][0]~q\ $ (\u2|bcd4_ist|rhex[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[2][0]~q\,
	datab => \u2|bcd4_ist|rhex[2][1]~q\,
	datac => \u2|bcd4_ist|rhex[2][3]~q\,
	datad => \u2|bcd4_ist|rhex[2][2]~q\,
	combout => \u2|bcd4_ist|WideOr19~0_combout\);

-- Location: LCCOMB_X21_Y6_N16
\u2|bcd4_ist|WideOr15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr15~0_combout\ = (\u2|bcd4_ist|rhex[2][0]~q\ & ((!\u2|bcd4_ist|rhex[2][3]~q\) # (!\u2|bcd4_ist|rhex[2][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[2][1]~q\,
	datac => \u2|bcd4_ist|rhex[2][3]~q\,
	datad => \u2|bcd4_ist|rhex[2][0]~q\,
	combout => \u2|bcd4_ist|WideOr15~0_combout\);

-- Location: LCCOMB_X22_Y7_N30
\u2|bcd4_ist|rhexd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|rhexd~0_combout\ = (\u2|bcd4_ist|rhex[3][3]~q\ & (!\u2|bcd4_ist|rhex[3][2]~q\ & (\u2|bcd4_ist|rhex[3][0]~q\ $ (\u2|bcd4_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[3][3]~q\,
	datab => \u2|bcd4_ist|rhex[3][2]~q\,
	datac => \u2|bcd4_ist|rhex[3][0]~q\,
	datad => \u2|bcd4_ist|rhex[3][1]~q\,
	combout => \u2|bcd4_ist|rhexd~0_combout\);

-- Location: LCCOMB_X22_Y7_N12
\u2|bcd4_ist|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr5~0_combout\ = (\u2|bcd4_ist|rhex[3][3]~q\ & ((\u2|bcd4_ist|rhex[3][2]~q\ & (\u2|bcd4_ist|rhex[3][0]~q\ & \u2|bcd4_ist|rhex[3][1]~q\)) # (!\u2|bcd4_ist|rhex[3][2]~q\ & (!\u2|bcd4_ist|rhex[3][0]~q\ & !\u2|bcd4_ist|rhex[3][1]~q\)))) # 
-- (!\u2|bcd4_ist|rhex[3][3]~q\ & (\u2|bcd4_ist|rhex[3][2]~q\ & ((\u2|bcd4_ist|rhex[3][0]~q\) # (\u2|bcd4_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[3][3]~q\,
	datab => \u2|bcd4_ist|rhex[3][2]~q\,
	datac => \u2|bcd4_ist|rhex[3][0]~q\,
	datad => \u2|bcd4_ist|rhex[3][1]~q\,
	combout => \u2|bcd4_ist|WideOr5~0_combout\);

-- Location: LCCOMB_X22_Y7_N6
\u2|bcd4_ist|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr6~0_combout\ = (\u2|bcd4_ist|rhex[3][2]~q\ & (\u2|bcd4_ist|rhex[3][3]~q\ $ (\u2|bcd4_ist|rhex[3][0]~q\ $ (!\u2|bcd4_ist|rhex[3][1]~q\)))) # (!\u2|bcd4_ist|rhex[3][2]~q\ & ((\u2|bcd4_ist|rhex[3][3]~q\ & (!\u2|bcd4_ist|rhex[3][0]~q\ & 
-- !\u2|bcd4_ist|rhex[3][1]~q\)) # (!\u2|bcd4_ist|rhex[3][3]~q\ & (\u2|bcd4_ist|rhex[3][0]~q\ & \u2|bcd4_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[3][3]~q\,
	datab => \u2|bcd4_ist|rhex[3][2]~q\,
	datac => \u2|bcd4_ist|rhex[3][0]~q\,
	datad => \u2|bcd4_ist|rhex[3][1]~q\,
	combout => \u2|bcd4_ist|WideOr6~0_combout\);

-- Location: LCCOMB_X22_Y7_N20
\u2|bcd4_ist|WideOr7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr7~0_combout\ = (!\u2|bcd4_ist|rhex[3][0]~q\ & ((\u2|bcd4_ist|rhex[3][3]~q\) # ((\u2|bcd4_ist|rhex[3][2]~q\) # (\u2|bcd4_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[3][3]~q\,
	datab => \u2|bcd4_ist|rhex[3][2]~q\,
	datac => \u2|bcd4_ist|rhex[3][0]~q\,
	datad => \u2|bcd4_ist|rhex[3][1]~q\,
	combout => \u2|bcd4_ist|WideOr7~0_combout\);

-- Location: LCCOMB_X22_Y7_N24
\u2|bcd4_ist|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr4~0_combout\ = (\u2|bcd4_ist|rhex[3][3]~q\ & ((\u2|bcd4_ist|rhex[3][2]~q\) # ((\u2|bcd4_ist|rhex[3][0]~q\ & \u2|bcd4_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[3][3]~q\,
	datab => \u2|bcd4_ist|rhex[3][2]~q\,
	datac => \u2|bcd4_ist|rhex[3][0]~q\,
	datad => \u2|bcd4_ist|rhex[3][1]~q\,
	combout => \u2|bcd4_ist|WideOr4~0_combout\);

-- Location: LCCOMB_X22_Y7_N2
\u2|bcd4_ist|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr1~0_combout\ = (\u2|bcd4_ist|rhex[3][3]~q\ & ((\u2|bcd4_ist|rhex[3][2]~q\ & (\u2|bcd4_ist|rhex[3][0]~q\ & \u2|bcd4_ist|rhex[3][1]~q\)) # (!\u2|bcd4_ist|rhex[3][2]~q\ & ((!\u2|bcd4_ist|rhex[3][1]~q\))))) # (!\u2|bcd4_ist|rhex[3][3]~q\ & 
-- (\u2|bcd4_ist|rhex[3][2]~q\ & ((\u2|bcd4_ist|rhex[3][0]~q\) # (\u2|bcd4_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[3][3]~q\,
	datab => \u2|bcd4_ist|rhex[3][2]~q\,
	datac => \u2|bcd4_ist|rhex[3][0]~q\,
	datad => \u2|bcd4_ist|rhex[3][1]~q\,
	combout => \u2|bcd4_ist|WideOr1~0_combout\);

-- Location: FF_X25_Y8_N13
\u2|bcd1_ist|rhex[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch1_vol\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhex[1][1]~q\);

-- Location: LCCOMB_X25_Y8_N24
\u2|bcd1_ist|WideOr25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr25~0_combout\ = (\u2|bcd1_ist|rhex[1][2]~q\ & ((\u2|bcd1_ist|rhex[1][1]~q\ & (!\u2|bcd1_ist|rhex[1][3]~q\ & !\u2|bcd1_ist|rhex[1][0]~q\)) # (!\u2|bcd1_ist|rhex[1][1]~q\ & (\u2|bcd1_ist|rhex[1][3]~q\ $ (\u2|bcd1_ist|rhex[1][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[1][1]~q\,
	datab => \u2|bcd1_ist|rhex[1][2]~q\,
	datac => \u2|bcd1_ist|rhex[1][3]~q\,
	datad => \u2|bcd1_ist|rhex[1][0]~q\,
	combout => \u2|bcd1_ist|WideOr25~0_combout\);

-- Location: LCCOMB_X25_Y8_N30
\u2|bcd1_ist|WideOr26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr26~0_combout\ = (\u2|bcd1_ist|rhex[1][1]~q\ & ((\u2|bcd1_ist|rhex[1][2]~q\ & (\u2|bcd1_ist|rhex[1][3]~q\ & \u2|bcd1_ist|rhex[1][0]~q\)) # (!\u2|bcd1_ist|rhex[1][2]~q\ & ((\u2|bcd1_ist|rhex[1][3]~q\) # (\u2|bcd1_ist|rhex[1][0]~q\))))) # 
-- (!\u2|bcd1_ist|rhex[1][1]~q\ & ((\u2|bcd1_ist|rhex[1][2]~q\ & (!\u2|bcd1_ist|rhex[1][3]~q\ & !\u2|bcd1_ist|rhex[1][0]~q\)) # (!\u2|bcd1_ist|rhex[1][2]~q\ & (\u2|bcd1_ist|rhex[1][3]~q\ & \u2|bcd1_ist|rhex[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[1][1]~q\,
	datab => \u2|bcd1_ist|rhex[1][2]~q\,
	datac => \u2|bcd1_ist|rhex[1][3]~q\,
	datad => \u2|bcd1_ist|rhex[1][0]~q\,
	combout => \u2|bcd1_ist|WideOr26~0_combout\);

-- Location: LCCOMB_X25_Y8_N8
\u2|bcd1_ist|WideOr29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr29~0_combout\ = (\u2|bcd1_ist|rhex[1][1]~q\ & (!\u2|bcd1_ist|rhex[1][2]~q\ & (!\u2|bcd1_ist|rhex[1][3]~q\ & \u2|bcd1_ist|rhex[1][0]~q\))) # (!\u2|bcd1_ist|rhex[1][1]~q\ & (\u2|bcd1_ist|rhex[1][3]~q\ & (\u2|bcd1_ist|rhex[1][2]~q\ $ 
-- (!\u2|bcd1_ist|rhex[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[1][1]~q\,
	datab => \u2|bcd1_ist|rhex[1][2]~q\,
	datac => \u2|bcd1_ist|rhex[1][3]~q\,
	datad => \u2|bcd1_ist|rhex[1][0]~q\,
	combout => \u2|bcd1_ist|WideOr29~0_combout\);

-- Location: LCCOMB_X25_Y8_N10
\u2|bcd1_ist|WideOr30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr30~0_combout\ = (\u2|bcd1_ist|rhex[1][2]~q\ & (!\u2|bcd1_ist|rhex[1][0]~q\ & ((\u2|bcd1_ist|rhex[1][1]~q\) # (!\u2|bcd1_ist|rhex[1][3]~q\)))) # (!\u2|bcd1_ist|rhex[1][2]~q\ & (\u2|bcd1_ist|rhex[1][0]~q\ & ((\u2|bcd1_ist|rhex[1][3]~q\) # 
-- (!\u2|bcd1_ist|rhex[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[1][1]~q\,
	datab => \u2|bcd1_ist|rhex[1][2]~q\,
	datac => \u2|bcd1_ist|rhex[1][3]~q\,
	datad => \u2|bcd1_ist|rhex[1][0]~q\,
	combout => \u2|bcd1_ist|WideOr30~0_combout\);

-- Location: LCCOMB_X26_Y11_N18
\u2|bcd1_ist|WideOr21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr21~0_combout\ = (\u2|bcd1_ist|rhex[2][3]~q\ & (!\u2|bcd1_ist|rhex[2][1]~q\ & (\u2|bcd1_ist|rhex[2][2]~q\ $ (!\u2|bcd1_ist|rhex[2][0]~q\)))) # (!\u2|bcd1_ist|rhex[2][3]~q\ & (!\u2|bcd1_ist|rhex[2][2]~q\ & (\u2|bcd1_ist|rhex[2][0]~q\ & 
-- \u2|bcd1_ist|rhex[2][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[2][2]~q\,
	datab => \u2|bcd1_ist|rhex[2][3]~q\,
	datac => \u2|bcd1_ist|rhex[2][0]~q\,
	datad => \u2|bcd1_ist|rhex[2][1]~q\,
	combout => \u2|bcd1_ist|WideOr21~0_combout\);

-- Location: LCCOMB_X26_Y11_N8
\u2|bcd1_ist|WideOr22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr22~0_combout\ = (\u2|bcd1_ist|rhex[2][2]~q\ & (!\u2|bcd1_ist|rhex[2][0]~q\ & ((\u2|bcd1_ist|rhex[2][1]~q\) # (!\u2|bcd1_ist|rhex[2][3]~q\)))) # (!\u2|bcd1_ist|rhex[2][2]~q\ & (\u2|bcd1_ist|rhex[2][0]~q\ & ((\u2|bcd1_ist|rhex[2][3]~q\) # 
-- (!\u2|bcd1_ist|rhex[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[2][2]~q\,
	datab => \u2|bcd1_ist|rhex[2][3]~q\,
	datac => \u2|bcd1_ist|rhex[2][0]~q\,
	datad => \u2|bcd1_ist|rhex[2][1]~q\,
	combout => \u2|bcd1_ist|WideOr22~0_combout\);

-- Location: LCCOMB_X26_Y11_N22
\u2|bcd1_ist|WideOr20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr20~0_combout\ = (\u2|bcd1_ist|rhex[2][3]~q\ & ((\u2|bcd1_ist|rhex[2][2]~q\ & (!\u2|bcd1_ist|rhex[2][0]~q\ & !\u2|bcd1_ist|rhex[2][1]~q\)) # (!\u2|bcd1_ist|rhex[2][2]~q\ & (\u2|bcd1_ist|rhex[2][0]~q\ & \u2|bcd1_ist|rhex[2][1]~q\)))) # 
-- (!\u2|bcd1_ist|rhex[2][3]~q\ & (\u2|bcd1_ist|rhex[2][1]~q\ $ (((!\u2|bcd1_ist|rhex[2][2]~q\ & \u2|bcd1_ist|rhex[2][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[2][2]~q\,
	datab => \u2|bcd1_ist|rhex[2][3]~q\,
	datac => \u2|bcd1_ist|rhex[2][0]~q\,
	datad => \u2|bcd1_ist|rhex[2][1]~q\,
	combout => \u2|bcd1_ist|WideOr20~0_combout\);

-- Location: LCCOMB_X25_Y11_N30
\u2|bcd1_ist|WideOr12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr12~0_combout\ = (\u2|bcd1_ist|rhex[3][3]~q\ & (!\u2|bcd1_ist|rhex[3][1]~q\ & (\u2|bcd1_ist|rhex[3][0]~q\ $ (!\u2|bcd1_ist|rhex[3][2]~q\)))) # (!\u2|bcd1_ist|rhex[3][3]~q\ & (\u2|bcd1_ist|rhex[3][0]~q\ & (!\u2|bcd1_ist|rhex[3][2]~q\ & 
-- \u2|bcd1_ist|rhex[3][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[3][0]~q\,
	datab => \u2|bcd1_ist|rhex[3][2]~q\,
	datac => \u2|bcd1_ist|rhex[3][3]~q\,
	datad => \u2|bcd1_ist|rhex[3][1]~q\,
	combout => \u2|bcd1_ist|WideOr12~0_combout\);

-- Location: LCCOMB_X26_Y11_N20
\u2|bcd1_ist|WideOr17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr17~0_combout\ = (\u2|bcd1_ist|rhex[2][2]~q\ & ((\u2|bcd1_ist|rhex[2][3]~q\ & (!\u2|bcd1_ist|rhex[2][0]~q\ & \u2|bcd1_ist|rhex[2][1]~q\)) # (!\u2|bcd1_ist|rhex[2][3]~q\ & (\u2|bcd1_ist|rhex[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[2][2]~q\,
	datab => \u2|bcd1_ist|rhex[2][3]~q\,
	datac => \u2|bcd1_ist|rhex[2][0]~q\,
	datad => \u2|bcd1_ist|rhex[2][1]~q\,
	combout => \u2|bcd1_ist|WideOr17~0_combout\);

-- Location: LCCOMB_X25_Y11_N26
\u2|bcd1_ist|WideOr9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr9~0_combout\ = (\u2|bcd1_ist|rhex[3][3]~q\) # ((\u2|bcd1_ist|rhex[3][2]~q\ & \u2|bcd1_ist|rhex[3][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|rhex[3][2]~q\,
	datac => \u2|bcd1_ist|rhex[3][3]~q\,
	datad => \u2|bcd1_ist|rhex[3][1]~q\,
	combout => \u2|bcd1_ist|WideOr9~0_combout\);

-- Location: LCCOMB_X26_Y11_N4
\u2|bcd1_ist|WideOr19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr19~0_combout\ = (\u2|bcd1_ist|rhex[2][2]~q\ & ((\u2|bcd1_ist|rhex[2][3]~q\ & ((!\u2|bcd1_ist|rhex[2][1]~q\))) # (!\u2|bcd1_ist|rhex[2][3]~q\ & (!\u2|bcd1_ist|rhex[2][0]~q\)))) # (!\u2|bcd1_ist|rhex[2][2]~q\ & (\u2|bcd1_ist|rhex[2][1]~q\ 
-- & (\u2|bcd1_ist|rhex[2][3]~q\ $ (\u2|bcd1_ist|rhex[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[2][2]~q\,
	datab => \u2|bcd1_ist|rhex[2][3]~q\,
	datac => \u2|bcd1_ist|rhex[2][0]~q\,
	datad => \u2|bcd1_ist|rhex[2][1]~q\,
	combout => \u2|bcd1_ist|WideOr19~0_combout\);

-- Location: LCCOMB_X14_Y9_N26
\u2|bcd3_ist|WideOr29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr29~0_combout\ = (\u2|bcd3_ist|rhex[1][3]~q\ & (!\u2|bcd3_ist|rhex[1][1]~q\ & (\u2|bcd3_ist|rhex[1][2]~q\ $ (!\u2|bcd3_ist|rhex[1][0]~q\)))) # (!\u2|bcd3_ist|rhex[1][3]~q\ & (!\u2|bcd3_ist|rhex[1][2]~q\ & (\u2|bcd3_ist|rhex[1][0]~q\ & 
-- \u2|bcd3_ist|rhex[1][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[1][2]~q\,
	datab => \u2|bcd3_ist|rhex[1][0]~q\,
	datac => \u2|bcd3_ist|rhex[1][3]~q\,
	datad => \u2|bcd3_ist|rhex[1][1]~q\,
	combout => \u2|bcd3_ist|WideOr29~0_combout\);

-- Location: LCCOMB_X14_Y9_N0
\u2|bcd3_ist|WideOr30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr30~0_combout\ = (\u2|bcd3_ist|rhex[1][2]~q\ & (!\u2|bcd3_ist|rhex[1][0]~q\ & ((\u2|bcd3_ist|rhex[1][1]~q\) # (!\u2|bcd3_ist|rhex[1][3]~q\)))) # (!\u2|bcd3_ist|rhex[1][2]~q\ & (\u2|bcd3_ist|rhex[1][0]~q\ & ((\u2|bcd3_ist|rhex[1][3]~q\) # 
-- (!\u2|bcd3_ist|rhex[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[1][2]~q\,
	datab => \u2|bcd3_ist|rhex[1][0]~q\,
	datac => \u2|bcd3_ist|rhex[1][3]~q\,
	datad => \u2|bcd3_ist|rhex[1][1]~q\,
	combout => \u2|bcd3_ist|WideOr30~0_combout\);

-- Location: FF_X9_Y8_N13
\u2|bcd3_ist|rhex[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|rhex[2][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhex[2][1]~q\);

-- Location: LCCOMB_X10_Y8_N28
\u2|bcd3_ist|WideOr21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr21~0_combout\ = (\u2|bcd3_ist|rhex[2][1]~q\ & (!\u2|bcd3_ist|rhex[2][3]~q\ & (\u2|bcd3_ist|rhex[2][0]~q\ & !\u2|bcd3_ist|rhex[2][2]~q\))) # (!\u2|bcd3_ist|rhex[2][1]~q\ & (\u2|bcd3_ist|rhex[2][3]~q\ & (\u2|bcd3_ist|rhex[2][0]~q\ $ 
-- (!\u2|bcd3_ist|rhex[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[2][1]~q\,
	datab => \u2|bcd3_ist|rhex[2][3]~q\,
	datac => \u2|bcd3_ist|rhex[2][0]~q\,
	datad => \u2|bcd3_ist|rhex[2][2]~q\,
	combout => \u2|bcd3_ist|WideOr21~0_combout\);

-- Location: LCCOMB_X10_Y8_N6
\u2|bcd3_ist|WideOr22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr22~0_combout\ = (\u2|bcd3_ist|rhex[2][0]~q\ & (!\u2|bcd3_ist|rhex[2][2]~q\ & ((\u2|bcd3_ist|rhex[2][3]~q\) # (!\u2|bcd3_ist|rhex[2][1]~q\)))) # (!\u2|bcd3_ist|rhex[2][0]~q\ & (\u2|bcd3_ist|rhex[2][2]~q\ & ((\u2|bcd3_ist|rhex[2][1]~q\) # 
-- (!\u2|bcd3_ist|rhex[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[2][1]~q\,
	datab => \u2|bcd3_ist|rhex[2][3]~q\,
	datac => \u2|bcd3_ist|rhex[2][0]~q\,
	datad => \u2|bcd3_ist|rhex[2][2]~q\,
	combout => \u2|bcd3_ist|WideOr22~0_combout\);

-- Location: FF_X16_Y8_N27
\u2|bcd3_ist|rhex[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|rhex[3][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhex[3][3]~q\);

-- Location: LCCOMB_X16_Y8_N20
\u2|bcd3_ist|WideOr12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr12~0_combout\ = (\u2|bcd3_ist|rhex[3][3]~q\ & (!\u2|bcd3_ist|rhex[3][1]~q\ & (\u2|bcd3_ist|rhex[3][0]~q\ $ (!\u2|bcd3_ist|rhex[3][2]~q\)))) # (!\u2|bcd3_ist|rhex[3][3]~q\ & (\u2|bcd3_ist|rhex[3][0]~q\ & (\u2|bcd3_ist|rhex[3][1]~q\ & 
-- !\u2|bcd3_ist|rhex[3][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[3][3]~q\,
	datab => \u2|bcd3_ist|rhex[3][0]~q\,
	datac => \u2|bcd3_ist|rhex[3][1]~q\,
	datad => \u2|bcd3_ist|rhex[3][2]~q\,
	combout => \u2|bcd3_ist|WideOr12~0_combout\);

-- Location: LCCOMB_X14_Y9_N20
\u2|bcd3_ist|WideOr27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr27~0_combout\ = (\u2|bcd3_ist|rhex[1][2]~q\ & (!\u2|bcd3_ist|rhex[1][0]~q\ & (\u2|bcd3_ist|rhex[1][3]~q\ $ (!\u2|bcd3_ist|rhex[1][1]~q\)))) # (!\u2|bcd3_ist|rhex[1][2]~q\ & ((\u2|bcd3_ist|rhex[1][0]~q\ & (\u2|bcd3_ist|rhex[1][3]~q\ & 
-- \u2|bcd3_ist|rhex[1][1]~q\)) # (!\u2|bcd3_ist|rhex[1][0]~q\ & ((\u2|bcd3_ist|rhex[1][3]~q\) # (\u2|bcd3_ist|rhex[1][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[1][2]~q\,
	datab => \u2|bcd3_ist|rhex[1][0]~q\,
	datac => \u2|bcd3_ist|rhex[1][3]~q\,
	datad => \u2|bcd3_ist|rhex[1][1]~q\,
	combout => \u2|bcd3_ist|WideOr27~0_combout\);

-- Location: LCCOMB_X10_Y8_N16
\u2|bcd3_ist|WideOr17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr17~0_combout\ = (\u2|bcd3_ist|rhex[2][2]~q\ & ((\u2|bcd3_ist|rhex[2][3]~q\ & (\u2|bcd3_ist|rhex[2][1]~q\ & !\u2|bcd3_ist|rhex[2][0]~q\)) # (!\u2|bcd3_ist|rhex[2][3]~q\ & ((\u2|bcd3_ist|rhex[2][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[2][1]~q\,
	datab => \u2|bcd3_ist|rhex[2][3]~q\,
	datac => \u2|bcd3_ist|rhex[2][0]~q\,
	datad => \u2|bcd3_ist|rhex[2][2]~q\,
	combout => \u2|bcd3_ist|WideOr17~0_combout\);

-- Location: LCCOMB_X10_Y8_N26
\u2|bcd3_ist|WideOr18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr18~0_combout\ = (\u2|bcd3_ist|rhex[2][3]~q\ & (\u2|bcd3_ist|rhex[2][0]~q\ $ (((!\u2|bcd3_ist|rhex[2][2]~q\) # (!\u2|bcd3_ist|rhex[2][1]~q\))))) # (!\u2|bcd3_ist|rhex[2][3]~q\ & (((\u2|bcd3_ist|rhex[2][0]~q\ & 
-- !\u2|bcd3_ist|rhex[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[2][1]~q\,
	datab => \u2|bcd3_ist|rhex[2][3]~q\,
	datac => \u2|bcd3_ist|rhex[2][0]~q\,
	datad => \u2|bcd3_ist|rhex[2][2]~q\,
	combout => \u2|bcd3_ist|WideOr18~0_combout\);

-- Location: LCCOMB_X10_Y8_N8
\u2|bcd3_ist|WideOr19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr19~0_combout\ = (\u2|bcd3_ist|rhex[2][2]~q\ & ((\u2|bcd3_ist|rhex[2][3]~q\ & (!\u2|bcd3_ist|rhex[2][1]~q\)) # (!\u2|bcd3_ist|rhex[2][3]~q\ & ((!\u2|bcd3_ist|rhex[2][0]~q\))))) # (!\u2|bcd3_ist|rhex[2][2]~q\ & (\u2|bcd3_ist|rhex[2][1]~q\ 
-- & (\u2|bcd3_ist|rhex[2][3]~q\ $ (\u2|bcd3_ist|rhex[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[2][1]~q\,
	datab => \u2|bcd3_ist|rhex[2][3]~q\,
	datac => \u2|bcd3_ist|rhex[2][0]~q\,
	datad => \u2|bcd3_ist|rhex[2][2]~q\,
	combout => \u2|bcd3_ist|WideOr19~0_combout\);

-- Location: LCCOMB_X10_Y8_N12
\u2|bcd3_ist|Decoder2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Decoder2~0_combout\ = (\u2|bcd3_ist|rhex[2][1]~q\ & (\u2|bcd3_ist|rhex[2][3]~q\ & \u2|bcd3_ist|rhex[2][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[2][1]~q\,
	datab => \u2|bcd3_ist|rhex[2][3]~q\,
	datad => \u2|bcd3_ist|rhex[2][0]~q\,
	combout => \u2|bcd3_ist|Decoder2~0_combout\);

-- Location: LCCOMB_X14_Y9_N22
\u2|bcd3_ist|WideOr23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr23~0_combout\ = (\u2|bcd3_ist|rhex[1][2]~q\ & (\u2|bcd3_ist|rhex[1][3]~q\ & ((\u2|bcd3_ist|rhex[1][0]~q\) # (\u2|bcd3_ist|rhex[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[1][2]~q\,
	datab => \u2|bcd3_ist|rhex[1][0]~q\,
	datac => \u2|bcd3_ist|rhex[1][3]~q\,
	datad => \u2|bcd3_ist|rhex[1][1]~q\,
	combout => \u2|bcd3_ist|WideOr23~0_combout\);

-- Location: LCCOMB_X14_Y6_N0
\u2|bcd3_ist|WideOr24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr24~0_combout\ = (\u2|bcd3_ist|rhex[1][3]~q\ & (((!\u2|bcd3_ist|rhex[1][1]~q\ & !\u2|bcd3_ist|rhex[1][0]~q\)) # (!\u2|bcd3_ist|rhex[1][2]~q\))) # (!\u2|bcd3_ist|rhex[1][3]~q\ & (\u2|bcd3_ist|rhex[1][1]~q\ & (\u2|bcd3_ist|rhex[1][0]~q\ & 
-- \u2|bcd3_ist|rhex[1][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[1][1]~q\,
	datab => \u2|bcd3_ist|rhex[1][0]~q\,
	datac => \u2|bcd3_ist|rhex[1][3]~q\,
	datad => \u2|bcd3_ist|rhex[1][2]~q\,
	combout => \u2|bcd3_ist|WideOr24~0_combout\);

-- Location: LCCOMB_X10_Y8_N22
\u2|bcd3_ist|WideOr14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr14~0_combout\ = (\u2|bcd3_ist|rhex[2][1]~q\ & ((!\u2|bcd3_ist|rhex[2][0]~q\) # (!\u2|bcd3_ist|rhex[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[2][1]~q\,
	datab => \u2|bcd3_ist|rhex[2][3]~q\,
	datad => \u2|bcd3_ist|rhex[2][0]~q\,
	combout => \u2|bcd3_ist|WideOr14~0_combout\);

-- Location: LCCOMB_X16_Y8_N0
\u2|bcd3_ist|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr6~0_combout\ = (\u2|bcd3_ist|rhex[3][2]~q\ & (\u2|bcd3_ist|rhex[3][3]~q\ $ (\u2|bcd3_ist|rhex[3][0]~q\ $ (!\u2|bcd3_ist|rhex[3][1]~q\)))) # (!\u2|bcd3_ist|rhex[3][2]~q\ & ((\u2|bcd3_ist|rhex[3][3]~q\ & (!\u2|bcd3_ist|rhex[3][0]~q\ & 
-- !\u2|bcd3_ist|rhex[3][1]~q\)) # (!\u2|bcd3_ist|rhex[3][3]~q\ & (\u2|bcd3_ist|rhex[3][0]~q\ & \u2|bcd3_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[3][3]~q\,
	datab => \u2|bcd3_ist|rhex[3][0]~q\,
	datac => \u2|bcd3_ist|rhex[3][1]~q\,
	datad => \u2|bcd3_ist|rhex[3][2]~q\,
	combout => \u2|bcd3_ist|WideOr6~0_combout\);

-- Location: LCCOMB_X17_Y8_N0
\u2|bcd3_ist|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr0~0_combout\ = (\u2|bcd3_ist|rhex[3][3]~q\ & ((\u2|bcd3_ist|rhex[3][1]~q\) # (\u2|bcd3_ist|rhex[3][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[3][3]~q\,
	datac => \u2|bcd3_ist|rhex[3][1]~q\,
	datad => \u2|bcd3_ist|rhex[3][2]~q\,
	combout => \u2|bcd3_ist|WideOr0~0_combout\);

-- Location: FF_X26_Y9_N17
\u2|bcd2_ist|rhex[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|rhex[3][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhex[3][3]~q\);

-- Location: FF_X26_Y7_N9
\u2|bcd2_ist|rhex[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|rhex[2][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhex[2][1]~q\);

-- Location: LCCOMB_X31_Y11_N8
\u2|bcd2_ist|Decoder2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Decoder2~0_combout\ = (\u2|bcd2_ist|rhex[2][1]~q\ & (\u2|bcd2_ist|rhex[2][3]~q\ & \u2|bcd2_ist|rhex[2][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[2][1]~q\,
	datac => \u2|bcd2_ist|rhex[2][3]~q\,
	datad => \u2|bcd2_ist|rhex[2][0]~q\,
	combout => \u2|bcd2_ist|Decoder2~0_combout\);

-- Location: FF_X28_Y9_N7
\u2|bcd2_ist|rhex[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch2_vol\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhex[1][0]~q\);

-- Location: LCCOMB_X28_Y9_N4
\u2|bcd2_ist|WideOr23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr23~0_combout\ = (\u2|bcd2_ist|rhex[1][3]~q\ & (\u2|bcd2_ist|rhex[1][2]~q\ & ((\u2|bcd2_ist|rhex[1][0]~q\) # (\u2|bcd2_ist|rhex[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[1][0]~q\,
	datab => \u2|bcd2_ist|rhex[1][1]~q\,
	datac => \u2|bcd2_ist|rhex[1][3]~q\,
	datad => \u2|bcd2_ist|rhex[1][2]~q\,
	combout => \u2|bcd2_ist|WideOr23~0_combout\);

-- Location: LCCOMB_X28_Y9_N20
\u2|bcd2_ist|WideOr26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr26~0_combout\ = (\u2|bcd2_ist|rhex[1][0]~q\ & ((\u2|bcd2_ist|rhex[1][1]~q\ & ((\u2|bcd2_ist|rhex[1][3]~q\) # (!\u2|bcd2_ist|rhex[1][2]~q\))) # (!\u2|bcd2_ist|rhex[1][1]~q\ & (\u2|bcd2_ist|rhex[1][3]~q\ & !\u2|bcd2_ist|rhex[1][2]~q\)))) 
-- # (!\u2|bcd2_ist|rhex[1][0]~q\ & ((\u2|bcd2_ist|rhex[1][1]~q\ & (\u2|bcd2_ist|rhex[1][3]~q\ & !\u2|bcd2_ist|rhex[1][2]~q\)) # (!\u2|bcd2_ist|rhex[1][1]~q\ & (!\u2|bcd2_ist|rhex[1][3]~q\ & \u2|bcd2_ist|rhex[1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[1][0]~q\,
	datab => \u2|bcd2_ist|rhex[1][1]~q\,
	datac => \u2|bcd2_ist|rhex[1][3]~q\,
	datad => \u2|bcd2_ist|rhex[1][2]~q\,
	combout => \u2|bcd2_ist|WideOr26~0_combout\);

-- Location: LCCOMB_X28_Y9_N10
\u2|bcd2_ist|WideOr29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr29~0_combout\ = (\u2|bcd2_ist|rhex[1][1]~q\ & (\u2|bcd2_ist|rhex[1][0]~q\ & (!\u2|bcd2_ist|rhex[1][3]~q\ & !\u2|bcd2_ist|rhex[1][2]~q\))) # (!\u2|bcd2_ist|rhex[1][1]~q\ & (\u2|bcd2_ist|rhex[1][3]~q\ & (\u2|bcd2_ist|rhex[1][0]~q\ $ 
-- (!\u2|bcd2_ist|rhex[1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[1][0]~q\,
	datab => \u2|bcd2_ist|rhex[1][1]~q\,
	datac => \u2|bcd2_ist|rhex[1][3]~q\,
	datad => \u2|bcd2_ist|rhex[1][2]~q\,
	combout => \u2|bcd2_ist|WideOr29~0_combout\);

-- Location: LCCOMB_X28_Y9_N12
\u2|bcd2_ist|WideOr30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr30~0_combout\ = (\u2|bcd2_ist|rhex[1][0]~q\ & (!\u2|bcd2_ist|rhex[1][2]~q\ & ((\u2|bcd2_ist|rhex[1][3]~q\) # (!\u2|bcd2_ist|rhex[1][1]~q\)))) # (!\u2|bcd2_ist|rhex[1][0]~q\ & (\u2|bcd2_ist|rhex[1][2]~q\ & ((\u2|bcd2_ist|rhex[1][1]~q\) # 
-- (!\u2|bcd2_ist|rhex[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[1][0]~q\,
	datab => \u2|bcd2_ist|rhex[1][1]~q\,
	datac => \u2|bcd2_ist|rhex[1][3]~q\,
	datad => \u2|bcd2_ist|rhex[1][2]~q\,
	combout => \u2|bcd2_ist|WideOr30~0_combout\);

-- Location: LCCOMB_X28_Y9_N26
\u2|bcd2_ist|WideOr28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr28~0_combout\ = (\u2|bcd2_ist|rhex[1][1]~q\ & (\u2|bcd2_ist|rhex[1][3]~q\ $ (((\u2|bcd2_ist|rhex[1][2]~q\) # (!\u2|bcd2_ist|rhex[1][0]~q\))))) # (!\u2|bcd2_ist|rhex[1][1]~q\ & ((\u2|bcd2_ist|rhex[1][0]~q\ & (!\u2|bcd2_ist|rhex[1][3]~q\ 
-- & !\u2|bcd2_ist|rhex[1][2]~q\)) # (!\u2|bcd2_ist|rhex[1][0]~q\ & (\u2|bcd2_ist|rhex[1][3]~q\ & \u2|bcd2_ist|rhex[1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[1][0]~q\,
	datab => \u2|bcd2_ist|rhex[1][1]~q\,
	datac => \u2|bcd2_ist|rhex[1][3]~q\,
	datad => \u2|bcd2_ist|rhex[1][2]~q\,
	combout => \u2|bcd2_ist|WideOr28~0_combout\);

-- Location: LCCOMB_X31_Y11_N2
\u2|bcd2_ist|WideOr21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr21~0_combout\ = (\u2|bcd2_ist|rhex[2][1]~q\ & (!\u2|bcd2_ist|rhex[2][2]~q\ & (!\u2|bcd2_ist|rhex[2][3]~q\ & \u2|bcd2_ist|rhex[2][0]~q\))) # (!\u2|bcd2_ist|rhex[2][1]~q\ & (\u2|bcd2_ist|rhex[2][3]~q\ & (\u2|bcd2_ist|rhex[2][2]~q\ $ 
-- (!\u2|bcd2_ist|rhex[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[2][1]~q\,
	datab => \u2|bcd2_ist|rhex[2][2]~q\,
	datac => \u2|bcd2_ist|rhex[2][3]~q\,
	datad => \u2|bcd2_ist|rhex[2][0]~q\,
	combout => \u2|bcd2_ist|WideOr21~0_combout\);

-- Location: LCCOMB_X31_Y11_N24
\u2|bcd2_ist|WideOr22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr22~0_combout\ = (\u2|bcd2_ist|rhex[2][2]~q\ & (!\u2|bcd2_ist|rhex[2][0]~q\ & ((\u2|bcd2_ist|rhex[2][1]~q\) # (!\u2|bcd2_ist|rhex[2][3]~q\)))) # (!\u2|bcd2_ist|rhex[2][2]~q\ & (\u2|bcd2_ist|rhex[2][0]~q\ & ((\u2|bcd2_ist|rhex[2][3]~q\) # 
-- (!\u2|bcd2_ist|rhex[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[2][1]~q\,
	datab => \u2|bcd2_ist|rhex[2][2]~q\,
	datac => \u2|bcd2_ist|rhex[2][3]~q\,
	datad => \u2|bcd2_ist|rhex[2][0]~q\,
	combout => \u2|bcd2_ist|WideOr22~0_combout\);

-- Location: LCCOMB_X31_Y12_N6
\u2|bcd2_ist|WideOr12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr12~0_combout\ = (\u2|bcd2_ist|rhex[3][3]~q\ & (!\u2|bcd2_ist|rhex[3][1]~q\ & (\u2|bcd2_ist|rhex[3][0]~q\ $ (!\u2|bcd2_ist|rhex[3][2]~q\)))) # (!\u2|bcd2_ist|rhex[3][3]~q\ & (\u2|bcd2_ist|rhex[3][1]~q\ & (\u2|bcd2_ist|rhex[3][0]~q\ & 
-- !\u2|bcd2_ist|rhex[3][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[3][3]~q\,
	datab => \u2|bcd2_ist|rhex[3][1]~q\,
	datac => \u2|bcd2_ist|rhex[3][0]~q\,
	datad => \u2|bcd2_ist|rhex[3][2]~q\,
	combout => \u2|bcd2_ist|WideOr12~0_combout\);

-- Location: LCCOMB_X31_Y12_N12
\u2|bcd2_ist|WideOr13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr13~0_combout\ = (\u2|bcd2_ist|rhex[3][0]~q\ & (!\u2|bcd2_ist|rhex[3][2]~q\ & ((\u2|bcd2_ist|rhex[3][3]~q\) # (!\u2|bcd2_ist|rhex[3][1]~q\)))) # (!\u2|bcd2_ist|rhex[3][0]~q\ & (\u2|bcd2_ist|rhex[3][2]~q\ & ((\u2|bcd2_ist|rhex[3][1]~q\) # 
-- (!\u2|bcd2_ist|rhex[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[3][3]~q\,
	datab => \u2|bcd2_ist|rhex[3][1]~q\,
	datac => \u2|bcd2_ist|rhex[3][0]~q\,
	datad => \u2|bcd2_ist|rhex[3][2]~q\,
	combout => \u2|bcd2_ist|WideOr13~0_combout\);

-- Location: LCCOMB_X31_Y12_N18
\u2|bcd2_ist|WideOr11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr11~0_combout\ = (\u2|bcd2_ist|rhex[3][3]~q\ & ((\u2|bcd2_ist|rhex[3][1]~q\ & (\u2|bcd2_ist|rhex[3][0]~q\ & !\u2|bcd2_ist|rhex[3][2]~q\)) # (!\u2|bcd2_ist|rhex[3][1]~q\ & (!\u2|bcd2_ist|rhex[3][0]~q\ & \u2|bcd2_ist|rhex[3][2]~q\)))) # 
-- (!\u2|bcd2_ist|rhex[3][3]~q\ & (\u2|bcd2_ist|rhex[3][1]~q\ $ (((\u2|bcd2_ist|rhex[3][0]~q\ & !\u2|bcd2_ist|rhex[3][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[3][3]~q\,
	datab => \u2|bcd2_ist|rhex[3][1]~q\,
	datac => \u2|bcd2_ist|rhex[3][0]~q\,
	datad => \u2|bcd2_ist|rhex[3][2]~q\,
	combout => \u2|bcd2_ist|WideOr11~0_combout\);

-- Location: LCCOMB_X28_Y9_N30
\u2|bcd2_ist|WideOr27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr27~0_combout\ = (\u2|bcd2_ist|rhex[1][0]~q\ & (\u2|bcd2_ist|rhex[1][1]~q\ & (\u2|bcd2_ist|rhex[1][3]~q\ & !\u2|bcd2_ist|rhex[1][2]~q\))) # (!\u2|bcd2_ist|rhex[1][0]~q\ & ((\u2|bcd2_ist|rhex[1][1]~q\ & ((\u2|bcd2_ist|rhex[1][3]~q\) # 
-- (!\u2|bcd2_ist|rhex[1][2]~q\))) # (!\u2|bcd2_ist|rhex[1][1]~q\ & (\u2|bcd2_ist|rhex[1][3]~q\ $ (\u2|bcd2_ist|rhex[1][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[1][0]~q\,
	datab => \u2|bcd2_ist|rhex[1][1]~q\,
	datac => \u2|bcd2_ist|rhex[1][3]~q\,
	datad => \u2|bcd2_ist|rhex[1][2]~q\,
	combout => \u2|bcd2_ist|WideOr27~0_combout\);

-- Location: LCCOMB_X31_Y11_N26
\u2|bcd2_ist|WideOr17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr17~0_combout\ = (\u2|bcd2_ist|rhex[2][2]~q\ & ((\u2|bcd2_ist|rhex[2][3]~q\ & (\u2|bcd2_ist|rhex[2][1]~q\ & !\u2|bcd2_ist|rhex[2][0]~q\)) # (!\u2|bcd2_ist|rhex[2][3]~q\ & ((\u2|bcd2_ist|rhex[2][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[2][1]~q\,
	datab => \u2|bcd2_ist|rhex[2][2]~q\,
	datac => \u2|bcd2_ist|rhex[2][3]~q\,
	datad => \u2|bcd2_ist|rhex[2][0]~q\,
	combout => \u2|bcd2_ist|WideOr17~0_combout\);

-- Location: LCCOMB_X31_Y12_N4
\u2|bcd2_ist|WideOr9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr9~0_combout\ = (\u2|bcd2_ist|rhex[3][3]~q\) # ((\u2|bcd2_ist|rhex[3][1]~q\ & \u2|bcd2_ist|rhex[3][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[3][3]~q\,
	datac => \u2|bcd2_ist|rhex[3][1]~q\,
	datad => \u2|bcd2_ist|rhex[3][2]~q\,
	combout => \u2|bcd2_ist|WideOr9~0_combout\);

-- Location: LCCOMB_X31_Y11_N6
\u2|bcd2_ist|WideOr19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr19~0_combout\ = (\u2|bcd2_ist|rhex[2][2]~q\ & ((\u2|bcd2_ist|rhex[2][3]~q\ & (!\u2|bcd2_ist|rhex[2][1]~q\)) # (!\u2|bcd2_ist|rhex[2][3]~q\ & ((!\u2|bcd2_ist|rhex[2][0]~q\))))) # (!\u2|bcd2_ist|rhex[2][2]~q\ & (\u2|bcd2_ist|rhex[2][1]~q\ 
-- & (\u2|bcd2_ist|rhex[2][3]~q\ $ (\u2|bcd2_ist|rhex[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[2][1]~q\,
	datab => \u2|bcd2_ist|rhex[2][2]~q\,
	datac => \u2|bcd2_ist|rhex[2][3]~q\,
	datad => \u2|bcd2_ist|rhex[2][0]~q\,
	combout => \u2|bcd2_ist|WideOr19~0_combout\);

-- Location: LCCOMB_X31_Y11_N4
\u2|bcd2_ist|WideOr14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr14~0_combout\ = (\u2|bcd2_ist|rhex[2][1]~q\ & ((!\u2|bcd2_ist|rhex[2][0]~q\) # (!\u2|bcd2_ist|rhex[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[2][1]~q\,
	datac => \u2|bcd2_ist|rhex[2][3]~q\,
	datad => \u2|bcd2_ist|rhex[2][0]~q\,
	combout => \u2|bcd2_ist|WideOr14~0_combout\);

-- Location: LCCOMB_X31_Y11_N30
\u2|bcd2_ist|WideOr15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr15~0_combout\ = (\u2|bcd2_ist|rhex[2][0]~q\ & ((!\u2|bcd2_ist|rhex[2][3]~q\) # (!\u2|bcd2_ist|rhex[2][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[2][1]~q\,
	datac => \u2|bcd2_ist|rhex[2][3]~q\,
	datad => \u2|bcd2_ist|rhex[2][0]~q\,
	combout => \u2|bcd2_ist|WideOr15~0_combout\);

-- Location: LCCOMB_X31_Y12_N24
\u2|bcd2_ist|rhexd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|rhexd~0_combout\ = (\u2|bcd2_ist|rhex[3][3]~q\ & (!\u2|bcd2_ist|rhex[3][2]~q\ & (\u2|bcd2_ist|rhex[3][1]~q\ $ (\u2|bcd2_ist|rhex[3][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[3][3]~q\,
	datab => \u2|bcd2_ist|rhex[3][1]~q\,
	datac => \u2|bcd2_ist|rhex[3][0]~q\,
	datad => \u2|bcd2_ist|rhex[3][2]~q\,
	combout => \u2|bcd2_ist|rhexd~0_combout\);

-- Location: LCCOMB_X31_Y12_N16
\u2|bcd2_ist|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr6~0_combout\ = (\u2|bcd2_ist|rhex[3][2]~q\ & (\u2|bcd2_ist|rhex[3][3]~q\ $ (\u2|bcd2_ist|rhex[3][1]~q\ $ (!\u2|bcd2_ist|rhex[3][0]~q\)))) # (!\u2|bcd2_ist|rhex[3][2]~q\ & ((\u2|bcd2_ist|rhex[3][3]~q\ & (!\u2|bcd2_ist|rhex[3][1]~q\ & 
-- !\u2|bcd2_ist|rhex[3][0]~q\)) # (!\u2|bcd2_ist|rhex[3][3]~q\ & (\u2|bcd2_ist|rhex[3][1]~q\ & \u2|bcd2_ist|rhex[3][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[3][3]~q\,
	datab => \u2|bcd2_ist|rhex[3][1]~q\,
	datac => \u2|bcd2_ist|rhex[3][0]~q\,
	datad => \u2|bcd2_ist|rhex[3][2]~q\,
	combout => \u2|bcd2_ist|WideOr6~0_combout\);

-- Location: LCCOMB_X31_Y12_N22
\u2|bcd2_ist|WideOr7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr7~0_combout\ = (!\u2|bcd2_ist|rhex[3][0]~q\ & ((\u2|bcd2_ist|rhex[3][3]~q\) # ((\u2|bcd2_ist|rhex[3][1]~q\) # (\u2|bcd2_ist|rhex[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[3][3]~q\,
	datab => \u2|bcd2_ist|rhex[3][1]~q\,
	datac => \u2|bcd2_ist|rhex[3][0]~q\,
	datad => \u2|bcd2_ist|rhex[3][2]~q\,
	combout => \u2|bcd2_ist|WideOr7~0_combout\);

-- Location: LCCOMB_X25_Y11_N2
\u2|bcd1_ist|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr2~0_combout\ = (\u2|bcd1_ist|rhex[3][3]~q\ & (!\u2|bcd1_ist|rhex[3][0]~q\ & (\u2|bcd1_ist|rhex[3][2]~q\ & !\u2|bcd1_ist|rhex[3][1]~q\))) # (!\u2|bcd1_ist|rhex[3][3]~q\ & (\u2|bcd1_ist|rhex[3][1]~q\ & (\u2|bcd1_ist|rhex[3][0]~q\ $ 
-- (!\u2|bcd1_ist|rhex[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[3][0]~q\,
	datab => \u2|bcd1_ist|rhex[3][2]~q\,
	datac => \u2|bcd1_ist|rhex[3][3]~q\,
	datad => \u2|bcd1_ist|rhex[3][1]~q\,
	combout => \u2|bcd1_ist|WideOr2~0_combout\);

-- Location: LCCOMB_X25_Y8_N18
\u2|bcd1_ist|WideOr23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr23~0_combout\ = (\u2|bcd1_ist|rhex[1][2]~q\ & (\u2|bcd1_ist|rhex[1][3]~q\ & ((\u2|bcd1_ist|rhex[1][1]~q\) # (\u2|bcd1_ist|rhex[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[1][1]~q\,
	datab => \u2|bcd1_ist|rhex[1][2]~q\,
	datac => \u2|bcd1_ist|rhex[1][3]~q\,
	datad => \u2|bcd1_ist|rhex[1][0]~q\,
	combout => \u2|bcd1_ist|WideOr23~0_combout\);

-- Location: LCCOMB_X26_Y11_N12
\u2|bcd1_ist|WideOr14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr14~0_combout\ = (\u2|bcd1_ist|rhex[2][1]~q\ & ((!\u2|bcd1_ist|rhex[2][0]~q\) # (!\u2|bcd1_ist|rhex[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|rhex[2][3]~q\,
	datac => \u2|bcd1_ist|rhex[2][0]~q\,
	datad => \u2|bcd1_ist|rhex[2][1]~q\,
	combout => \u2|bcd1_ist|WideOr14~0_combout\);

-- Location: LCCOMB_X26_Y11_N6
\u2|bcd1_ist|WideOr15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr15~0_combout\ = (\u2|bcd1_ist|rhex[2][0]~q\ & ((!\u2|bcd1_ist|rhex[2][1]~q\) # (!\u2|bcd1_ist|rhex[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|rhex[2][3]~q\,
	datac => \u2|bcd1_ist|rhex[2][0]~q\,
	datad => \u2|bcd1_ist|rhex[2][1]~q\,
	combout => \u2|bcd1_ist|WideOr15~0_combout\);

-- Location: LCCOMB_X25_Y11_N28
\u2|bcd1_ist|rhexd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|rhexd~0_combout\ = (!\u2|bcd1_ist|rhex[3][2]~q\ & (\u2|bcd1_ist|rhex[3][3]~q\ & (\u2|bcd1_ist|rhex[3][0]~q\ $ (\u2|bcd1_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[3][0]~q\,
	datab => \u2|bcd1_ist|rhex[3][2]~q\,
	datac => \u2|bcd1_ist|rhex[3][3]~q\,
	datad => \u2|bcd1_ist|rhex[3][1]~q\,
	combout => \u2|bcd1_ist|rhexd~0_combout\);

-- Location: LCCOMB_X25_Y11_N10
\u2|bcd1_ist|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr6~0_combout\ = (\u2|bcd1_ist|rhex[3][2]~q\ & (\u2|bcd1_ist|rhex[3][0]~q\ $ (\u2|bcd1_ist|rhex[3][3]~q\ $ (!\u2|bcd1_ist|rhex[3][1]~q\)))) # (!\u2|bcd1_ist|rhex[3][2]~q\ & ((\u2|bcd1_ist|rhex[3][0]~q\ & (!\u2|bcd1_ist|rhex[3][3]~q\ & 
-- \u2|bcd1_ist|rhex[3][1]~q\)) # (!\u2|bcd1_ist|rhex[3][0]~q\ & (\u2|bcd1_ist|rhex[3][3]~q\ & !\u2|bcd1_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[3][0]~q\,
	datab => \u2|bcd1_ist|rhex[3][2]~q\,
	datac => \u2|bcd1_ist|rhex[3][3]~q\,
	datad => \u2|bcd1_ist|rhex[3][1]~q\,
	combout => \u2|bcd1_ist|WideOr6~0_combout\);

-- Location: LCCOMB_X26_Y10_N16
\u2|bcd1_ist|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr3~0_combout\ = (\u2|bcd1_ist|rhex[3][1]~q\ & ((\u2|bcd1_ist|rhex[3][2]~q\ & (!\u2|bcd1_ist|rhex[3][0]~q\ & \u2|bcd1_ist|rhex[3][3]~q\)) # (!\u2|bcd1_ist|rhex[3][2]~q\ & (\u2|bcd1_ist|rhex[3][0]~q\ & !\u2|bcd1_ist|rhex[3][3]~q\)))) # 
-- (!\u2|bcd1_ist|rhex[3][1]~q\ & (\u2|bcd1_ist|rhex[3][3]~q\ $ (((\u2|bcd1_ist|rhex[3][2]~q\ & !\u2|bcd1_ist|rhex[3][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[3][2]~q\,
	datab => \u2|bcd1_ist|rhex[3][1]~q\,
	datac => \u2|bcd1_ist|rhex[3][0]~q\,
	datad => \u2|bcd1_ist|rhex[3][3]~q\,
	combout => \u2|bcd1_ist|WideOr3~0_combout\);

-- Location: LCCOMB_X26_Y10_N10
\u2|bcd1_ist|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr4~0_combout\ = (\u2|bcd1_ist|rhex[3][3]~q\ & ((\u2|bcd1_ist|rhex[3][2]~q\) # ((\u2|bcd1_ist|rhex[3][1]~q\ & \u2|bcd1_ist|rhex[3][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[3][2]~q\,
	datab => \u2|bcd1_ist|rhex[3][1]~q\,
	datac => \u2|bcd1_ist|rhex[3][0]~q\,
	datad => \u2|bcd1_ist|rhex[3][3]~q\,
	combout => \u2|bcd1_ist|WideOr4~0_combout\);

-- Location: LCCOMB_X31_Y12_N20
\u2|bcd2_ist|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr0~0_combout\ = (\u2|bcd2_ist|rhex[3][3]~q\ & ((\u2|bcd2_ist|rhex[3][1]~q\) # (\u2|bcd2_ist|rhex[3][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[3][3]~q\,
	datac => \u2|bcd2_ist|rhex[3][1]~q\,
	datad => \u2|bcd2_ist|rhex[3][2]~q\,
	combout => \u2|bcd2_ist|WideOr0~0_combout\);

-- Location: LCCOMB_X31_Y12_N14
\u2|bcd2_ist|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr1~0_combout\ = (\u2|bcd2_ist|rhex[3][3]~q\ & ((\u2|bcd2_ist|rhex[3][1]~q\ & (\u2|bcd2_ist|rhex[3][0]~q\ & \u2|bcd2_ist|rhex[3][2]~q\)) # (!\u2|bcd2_ist|rhex[3][1]~q\ & ((!\u2|bcd2_ist|rhex[3][2]~q\))))) # (!\u2|bcd2_ist|rhex[3][3]~q\ & 
-- (\u2|bcd2_ist|rhex[3][2]~q\ & ((\u2|bcd2_ist|rhex[3][1]~q\) # (\u2|bcd2_ist|rhex[3][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[3][3]~q\,
	datab => \u2|bcd2_ist|rhex[3][1]~q\,
	datac => \u2|bcd2_ist|rhex[3][0]~q\,
	datad => \u2|bcd2_ist|rhex[3][2]~q\,
	combout => \u2|bcd2_ist|WideOr1~0_combout\);

-- Location: LCCOMB_X17_Y12_N16
\u2|bcd8_ist|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr0~0_combout\ = (\u2|bcd8_ist|rhex[3][3]~q\ & ((\u2|bcd8_ist|rhex[3][1]~q\) # (\u2|bcd8_ist|rhex[3][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|rhex[3][1]~q\,
	datac => \u2|bcd8_ist|rhex[3][3]~q\,
	datad => \u2|bcd8_ist|rhex[3][2]~q\,
	combout => \u2|bcd8_ist|WideOr0~0_combout\);

-- Location: LCCOMB_X17_Y12_N6
\u2|bcd8_ist|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr1~0_combout\ = (\u2|bcd8_ist|rhex[3][1]~q\ & (\u2|bcd8_ist|rhex[3][2]~q\ & ((\u2|bcd8_ist|rhex[3][0]~q\) # (!\u2|bcd8_ist|rhex[3][3]~q\)))) # (!\u2|bcd8_ist|rhex[3][1]~q\ & ((\u2|bcd8_ist|rhex[3][3]~q\ & ((!\u2|bcd8_ist|rhex[3][2]~q\))) 
-- # (!\u2|bcd8_ist|rhex[3][3]~q\ & (\u2|bcd8_ist|rhex[3][0]~q\ & \u2|bcd8_ist|rhex[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[3][0]~q\,
	datab => \u2|bcd8_ist|rhex[3][1]~q\,
	datac => \u2|bcd8_ist|rhex[3][3]~q\,
	datad => \u2|bcd8_ist|rhex[3][2]~q\,
	combout => \u2|bcd8_ist|WideOr1~0_combout\);

-- Location: FF_X16_Y12_N7
\u2|ch5_vol[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_vol~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_vol\(7));

-- Location: FF_X21_Y19_N11
\u2|ch5_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_reg~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_reg\(2));

-- Location: FF_X22_Y19_N31
\u2|ch5_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_reg~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_reg\(5));

-- Location: LCCOMB_X21_Y19_N8
\u2|Mult4|mult_core|romout[0][17]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[0][17]~1_combout\ = \u2|ch5_reg\(3) $ (((\u2|ch5_reg\(2) & ((!\u2|ch5_reg\(1)))) # (!\u2|ch5_reg\(2) & (\u2|ch5_reg\(0) & \u2|ch5_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(2),
	datab => \u2|ch5_reg\(0),
	datac => \u2|ch5_reg\(3),
	datad => \u2|ch5_reg\(1),
	combout => \u2|Mult4|mult_core|romout[0][17]~1_combout\);

-- Location: LCCOMB_X21_Y19_N18
\u2|Mult4|mult_core|romout[0][16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[0][16]~2_combout\ = \u2|ch5_reg\(2) $ (((!\u2|ch5_reg\(0) & \u2|ch5_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(2),
	datab => \u2|ch5_reg\(0),
	datad => \u2|ch5_reg\(1),
	combout => \u2|Mult4|mult_core|romout[0][16]~2_combout\);

-- Location: LCCOMB_X21_Y19_N12
\u2|Mult4|mult_core|romout[0][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[0][15]~3_combout\ = \u2|ch5_reg\(0) $ (\u2|ch5_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch5_reg\(0),
	datad => \u2|ch5_reg\(1),
	combout => \u2|Mult4|mult_core|romout[0][15]~3_combout\);

-- Location: LCCOMB_X21_Y19_N14
\u2|Mult4|mult_core|romout[0][13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[0][13]~6_combout\ = (\u2|ch5_reg\(3) & ((\u2|ch5_reg\(2)) # (\u2|ch5_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(2),
	datac => \u2|ch5_reg\(3),
	datad => \u2|ch5_reg\(1),
	combout => \u2|Mult4|mult_core|romout[0][13]~6_combout\);

-- Location: LCCOMB_X21_Y19_N16
\u2|Mult4|mult_core|romout[0][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[0][12]~combout\ = (\u2|ch5_reg\(2) & ((\u2|ch5_reg\(0) & ((\u2|ch5_reg\(1)) # (!\u2|ch5_reg\(3)))) # (!\u2|ch5_reg\(0) & (!\u2|ch5_reg\(3) & \u2|ch5_reg\(1))))) # (!\u2|ch5_reg\(2) & (((\u2|ch5_reg\(3) & !\u2|ch5_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(2),
	datab => \u2|ch5_reg\(0),
	datac => \u2|ch5_reg\(3),
	datad => \u2|ch5_reg\(1),
	combout => \u2|Mult4|mult_core|romout[0][12]~combout\);

-- Location: LCCOMB_X25_Y19_N20
\u2|Mult4|mult_core|romout[1][7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[1][7]~7_combout\ = \u2|ch5_reg\(5) $ (\u2|ch5_reg\(7) $ (((\u2|ch5_reg\(4) & \u2|ch5_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(5),
	datab => \u2|ch5_reg\(7),
	datac => \u2|ch5_reg\(4),
	datad => \u2|ch5_reg\(6),
	combout => \u2|Mult4|mult_core|romout[1][7]~7_combout\);

-- Location: LCCOMB_X21_Y19_N28
\u2|Mult4|mult_core|romout[0][10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[0][10]~9_combout\ = (\u2|ch5_reg\(2) & (\u2|ch5_reg\(0) $ (((\u2|ch5_reg\(3)) # (!\u2|ch5_reg\(1)))))) # (!\u2|ch5_reg\(2) & ((\u2|ch5_reg\(0) & (\u2|ch5_reg\(3))) # (!\u2|ch5_reg\(0) & (!\u2|ch5_reg\(3) & \u2|ch5_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(2),
	datab => \u2|ch5_reg\(0),
	datac => \u2|ch5_reg\(3),
	datad => \u2|ch5_reg\(1),
	combout => \u2|Mult4|mult_core|romout[0][10]~9_combout\);

-- Location: FF_X22_Y17_N11
\u2|ch5_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_reg~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_reg\(9));

-- Location: LCCOMB_X22_Y17_N26
\u2|Mult4|mult_core|romout[2][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[2][10]~combout\ = (\u2|ch5_reg\(9) & (\u2|ch5_reg\(11) $ (\u2|ch5_reg\(10) $ (!\u2|ch5_reg\(8))))) # (!\u2|ch5_reg\(9) & ((\u2|ch5_reg\(10) & ((!\u2|ch5_reg\(8)))) # (!\u2|ch5_reg\(10) & (\u2|ch5_reg\(11) & \u2|ch5_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(9),
	datab => \u2|ch5_reg\(11),
	datac => \u2|ch5_reg\(10),
	datad => \u2|ch5_reg\(8),
	combout => \u2|Mult4|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X22_Y17_N8
\u2|Mult4|mult_core|romout[2][9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[2][9]~13_combout\ = (\u2|ch5_reg\(9) & ((\u2|ch5_reg\(11) & (\u2|ch5_reg\(10) & !\u2|ch5_reg\(8))) # (!\u2|ch5_reg\(11) & ((\u2|ch5_reg\(10)) # (!\u2|ch5_reg\(8)))))) # (!\u2|ch5_reg\(9) & (\u2|ch5_reg\(11) $ 
-- (((!\u2|ch5_reg\(10) & \u2|ch5_reg\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(9),
	datab => \u2|ch5_reg\(11),
	datac => \u2|ch5_reg\(10),
	datad => \u2|ch5_reg\(8),
	combout => \u2|Mult4|mult_core|romout[2][9]~13_combout\);

-- Location: LCCOMB_X22_Y17_N14
\u2|Mult4|mult_core|romout[2][8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[2][8]~14_combout\ = (\u2|ch5_reg\(10) & ((\u2|ch5_reg\(9) & ((\u2|ch5_reg\(8)) # (!\u2|ch5_reg\(11)))) # (!\u2|ch5_reg\(9) & ((\u2|ch5_reg\(11)) # (!\u2|ch5_reg\(8)))))) # (!\u2|ch5_reg\(10) & (\u2|ch5_reg\(8) $ 
-- (((\u2|ch5_reg\(9) & \u2|ch5_reg\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(9),
	datab => \u2|ch5_reg\(11),
	datac => \u2|ch5_reg\(10),
	datad => \u2|ch5_reg\(8),
	combout => \u2|Mult4|mult_core|romout[2][8]~14_combout\);

-- Location: LCCOMB_X23_Y19_N10
\u2|Mult4|mult_core|romout[2][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[2][7]~combout\ = \u2|ch5_reg\(9) $ (\u2|ch5_reg\(11) $ (((\u2|ch5_reg\(8) & \u2|ch5_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(9),
	datab => \u2|ch5_reg\(8),
	datac => \u2|ch5_reg\(10),
	datad => \u2|ch5_reg\(11),
	combout => \u2|Mult4|mult_core|romout[2][7]~combout\);

-- Location: LCCOMB_X23_Y19_N12
\u2|Mult4|mult_core|romout[2][6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[2][6]~15_combout\ = \u2|ch5_reg\(10) $ (\u2|ch5_reg\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch5_reg\(10),
	datad => \u2|ch5_reg\(8),
	combout => \u2|Mult4|mult_core|romout[2][6]~15_combout\);

-- Location: FF_X11_Y2_N25
\u2|ch7_vol[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_vol~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_vol\(9));

-- Location: FF_X12_Y2_N11
\u2|ch7_vol[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_vol~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_vol\(7));

-- Location: FF_X14_Y4_N25
\u2|ch7_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_reg~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_reg\(3));

-- Location: LCCOMB_X13_Y3_N6
\u2|Mult6|mult_core|romout[0][17]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[0][17]~1_combout\ = \u2|ch7_reg\(3) $ (((\u2|ch7_reg\(1) & (!\u2|ch7_reg\(2) & \u2|ch7_reg\(0))) # (!\u2|ch7_reg\(1) & (\u2|ch7_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(3),
	datab => \u2|ch7_reg\(1),
	datac => \u2|ch7_reg\(2),
	datad => \u2|ch7_reg\(0),
	combout => \u2|Mult6|mult_core|romout[0][17]~1_combout\);

-- Location: LCCOMB_X9_Y3_N10
\u2|Mult6|mult_core|romout[1][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[1][12]~combout\ = (\u2|ch7_reg\(5) & (\u2|ch7_reg\(6) & ((\u2|ch7_reg\(4)) # (!\u2|ch7_reg\(7))))) # (!\u2|ch7_reg\(5) & ((\u2|ch7_reg\(7) & ((!\u2|ch7_reg\(6)))) # (!\u2|ch7_reg\(7) & (\u2|ch7_reg\(4) & \u2|ch7_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(4),
	datab => \u2|ch7_reg\(5),
	datac => \u2|ch7_reg\(7),
	datad => \u2|ch7_reg\(6),
	combout => \u2|Mult6|mult_core|romout[1][12]~combout\);

-- Location: LCCOMB_X11_Y3_N6
\u2|Mult6|mult_core|romout[0][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[0][15]~3_combout\ = \u2|ch7_reg\(1) $ (\u2|ch7_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch7_reg\(1),
	datad => \u2|ch7_reg\(0),
	combout => \u2|Mult6|mult_core|romout[0][15]~3_combout\);

-- Location: LCCOMB_X9_Y3_N26
\u2|Mult6|mult_core|romout[1][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[1][10]~4_combout\ = (\u2|ch7_reg\(4) & ((\u2|ch7_reg\(7) & ((!\u2|ch7_reg\(6)))) # (!\u2|ch7_reg\(7) & (\u2|ch7_reg\(5) & \u2|ch7_reg\(6))))) # (!\u2|ch7_reg\(4) & (\u2|ch7_reg\(6) $ (((\u2|ch7_reg\(5) & !\u2|ch7_reg\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(4),
	datab => \u2|ch7_reg\(5),
	datac => \u2|ch7_reg\(7),
	datad => \u2|ch7_reg\(6),
	combout => \u2|Mult6|mult_core|romout[1][10]~4_combout\);

-- Location: LCCOMB_X13_Y3_N22
\u2|Mult6|mult_core|romout[0][13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[0][13]~6_combout\ = (\u2|ch7_reg\(3) & ((\u2|ch7_reg\(2)) # (\u2|ch7_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(3),
	datac => \u2|ch7_reg\(2),
	datad => \u2|ch7_reg\(1),
	combout => \u2|Mult6|mult_core|romout[0][13]~6_combout\);

-- Location: LCCOMB_X13_Y3_N8
\u2|Mult6|mult_core|romout[0][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[0][12]~combout\ = (\u2|ch7_reg\(3) & ((\u2|ch7_reg\(1) & (\u2|ch7_reg\(2) & \u2|ch7_reg\(0))) # (!\u2|ch7_reg\(1) & (!\u2|ch7_reg\(2))))) # (!\u2|ch7_reg\(3) & (\u2|ch7_reg\(2) & ((\u2|ch7_reg\(1)) # (\u2|ch7_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(3),
	datab => \u2|ch7_reg\(1),
	datac => \u2|ch7_reg\(2),
	datad => \u2|ch7_reg\(0),
	combout => \u2|Mult6|mult_core|romout[0][12]~combout\);

-- Location: LCCOMB_X9_Y3_N16
\u2|Mult6|mult_core|romout[1][7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[1][7]~7_combout\ = \u2|ch7_reg\(5) $ (\u2|ch7_reg\(7) $ (((\u2|ch7_reg\(4) & \u2|ch7_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(4),
	datab => \u2|ch7_reg\(5),
	datac => \u2|ch7_reg\(7),
	datad => \u2|ch7_reg\(6),
	combout => \u2|Mult6|mult_core|romout[1][7]~7_combout\);

-- Location: LCCOMB_X13_Y3_N20
\u2|Mult6|mult_core|romout[0][10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[0][10]~9_combout\ = (\u2|ch7_reg\(3) & ((\u2|ch7_reg\(2) $ (\u2|ch7_reg\(0))))) # (!\u2|ch7_reg\(3) & ((\u2|ch7_reg\(1) & (\u2|ch7_reg\(2) $ (!\u2|ch7_reg\(0)))) # (!\u2|ch7_reg\(1) & (\u2|ch7_reg\(2) & !\u2|ch7_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(3),
	datab => \u2|ch7_reg\(1),
	datac => \u2|ch7_reg\(2),
	datad => \u2|ch7_reg\(0),
	combout => \u2|Mult6|mult_core|romout[0][10]~9_combout\);

-- Location: LCCOMB_X13_Y3_N14
\u2|Mult6|mult_core|romout[0][9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[0][9]~10_combout\ = (\u2|ch7_reg\(3) & ((\u2|ch7_reg\(1) & (\u2|ch7_reg\(2) & !\u2|ch7_reg\(0))) # (!\u2|ch7_reg\(1) & ((\u2|ch7_reg\(2)) # (!\u2|ch7_reg\(0)))))) # (!\u2|ch7_reg\(3) & (\u2|ch7_reg\(1) $ (((!\u2|ch7_reg\(2) & 
-- \u2|ch7_reg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(3),
	datab => \u2|ch7_reg\(1),
	datac => \u2|ch7_reg\(2),
	datad => \u2|ch7_reg\(0),
	combout => \u2|Mult6|mult_core|romout[0][9]~10_combout\);

-- Location: LCCOMB_X12_Y4_N30
\u2|Mult6|mult_core|romout[3][6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[3][6]~12_combout\ = \u2|ch7_reg\(12) $ (\u2|ch7_reg\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch7_reg\(12),
	datad => \u2|ch7_reg\(14),
	combout => \u2|Mult6|mult_core|romout[3][6]~12_combout\);

-- Location: LCCOMB_X10_Y4_N12
\u2|Mult6|mult_core|romout[2][9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[2][9]~13_combout\ = (\u2|ch7_reg\(9) & ((\u2|ch7_reg\(11) & (\u2|ch7_reg\(10) & !\u2|ch7_reg\(8))) # (!\u2|ch7_reg\(11) & ((\u2|ch7_reg\(10)) # (!\u2|ch7_reg\(8)))))) # (!\u2|ch7_reg\(9) & (\u2|ch7_reg\(11) $ 
-- (((!\u2|ch7_reg\(10) & \u2|ch7_reg\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(9),
	datab => \u2|ch7_reg\(11),
	datac => \u2|ch7_reg\(10),
	datad => \u2|ch7_reg\(8),
	combout => \u2|Mult6|mult_core|romout[2][9]~13_combout\);

-- Location: LCCOMB_X10_Y4_N6
\u2|Mult6|mult_core|romout[2][8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[2][8]~14_combout\ = (\u2|ch7_reg\(10) & ((\u2|ch7_reg\(9) & ((\u2|ch7_reg\(8)) # (!\u2|ch7_reg\(11)))) # (!\u2|ch7_reg\(9) & ((\u2|ch7_reg\(11)) # (!\u2|ch7_reg\(8)))))) # (!\u2|ch7_reg\(10) & (\u2|ch7_reg\(8) $ 
-- (((\u2|ch7_reg\(9) & \u2|ch7_reg\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(9),
	datab => \u2|ch7_reg\(11),
	datac => \u2|ch7_reg\(10),
	datad => \u2|ch7_reg\(8),
	combout => \u2|Mult6|mult_core|romout[2][8]~14_combout\);

-- Location: FF_X28_Y15_N27
\u2|ch6_vol[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_vol~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_vol\(11));

-- Location: FF_X28_Y16_N5
\u2|ch6_vol[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_vol~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_vol\(5));

-- Location: FF_X25_Y15_N7
\u2|ch6_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_reg~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_reg\(3));

-- Location: LCCOMB_X23_Y16_N0
\u2|Mult5|mult_core|romout[1][13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[1][13]~0_combout\ = (\u2|ch6_reg\(7) & ((\u2|ch6_reg\(5)) # (\u2|ch6_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(5),
	datac => \u2|ch6_reg\(7),
	datad => \u2|ch6_reg\(6),
	combout => \u2|Mult5|mult_core|romout[1][13]~0_combout\);

-- Location: LCCOMB_X25_Y16_N20
\u2|Mult5|mult_core|romout[0][16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[0][16]~2_combout\ = \u2|ch6_reg\(2) $ (((\u2|ch6_reg\(1) & !\u2|ch6_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch6_reg\(1),
	datac => \u2|ch6_reg\(0),
	datad => \u2|ch6_reg\(2),
	combout => \u2|Mult5|mult_core|romout[0][16]~2_combout\);

-- Location: LCCOMB_X25_Y16_N6
\u2|Mult5|mult_core|romout[0][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[0][15]~3_combout\ = \u2|ch6_reg\(0) $ (\u2|ch6_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch6_reg\(0),
	datad => \u2|ch6_reg\(1),
	combout => \u2|Mult5|mult_core|romout[0][15]~3_combout\);

-- Location: LCCOMB_X23_Y16_N2
\u2|Mult5|mult_core|romout[1][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[1][10]~4_combout\ = (\u2|ch6_reg\(5) & (\u2|ch6_reg\(4) $ (\u2|ch6_reg\(7) $ (!\u2|ch6_reg\(6))))) # (!\u2|ch6_reg\(5) & ((\u2|ch6_reg\(4) & (\u2|ch6_reg\(7) & !\u2|ch6_reg\(6))) # (!\u2|ch6_reg\(4) & ((\u2|ch6_reg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(5),
	datab => \u2|ch6_reg\(4),
	datac => \u2|ch6_reg\(7),
	datad => \u2|ch6_reg\(6),
	combout => \u2|Mult5|mult_core|romout[1][10]~4_combout\);

-- Location: LCCOMB_X23_Y16_N16
\u2|Mult5|mult_core|romout[1][9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[1][9]~5_combout\ = (\u2|ch6_reg\(5) & ((\u2|ch6_reg\(4) & (!\u2|ch6_reg\(7) & \u2|ch6_reg\(6))) # (!\u2|ch6_reg\(4) & ((\u2|ch6_reg\(6)) # (!\u2|ch6_reg\(7)))))) # (!\u2|ch6_reg\(5) & (\u2|ch6_reg\(7) $ (((\u2|ch6_reg\(4) & 
-- !\u2|ch6_reg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(5),
	datab => \u2|ch6_reg\(4),
	datac => \u2|ch6_reg\(7),
	datad => \u2|ch6_reg\(6),
	combout => \u2|Mult5|mult_core|romout[1][9]~5_combout\);

-- Location: LCCOMB_X23_Y16_N14
\u2|Mult5|mult_core|romout[1][8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[1][8]~combout\ = (\u2|ch6_reg\(4) & ((\u2|ch6_reg\(5) & ((\u2|ch6_reg\(6)) # (!\u2|ch6_reg\(7)))) # (!\u2|ch6_reg\(5) & ((\u2|ch6_reg\(7)) # (!\u2|ch6_reg\(6)))))) # (!\u2|ch6_reg\(4) & (\u2|ch6_reg\(6) $ (((\u2|ch6_reg\(5) & 
-- \u2|ch6_reg\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(5),
	datab => \u2|ch6_reg\(4),
	datac => \u2|ch6_reg\(7),
	datad => \u2|ch6_reg\(6),
	combout => \u2|Mult5|mult_core|romout[1][8]~combout\);

-- Location: LCCOMB_X23_Y16_N12
\u2|Mult5|mult_core|romout[1][7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[1][7]~7_combout\ = \u2|ch6_reg\(5) $ (\u2|ch6_reg\(7) $ (((\u2|ch6_reg\(4) & \u2|ch6_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(5),
	datab => \u2|ch6_reg\(4),
	datac => \u2|ch6_reg\(7),
	datad => \u2|ch6_reg\(6),
	combout => \u2|Mult5|mult_core|romout[1][7]~7_combout\);

-- Location: LCCOMB_X25_Y16_N30
\u2|Mult5|mult_core|romout[0][10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[0][10]~9_combout\ = (\u2|ch6_reg\(3) & ((\u2|ch6_reg\(0) $ (\u2|ch6_reg\(2))))) # (!\u2|ch6_reg\(3) & ((\u2|ch6_reg\(1) & (\u2|ch6_reg\(0) $ (!\u2|ch6_reg\(2)))) # (!\u2|ch6_reg\(1) & (!\u2|ch6_reg\(0) & \u2|ch6_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(3),
	datab => \u2|ch6_reg\(1),
	datac => \u2|ch6_reg\(0),
	datad => \u2|ch6_reg\(2),
	combout => \u2|Mult5|mult_core|romout[0][10]~9_combout\);

-- Location: LCCOMB_X25_Y15_N16
\u2|Mult5|mult_core|romout[2][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[2][10]~combout\ = (\u2|ch6_reg\(9) & (\u2|ch6_reg\(11) $ (\u2|ch6_reg\(10) $ (!\u2|ch6_reg\(8))))) # (!\u2|ch6_reg\(9) & ((\u2|ch6_reg\(10) & ((!\u2|ch6_reg\(8)))) # (!\u2|ch6_reg\(10) & (\u2|ch6_reg\(11) & \u2|ch6_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(9),
	datab => \u2|ch6_reg\(11),
	datac => \u2|ch6_reg\(10),
	datad => \u2|ch6_reg\(8),
	combout => \u2|Mult5|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X25_Y15_N28
\u2|Mult5|mult_core|romout[2][9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[2][9]~13_combout\ = (\u2|ch6_reg\(9) & ((\u2|ch6_reg\(11) & (\u2|ch6_reg\(10) & !\u2|ch6_reg\(8))) # (!\u2|ch6_reg\(11) & ((\u2|ch6_reg\(10)) # (!\u2|ch6_reg\(8)))))) # (!\u2|ch6_reg\(9) & (\u2|ch6_reg\(11) $ 
-- (((!\u2|ch6_reg\(10) & \u2|ch6_reg\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(9),
	datab => \u2|ch6_reg\(11),
	datac => \u2|ch6_reg\(10),
	datad => \u2|ch6_reg\(8),
	combout => \u2|Mult5|mult_core|romout[2][9]~13_combout\);

-- Location: LCCOMB_X26_Y16_N16
\u2|Mult5|mult_core|romout[2][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[2][7]~combout\ = \u2|ch6_reg\(11) $ (\u2|ch6_reg\(9) $ (((\u2|ch6_reg\(10) & \u2|ch6_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(10),
	datab => \u2|ch6_reg\(11),
	datac => \u2|ch6_reg\(9),
	datad => \u2|ch6_reg\(8),
	combout => \u2|Mult5|mult_core|romout[2][7]~combout\);

-- Location: FF_X17_Y8_N3
\u2|ch8_vol[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_vol~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_vol\(12));

-- Location: FF_X14_Y13_N21
\u2|ch8_vol[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_vol~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_vol\(9));

-- Location: FF_X14_Y14_N1
\u2|ch8_vol[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_vol~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_vol\(5));

-- Location: FF_X12_Y16_N3
\u2|ch8_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_reg~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_reg\(2));

-- Location: LCCOMB_X11_Y17_N16
\u2|Mult7|mult_core|romout[1][13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[1][13]~0_combout\ = (\u2|ch8_reg\(7) & ((\u2|ch8_reg\(6)) # (\u2|ch8_reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(6),
	datab => \u2|ch8_reg\(5),
	datad => \u2|ch8_reg\(7),
	combout => \u2|Mult7|mult_core|romout[1][13]~0_combout\);

-- Location: LCCOMB_X13_Y17_N2
\u2|Mult7|mult_core|romout[0][16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[0][16]~2_combout\ = \u2|ch8_reg\(2) $ (((\u2|ch8_reg\(1) & !\u2|ch8_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch8_reg\(1),
	datac => \u2|ch8_reg\(0),
	datad => \u2|ch8_reg\(2),
	combout => \u2|Mult7|mult_core|romout[0][16]~2_combout\);

-- Location: LCCOMB_X11_Y17_N8
\u2|Mult7|mult_core|romout[1][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[1][11]~combout\ = (\u2|ch8_reg\(5) & ((\u2|ch8_reg\(6) & (!\u2|ch8_reg\(4) & \u2|ch8_reg\(7))) # (!\u2|ch8_reg\(6) & (\u2|ch8_reg\(4) & !\u2|ch8_reg\(7))))) # (!\u2|ch8_reg\(5) & (\u2|ch8_reg\(7) $ (((\u2|ch8_reg\(6) & 
-- !\u2|ch8_reg\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(6),
	datab => \u2|ch8_reg\(5),
	datac => \u2|ch8_reg\(4),
	datad => \u2|ch8_reg\(7),
	combout => \u2|Mult7|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X11_Y17_N2
\u2|Mult7|mult_core|romout[1][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[1][10]~4_combout\ = (\u2|ch8_reg\(6) & (\u2|ch8_reg\(4) $ (((\u2|ch8_reg\(7)) # (!\u2|ch8_reg\(5)))))) # (!\u2|ch8_reg\(6) & ((\u2|ch8_reg\(4) & ((\u2|ch8_reg\(7)))) # (!\u2|ch8_reg\(4) & (\u2|ch8_reg\(5) & !\u2|ch8_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(6),
	datab => \u2|ch8_reg\(5),
	datac => \u2|ch8_reg\(4),
	datad => \u2|ch8_reg\(7),
	combout => \u2|Mult7|mult_core|romout[1][10]~4_combout\);

-- Location: LCCOMB_X13_Y17_N6
\u2|Mult7|mult_core|romout[0][13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[0][13]~6_combout\ = (\u2|ch8_reg\(3) & ((\u2|ch8_reg\(2)) # (\u2|ch8_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(2),
	datab => \u2|ch8_reg\(1),
	datad => \u2|ch8_reg\(3),
	combout => \u2|Mult7|mult_core|romout[0][13]~6_combout\);

-- Location: LCCOMB_X11_Y17_N26
\u2|Mult7|mult_core|romout[1][8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[1][8]~combout\ = (\u2|ch8_reg\(6) & ((\u2|ch8_reg\(5) & ((\u2|ch8_reg\(4)) # (!\u2|ch8_reg\(7)))) # (!\u2|ch8_reg\(5) & ((\u2|ch8_reg\(7)) # (!\u2|ch8_reg\(4)))))) # (!\u2|ch8_reg\(6) & (\u2|ch8_reg\(4) $ (((\u2|ch8_reg\(5) & 
-- \u2|ch8_reg\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(6),
	datab => \u2|ch8_reg\(5),
	datac => \u2|ch8_reg\(4),
	datad => \u2|ch8_reg\(7),
	combout => \u2|Mult7|mult_core|romout[1][8]~combout\);

-- Location: LCCOMB_X11_Y17_N12
\u2|Mult7|mult_core|romout[1][7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[1][7]~7_combout\ = \u2|ch8_reg\(5) $ (\u2|ch8_reg\(7) $ (((\u2|ch8_reg\(6) & \u2|ch8_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(6),
	datab => \u2|ch8_reg\(5),
	datac => \u2|ch8_reg\(4),
	datad => \u2|ch8_reg\(7),
	combout => \u2|Mult7|mult_core|romout[1][7]~7_combout\);

-- Location: LCCOMB_X13_Y17_N4
\u2|Mult7|mult_core|romout[0][10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[0][10]~9_combout\ = (\u2|ch8_reg\(2) & (\u2|ch8_reg\(0) $ (((\u2|ch8_reg\(3)) # (!\u2|ch8_reg\(1)))))) # (!\u2|ch8_reg\(2) & ((\u2|ch8_reg\(3) & (\u2|ch8_reg\(0))) # (!\u2|ch8_reg\(3) & (!\u2|ch8_reg\(0) & \u2|ch8_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(2),
	datab => \u2|ch8_reg\(3),
	datac => \u2|ch8_reg\(0),
	datad => \u2|ch8_reg\(1),
	combout => \u2|Mult7|mult_core|romout[0][10]~9_combout\);

-- Location: FF_X12_Y16_N21
\u2|ch8_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_reg~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_reg\(11));

-- Location: FF_X12_Y16_N29
\u2|ch8_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_reg~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_reg\(8));

-- Location: LCCOMB_X12_Y16_N30
\u2|Mult7|mult_core|romout[2][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[2][10]~combout\ = (\u2|ch8_reg\(9) & (\u2|ch8_reg\(11) $ (\u2|ch8_reg\(10) $ (!\u2|ch8_reg\(8))))) # (!\u2|ch8_reg\(9) & ((\u2|ch8_reg\(10) & ((!\u2|ch8_reg\(8)))) # (!\u2|ch8_reg\(10) & (\u2|ch8_reg\(11) & \u2|ch8_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(9),
	datab => \u2|ch8_reg\(11),
	datac => \u2|ch8_reg\(10),
	datad => \u2|ch8_reg\(8),
	combout => \u2|Mult7|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X12_Y14_N16
\u2|Mult7|mult_core|romout[2][9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[2][9]~13_combout\ = (\u2|ch8_reg\(11) & ((\u2|ch8_reg\(8) & (\u2|ch8_reg\(10) & !\u2|ch8_reg\(9))) # (!\u2|ch8_reg\(8) & ((\u2|ch8_reg\(10)) # (!\u2|ch8_reg\(9)))))) # (!\u2|ch8_reg\(11) & (\u2|ch8_reg\(9) $ (((\u2|ch8_reg\(8) & 
-- !\u2|ch8_reg\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(8),
	datab => \u2|ch8_reg\(11),
	datac => \u2|ch8_reg\(10),
	datad => \u2|ch8_reg\(9),
	combout => \u2|Mult7|mult_core|romout[2][9]~13_combout\);

-- Location: LCCOMB_X12_Y16_N4
\u2|Mult7|mult_core|romout[2][8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[2][8]~14_combout\ = (\u2|ch8_reg\(10) & ((\u2|ch8_reg\(9) & ((\u2|ch8_reg\(8)) # (!\u2|ch8_reg\(11)))) # (!\u2|ch8_reg\(9) & ((\u2|ch8_reg\(11)) # (!\u2|ch8_reg\(8)))))) # (!\u2|ch8_reg\(10) & (\u2|ch8_reg\(8) $ 
-- (((\u2|ch8_reg\(9) & \u2|ch8_reg\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(9),
	datab => \u2|ch8_reg\(11),
	datac => \u2|ch8_reg\(10),
	datad => \u2|ch8_reg\(8),
	combout => \u2|Mult7|mult_core|romout[2][8]~14_combout\);

-- Location: LCCOMB_X12_Y16_N6
\u2|Mult7|mult_core|romout[2][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[2][7]~combout\ = \u2|ch8_reg\(9) $ (\u2|ch8_reg\(11) $ (((\u2|ch8_reg\(10) & \u2|ch8_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(9),
	datab => \u2|ch8_reg\(11),
	datac => \u2|ch8_reg\(10),
	datad => \u2|ch8_reg\(8),
	combout => \u2|Mult7|mult_core|romout[2][7]~combout\);

-- Location: LCCOMB_X12_Y14_N18
\u2|Mult7|mult_core|romout[2][6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[2][6]~15_combout\ = \u2|ch8_reg\(8) $ (\u2|ch8_reg\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(8),
	datac => \u2|ch8_reg\(10),
	combout => \u2|Mult7|mult_core|romout[2][6]~15_combout\);

-- Location: FF_X22_Y3_N27
\u2|ch4_vol[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_vol~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_vol\(15));

-- Location: FF_X22_Y4_N1
\u2|ch4_vol[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_vol~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_vol\(4));

-- Location: FF_X19_Y5_N11
\u2|ch4_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_reg~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_reg\(0));

-- Location: LCCOMB_X19_Y5_N26
\u2|Mult3|mult_core|romout[0][17]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[0][17]~1_combout\ = \u2|ch4_reg\(3) $ (((\u2|ch4_reg\(2) & ((!\u2|ch4_reg\(1)))) # (!\u2|ch4_reg\(2) & (\u2|ch4_reg\(0) & \u2|ch4_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(0),
	datab => \u2|ch4_reg\(2),
	datac => \u2|ch4_reg\(3),
	datad => \u2|ch4_reg\(1),
	combout => \u2|Mult3|mult_core|romout[0][17]~1_combout\);

-- Location: LCCOMB_X19_Y5_N24
\u2|Mult3|mult_core|romout[0][16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[0][16]~2_combout\ = \u2|ch4_reg\(2) $ (((!\u2|ch4_reg\(0) & \u2|ch4_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(0),
	datab => \u2|ch4_reg\(2),
	datad => \u2|ch4_reg\(1),
	combout => \u2|Mult3|mult_core|romout[0][16]~2_combout\);

-- Location: LCCOMB_X19_Y5_N18
\u2|Mult3|mult_core|romout[0][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[0][15]~3_combout\ = \u2|ch4_reg\(0) $ (\u2|ch4_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(0),
	datad => \u2|ch4_reg\(1),
	combout => \u2|Mult3|mult_core|romout[0][15]~3_combout\);

-- Location: LCCOMB_X21_Y5_N0
\u2|Mult3|mult_core|romout[1][9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[1][9]~5_combout\ = (\u2|ch4_reg\(5) & ((\u2|ch4_reg\(4) & (\u2|ch4_reg\(6) & !\u2|ch4_reg\(7))) # (!\u2|ch4_reg\(4) & ((\u2|ch4_reg\(6)) # (!\u2|ch4_reg\(7)))))) # (!\u2|ch4_reg\(5) & (\u2|ch4_reg\(7) $ (((\u2|ch4_reg\(4) & 
-- !\u2|ch4_reg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(5),
	datab => \u2|ch4_reg\(4),
	datac => \u2|ch4_reg\(6),
	datad => \u2|ch4_reg\(7),
	combout => \u2|Mult3|mult_core|romout[1][9]~5_combout\);

-- Location: LCCOMB_X19_Y5_N30
\u2|Mult3|mult_core|romout[0][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[0][12]~combout\ = (\u2|ch4_reg\(2) & ((\u2|ch4_reg\(0) & ((\u2|ch4_reg\(1)) # (!\u2|ch4_reg\(3)))) # (!\u2|ch4_reg\(0) & (!\u2|ch4_reg\(3) & \u2|ch4_reg\(1))))) # (!\u2|ch4_reg\(2) & (((\u2|ch4_reg\(3) & !\u2|ch4_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(0),
	datab => \u2|ch4_reg\(2),
	datac => \u2|ch4_reg\(3),
	datad => \u2|ch4_reg\(1),
	combout => \u2|Mult3|mult_core|romout[0][12]~combout\);

-- Location: LCCOMB_X21_Y5_N16
\u2|Mult3|mult_core|romout[1][7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[1][7]~7_combout\ = \u2|ch4_reg\(5) $ (\u2|ch4_reg\(7) $ (((\u2|ch4_reg\(4) & \u2|ch4_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(5),
	datab => \u2|ch4_reg\(4),
	datac => \u2|ch4_reg\(6),
	datad => \u2|ch4_reg\(7),
	combout => \u2|Mult3|mult_core|romout[1][7]~7_combout\);

-- Location: LCCOMB_X19_Y5_N6
\u2|Mult3|mult_core|romout[0][10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[0][10]~9_combout\ = (\u2|ch4_reg\(0) & ((\u2|ch4_reg\(2) & (!\u2|ch4_reg\(3) & \u2|ch4_reg\(1))) # (!\u2|ch4_reg\(2) & (\u2|ch4_reg\(3))))) # (!\u2|ch4_reg\(0) & (\u2|ch4_reg\(2) $ (((!\u2|ch4_reg\(3) & \u2|ch4_reg\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(0),
	datab => \u2|ch4_reg\(2),
	datac => \u2|ch4_reg\(3),
	datad => \u2|ch4_reg\(1),
	combout => \u2|Mult3|mult_core|romout[0][10]~9_combout\);

-- Location: LCCOMB_X19_Y5_N20
\u2|Mult3|mult_core|romout[0][9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[0][9]~10_combout\ = (\u2|ch4_reg\(3) & ((\u2|ch4_reg\(0) & (\u2|ch4_reg\(2) & !\u2|ch4_reg\(1))) # (!\u2|ch4_reg\(0) & ((\u2|ch4_reg\(2)) # (!\u2|ch4_reg\(1)))))) # (!\u2|ch4_reg\(3) & (\u2|ch4_reg\(1) $ (((\u2|ch4_reg\(0) & 
-- !\u2|ch4_reg\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(0),
	datab => \u2|ch4_reg\(2),
	datac => \u2|ch4_reg\(3),
	datad => \u2|ch4_reg\(1),
	combout => \u2|Mult3|mult_core|romout[0][9]~10_combout\);

-- Location: LCCOMB_X18_Y3_N16
\u2|Mult3|mult_core|romout[2][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[2][10]~combout\ = (\u2|ch4_reg\(8) & ((\u2|ch4_reg\(11) & ((!\u2|ch4_reg\(10)))) # (!\u2|ch4_reg\(11) & (\u2|ch4_reg\(9) & \u2|ch4_reg\(10))))) # (!\u2|ch4_reg\(8) & (\u2|ch4_reg\(10) $ (((!\u2|ch4_reg\(11) & 
-- \u2|ch4_reg\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(8),
	datab => \u2|ch4_reg\(11),
	datac => \u2|ch4_reg\(9),
	datad => \u2|ch4_reg\(10),
	combout => \u2|Mult3|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X18_Y3_N6
\u2|Mult3|mult_core|romout[2][9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[2][9]~13_combout\ = (\u2|ch4_reg\(11) & ((\u2|ch4_reg\(8) & (!\u2|ch4_reg\(9) & \u2|ch4_reg\(10))) # (!\u2|ch4_reg\(8) & ((\u2|ch4_reg\(10)) # (!\u2|ch4_reg\(9)))))) # (!\u2|ch4_reg\(11) & (\u2|ch4_reg\(9) $ (((\u2|ch4_reg\(8) & 
-- !\u2|ch4_reg\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(8),
	datab => \u2|ch4_reg\(11),
	datac => \u2|ch4_reg\(9),
	datad => \u2|ch4_reg\(10),
	combout => \u2|Mult3|mult_core|romout[2][9]~13_combout\);

-- Location: LCCOMB_X18_Y3_N0
\u2|Mult3|mult_core|romout[2][8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[2][8]~14_combout\ = (\u2|ch4_reg\(8) & ((\u2|ch4_reg\(11) & ((\u2|ch4_reg\(10)) # (!\u2|ch4_reg\(9)))) # (!\u2|ch4_reg\(11) & ((\u2|ch4_reg\(9)) # (!\u2|ch4_reg\(10)))))) # (!\u2|ch4_reg\(8) & (\u2|ch4_reg\(10) $ 
-- (((\u2|ch4_reg\(11) & \u2|ch4_reg\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(8),
	datab => \u2|ch4_reg\(11),
	datac => \u2|ch4_reg\(9),
	datad => \u2|ch4_reg\(10),
	combout => \u2|Mult3|mult_core|romout[2][8]~14_combout\);

-- Location: FF_X25_Y8_N5
\u2|ch1_vol[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_vol~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_vol\(5));

-- Location: FF_X23_Y4_N19
\u2|ch1_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_reg~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_reg\(2));

-- Location: LCCOMB_X24_Y5_N24
\u2|Mult0|mult_core|romout[0][18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[0][18]~combout\ = (\u2|ch1_reg\(2) & (!\u2|ch1_reg\(3) & ((\u2|ch1_reg\(1))))) # (!\u2|ch1_reg\(2) & (\u2|ch1_reg\(3) & ((!\u2|ch1_reg\(1)) # (!\u2|ch1_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(2),
	datab => \u2|ch1_reg\(3),
	datac => \u2|ch1_reg\(0),
	datad => \u2|ch1_reg\(1),
	combout => \u2|Mult0|mult_core|romout[0][18]~combout\);

-- Location: LCCOMB_X23_Y5_N16
\u2|Mult0|mult_core|romout[0][17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[0][17]~combout\ = \u2|ch1_reg\(3) $ (((\u2|ch1_reg\(2) & ((!\u2|ch1_reg\(1)))) # (!\u2|ch1_reg\(2) & (\u2|ch1_reg\(0) & \u2|ch1_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(0),
	datab => \u2|ch1_reg\(3),
	datac => \u2|ch1_reg\(2),
	datad => \u2|ch1_reg\(1),
	combout => \u2|Mult0|mult_core|romout[0][17]~combout\);

-- Location: LCCOMB_X24_Y5_N16
\u2|Mult0|mult_core|romout[0][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[0][16]~combout\ = \u2|ch1_reg\(2) $ (((!\u2|ch1_reg\(0) & \u2|ch1_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(2),
	datac => \u2|ch1_reg\(0),
	datad => \u2|ch1_reg\(1),
	combout => \u2|Mult0|mult_core|romout[0][16]~combout\);

-- Location: LCCOMB_X24_Y5_N14
\u2|Mult0|mult_core|romout[1][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[1][11]~1_combout\ = (\u2|ch1_reg\(7) & (\u2|ch1_reg\(5) $ (((\u2|ch1_reg\(4)) # (!\u2|ch1_reg\(6)))))) # (!\u2|ch1_reg\(7) & ((\u2|ch1_reg\(6) & (!\u2|ch1_reg\(5) & !\u2|ch1_reg\(4))) # (!\u2|ch1_reg\(6) & (\u2|ch1_reg\(5) & 
-- \u2|ch1_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(6),
	datab => \u2|ch1_reg\(7),
	datac => \u2|ch1_reg\(5),
	datad => \u2|ch1_reg\(4),
	combout => \u2|Mult0|mult_core|romout[1][11]~1_combout\);

-- Location: LCCOMB_X24_Y5_N12
\u2|Mult0|mult_core|romout[1][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[1][9]~4_combout\ = (\u2|ch1_reg\(7) & ((\u2|ch1_reg\(6) & ((!\u2|ch1_reg\(4)) # (!\u2|ch1_reg\(5)))) # (!\u2|ch1_reg\(6) & (!\u2|ch1_reg\(5) & !\u2|ch1_reg\(4))))) # (!\u2|ch1_reg\(7) & (\u2|ch1_reg\(5) $ (((!\u2|ch1_reg\(6) & 
-- \u2|ch1_reg\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(6),
	datab => \u2|ch1_reg\(7),
	datac => \u2|ch1_reg\(5),
	datad => \u2|ch1_reg\(4),
	combout => \u2|Mult0|mult_core|romout[1][9]~4_combout\);

-- Location: LCCOMB_X24_Y5_N0
\u2|Mult0|mult_core|romout[1][8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[1][8]~6_combout\ = (\u2|ch1_reg\(4) & ((\u2|ch1_reg\(5) & ((\u2|ch1_reg\(6)) # (!\u2|ch1_reg\(7)))) # (!\u2|ch1_reg\(5) & ((\u2|ch1_reg\(7)) # (!\u2|ch1_reg\(6)))))) # (!\u2|ch1_reg\(4) & (\u2|ch1_reg\(6) $ (((\u2|ch1_reg\(5) & 
-- \u2|ch1_reg\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(5),
	datab => \u2|ch1_reg\(7),
	datac => \u2|ch1_reg\(4),
	datad => \u2|ch1_reg\(6),
	combout => \u2|Mult0|mult_core|romout[1][8]~6_combout\);

-- Location: LCCOMB_X23_Y5_N22
\u2|Mult0|mult_core|romout[0][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[0][11]~combout\ = (\u2|ch1_reg\(3) & (\u2|ch1_reg\(1) $ (((\u2|ch1_reg\(0)) # (!\u2|ch1_reg\(2)))))) # (!\u2|ch1_reg\(3) & ((\u2|ch1_reg\(0) & (!\u2|ch1_reg\(2) & \u2|ch1_reg\(1))) # (!\u2|ch1_reg\(0) & (\u2|ch1_reg\(2) & 
-- !\u2|ch1_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(0),
	datab => \u2|ch1_reg\(3),
	datac => \u2|ch1_reg\(2),
	datad => \u2|ch1_reg\(1),
	combout => \u2|Mult0|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X24_Y5_N10
\u2|Mult0|mult_core|romout[1][6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[1][6]~8_combout\ = \u2|ch1_reg\(4) $ (\u2|ch1_reg\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch1_reg\(4),
	datad => \u2|ch1_reg\(6),
	combout => \u2|Mult0|mult_core|romout[1][6]~8_combout\);

-- Location: LCCOMB_X24_Y5_N26
\u2|Mult0|mult_core|romout[0][9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[0][9]~combout\ = (\u2|ch1_reg\(3) & ((\u2|ch1_reg\(2) & ((!\u2|ch1_reg\(1)) # (!\u2|ch1_reg\(0)))) # (!\u2|ch1_reg\(2) & (!\u2|ch1_reg\(0) & !\u2|ch1_reg\(1))))) # (!\u2|ch1_reg\(3) & (\u2|ch1_reg\(1) $ (((!\u2|ch1_reg\(2) & 
-- \u2|ch1_reg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(2),
	datab => \u2|ch1_reg\(3),
	datac => \u2|ch1_reg\(0),
	datad => \u2|ch1_reg\(1),
	combout => \u2|Mult0|mult_core|romout[0][9]~combout\);

-- Location: LCCOMB_X24_Y5_N8
\u2|Mult0|mult_core|romout[0][8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[0][8]~combout\ = (\u2|ch1_reg\(2) & ((\u2|ch1_reg\(3) & ((\u2|ch1_reg\(0)) # (!\u2|ch1_reg\(1)))) # (!\u2|ch1_reg\(3) & ((\u2|ch1_reg\(1)) # (!\u2|ch1_reg\(0)))))) # (!\u2|ch1_reg\(2) & (\u2|ch1_reg\(0) $ (((\u2|ch1_reg\(3) & 
-- \u2|ch1_reg\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(2),
	datab => \u2|ch1_reg\(3),
	datac => \u2|ch1_reg\(0),
	datad => \u2|ch1_reg\(1),
	combout => \u2|Mult0|mult_core|romout[0][8]~combout\);

-- Location: LCCOMB_X25_Y3_N16
\u2|Mult0|mult_core|romout[3][6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[3][6]~9_combout\ = \u2|ch1_reg\(12) $ (\u2|ch1_reg\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch1_reg\(12),
	datad => \u2|ch1_reg\(14),
	combout => \u2|Mult0|mult_core|romout[3][6]~9_combout\);

-- Location: LCCOMB_X26_Y4_N20
\u2|Mult0|mult_core|romout[2][9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[2][9]~combout\ = (\u2|ch1_reg\(9) & ((\u2|ch1_reg\(10) & ((!\u2|ch1_reg\(8)) # (!\u2|ch1_reg\(11)))) # (!\u2|ch1_reg\(10) & (!\u2|ch1_reg\(11) & !\u2|ch1_reg\(8))))) # (!\u2|ch1_reg\(9) & (\u2|ch1_reg\(11) $ (((!\u2|ch1_reg\(10) 
-- & \u2|ch1_reg\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(10),
	datab => \u2|ch1_reg\(9),
	datac => \u2|ch1_reg\(11),
	datad => \u2|ch1_reg\(8),
	combout => \u2|Mult0|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X25_Y4_N8
\u2|Mult0|mult_core|romout[2][8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[2][8]~combout\ = (\u2|ch1_reg\(10) & ((\u2|ch1_reg\(9) & ((\u2|ch1_reg\(8)) # (!\u2|ch1_reg\(11)))) # (!\u2|ch1_reg\(9) & ((\u2|ch1_reg\(11)) # (!\u2|ch1_reg\(8)))))) # (!\u2|ch1_reg\(10) & (\u2|ch1_reg\(8) $ (((\u2|ch1_reg\(9) 
-- & \u2|ch1_reg\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(9),
	datab => \u2|ch1_reg\(11),
	datac => \u2|ch1_reg\(10),
	datad => \u2|ch1_reg\(8),
	combout => \u2|Mult0|mult_core|romout[2][8]~combout\);

-- Location: LCCOMB_X10_Y9_N2
\u2|Mult2|mult_core|romout[1][13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[1][13]~0_combout\ = (\u2|ch3_reg\(7) & ((\u2|ch3_reg\(5)) # (\u2|ch3_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(5),
	datac => \u2|ch3_reg\(7),
	datad => \u2|ch3_reg\(6),
	combout => \u2|Mult2|mult_core|romout[1][13]~0_combout\);

-- Location: LCCOMB_X12_Y9_N2
\u2|Mult2|mult_core|romout[0][16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[0][16]~2_combout\ = \u2|ch3_reg\(2) $ (((!\u2|ch3_reg\(0) & \u2|ch3_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(2),
	datac => \u2|ch3_reg\(0),
	datad => \u2|ch3_reg\(1),
	combout => \u2|Mult2|mult_core|romout[0][16]~2_combout\);

-- Location: LCCOMB_X12_Y9_N20
\u2|Mult2|mult_core|romout[0][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[0][15]~4_combout\ = \u2|ch3_reg\(0) $ (\u2|ch3_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch3_reg\(0),
	datad => \u2|ch3_reg\(1),
	combout => \u2|Mult2|mult_core|romout[0][15]~4_combout\);

-- Location: LCCOMB_X10_Y9_N10
\u2|Mult2|mult_core|romout[1][9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[1][9]~6_combout\ = (\u2|ch3_reg\(5) & ((\u2|ch3_reg\(4) & (!\u2|ch3_reg\(7) & \u2|ch3_reg\(6))) # (!\u2|ch3_reg\(4) & ((\u2|ch3_reg\(6)) # (!\u2|ch3_reg\(7)))))) # (!\u2|ch3_reg\(5) & (\u2|ch3_reg\(7) $ (((\u2|ch3_reg\(4) & 
-- !\u2|ch3_reg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(5),
	datab => \u2|ch3_reg\(4),
	datac => \u2|ch3_reg\(7),
	datad => \u2|ch3_reg\(6),
	combout => \u2|Mult2|mult_core|romout[1][9]~6_combout\);

-- Location: LCCOMB_X10_Y9_N0
\u2|Mult2|mult_core|romout[1][8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[1][8]~8_combout\ = (\u2|ch3_reg\(4) & ((\u2|ch3_reg\(5) & ((\u2|ch3_reg\(6)) # (!\u2|ch3_reg\(7)))) # (!\u2|ch3_reg\(5) & ((\u2|ch3_reg\(7)) # (!\u2|ch3_reg\(6)))))) # (!\u2|ch3_reg\(4) & (\u2|ch3_reg\(6) $ (((\u2|ch3_reg\(5) & 
-- \u2|ch3_reg\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(5),
	datab => \u2|ch3_reg\(4),
	datac => \u2|ch3_reg\(7),
	datad => \u2|ch3_reg\(6),
	combout => \u2|Mult2|mult_core|romout[1][8]~8_combout\);

-- Location: LCCOMB_X12_Y9_N30
\u2|Mult2|mult_core|romout[0][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[0][11]~combout\ = (\u2|ch3_reg\(3) & (\u2|ch3_reg\(1) $ (((\u2|ch3_reg\(0)) # (!\u2|ch3_reg\(2)))))) # (!\u2|ch3_reg\(3) & ((\u2|ch3_reg\(2) & (!\u2|ch3_reg\(0) & !\u2|ch3_reg\(1))) # (!\u2|ch3_reg\(2) & (\u2|ch3_reg\(0) & 
-- \u2|ch3_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(2),
	datab => \u2|ch3_reg\(3),
	datac => \u2|ch3_reg\(0),
	datad => \u2|ch3_reg\(1),
	combout => \u2|Mult2|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X10_Y9_N16
\u2|Mult2|mult_core|romout[1][6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[1][6]~10_combout\ = \u2|ch3_reg\(4) $ (\u2|ch3_reg\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch3_reg\(4),
	datad => \u2|ch3_reg\(6),
	combout => \u2|Mult2|mult_core|romout[1][6]~10_combout\);

-- Location: LCCOMB_X6_Y9_N26
\u2|Mult2|mult_core|romout[2][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[2][10]~combout\ = (\u2|ch3_reg\(8) & ((\u2|ch3_reg\(10) & (\u2|ch3_reg\(9) & !\u2|ch3_reg\(11))) # (!\u2|ch3_reg\(10) & ((\u2|ch3_reg\(11)))))) # (!\u2|ch3_reg\(8) & (\u2|ch3_reg\(10) $ (((\u2|ch3_reg\(9) & 
-- !\u2|ch3_reg\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(8),
	datab => \u2|ch3_reg\(10),
	datac => \u2|ch3_reg\(9),
	datad => \u2|ch3_reg\(11),
	combout => \u2|Mult2|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X6_Y9_N0
\u2|Mult2|mult_core|romout[2][9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[2][9]~combout\ = (\u2|ch3_reg\(9) & ((\u2|ch3_reg\(8) & (\u2|ch3_reg\(10) & !\u2|ch3_reg\(11))) # (!\u2|ch3_reg\(8) & ((\u2|ch3_reg\(10)) # (!\u2|ch3_reg\(11)))))) # (!\u2|ch3_reg\(9) & (\u2|ch3_reg\(11) $ (((\u2|ch3_reg\(8) & 
-- !\u2|ch3_reg\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(8),
	datab => \u2|ch3_reg\(10),
	datac => \u2|ch3_reg\(9),
	datad => \u2|ch3_reg\(11),
	combout => \u2|Mult2|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X9_Y9_N30
\u2|Mult2|mult_core|romout[2][6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[2][6]~15_combout\ = \u2|ch3_reg\(8) $ (\u2|ch3_reg\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch3_reg\(8),
	datad => \u2|ch3_reg\(10),
	combout => \u2|Mult2|mult_core|romout[2][6]~15_combout\);

-- Location: FF_X9_Y8_N1
\u2|ch3_vol[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_vol~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_vol\(9));

-- Location: FF_X8_Y8_N23
\u2|ch3_vol[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_vol~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_vol\(15));

-- Location: FF_X26_Y6_N23
\u2|ch2_vol[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_vol~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_vol\(15));

-- Location: FF_X22_Y3_N23
\u2|ch2_vol[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_vol~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_vol\(9));

-- Location: FF_X17_Y3_N5
\u2|ch2_vol[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_vol~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_vol\(4));

-- Location: FF_X16_Y5_N11
\u2|ch2_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_reg~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_reg\(3));

-- Location: LCCOMB_X16_Y5_N28
\u2|Mult1|mult_core|romout[0][18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[0][18]~combout\ = (\u2|ch2_reg\(3) & (!\u2|ch2_reg\(2) & ((!\u2|ch2_reg\(0)) # (!\u2|ch2_reg\(1))))) # (!\u2|ch2_reg\(3) & (\u2|ch2_reg\(1) & (\u2|ch2_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(3),
	datab => \u2|ch2_reg\(1),
	datac => \u2|ch2_reg\(2),
	datad => \u2|ch2_reg\(0),
	combout => \u2|Mult1|mult_core|romout[0][18]~combout\);

-- Location: LCCOMB_X16_Y5_N18
\u2|Mult1|mult_core|romout[0][17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[0][17]~combout\ = \u2|ch2_reg\(3) $ (((\u2|ch2_reg\(1) & (!\u2|ch2_reg\(2) & \u2|ch2_reg\(0))) # (!\u2|ch2_reg\(1) & (\u2|ch2_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(3),
	datab => \u2|ch2_reg\(1),
	datac => \u2|ch2_reg\(2),
	datad => \u2|ch2_reg\(0),
	combout => \u2|Mult1|mult_core|romout[0][17]~combout\);

-- Location: LCCOMB_X16_Y5_N0
\u2|Mult1|mult_core|romout[0][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[0][16]~combout\ = \u2|ch2_reg\(2) $ (((\u2|ch2_reg\(1) & !\u2|ch2_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch2_reg\(1),
	datac => \u2|ch2_reg\(2),
	datad => \u2|ch2_reg\(0),
	combout => \u2|Mult1|mult_core|romout[0][16]~combout\);

-- Location: LCCOMB_X16_Y5_N14
\u2|Mult1|mult_core|romout[0][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[0][15]~2_combout\ = \u2|ch2_reg\(1) $ (\u2|ch2_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch2_reg\(1),
	datad => \u2|ch2_reg\(0),
	combout => \u2|Mult1|mult_core|romout[0][15]~2_combout\);

-- Location: LCCOMB_X16_Y5_N8
\u2|Mult1|mult_core|romout[0][13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[0][13]~5_combout\ = (\u2|ch2_reg\(3) & ((\u2|ch2_reg\(2)) # (\u2|ch2_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(3),
	datab => \u2|ch2_reg\(2),
	datad => \u2|ch2_reg\(1),
	combout => \u2|Mult1|mult_core|romout[0][13]~5_combout\);

-- Location: LCCOMB_X17_Y4_N4
\u2|Mult1|mult_core|romout[1][8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[1][8]~6_combout\ = (\u2|ch2_reg\(6) & ((\u2|ch2_reg\(5) & ((\u2|ch2_reg\(4)) # (!\u2|ch2_reg\(7)))) # (!\u2|ch2_reg\(5) & ((\u2|ch2_reg\(7)) # (!\u2|ch2_reg\(4)))))) # (!\u2|ch2_reg\(6) & (\u2|ch2_reg\(4) $ (((\u2|ch2_reg\(5) & 
-- \u2|ch2_reg\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(5),
	datab => \u2|ch2_reg\(6),
	datac => \u2|ch2_reg\(4),
	datad => \u2|ch2_reg\(7),
	combout => \u2|Mult1|mult_core|romout[1][8]~6_combout\);

-- Location: LCCOMB_X17_Y4_N2
\u2|Mult1|mult_core|romout[1][7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[1][7]~7_combout\ = \u2|ch2_reg\(5) $ (\u2|ch2_reg\(7) $ (((\u2|ch2_reg\(6) & \u2|ch2_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(5),
	datab => \u2|ch2_reg\(6),
	datac => \u2|ch2_reg\(4),
	datad => \u2|ch2_reg\(7),
	combout => \u2|Mult1|mult_core|romout[1][7]~7_combout\);

-- Location: LCCOMB_X17_Y4_N24
\u2|Mult1|mult_core|romout[1][6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[1][6]~8_combout\ = \u2|ch2_reg\(4) $ (\u2|ch2_reg\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch2_reg\(4),
	datad => \u2|ch2_reg\(6),
	combout => \u2|Mult1|mult_core|romout[1][6]~8_combout\);

-- Location: LCCOMB_X16_Y5_N24
\u2|Mult1|mult_core|romout[0][9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[0][9]~combout\ = (\u2|ch2_reg\(3) & ((\u2|ch2_reg\(1) & (\u2|ch2_reg\(2) & !\u2|ch2_reg\(0))) # (!\u2|ch2_reg\(1) & ((\u2|ch2_reg\(2)) # (!\u2|ch2_reg\(0)))))) # (!\u2|ch2_reg\(3) & (\u2|ch2_reg\(1) $ (((!\u2|ch2_reg\(2) & 
-- \u2|ch2_reg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(3),
	datab => \u2|ch2_reg\(1),
	datac => \u2|ch2_reg\(2),
	datad => \u2|ch2_reg\(0),
	combout => \u2|Mult1|mult_core|romout[0][9]~combout\);

-- Location: LCCOMB_X16_Y5_N30
\u2|Mult1|mult_core|romout[0][8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[0][8]~combout\ = (\u2|ch2_reg\(2) & ((\u2|ch2_reg\(3) & ((\u2|ch2_reg\(0)) # (!\u2|ch2_reg\(1)))) # (!\u2|ch2_reg\(3) & ((\u2|ch2_reg\(1)) # (!\u2|ch2_reg\(0)))))) # (!\u2|ch2_reg\(2) & (\u2|ch2_reg\(0) $ (((\u2|ch2_reg\(3) & 
-- \u2|ch2_reg\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(3),
	datab => \u2|ch2_reg\(1),
	datac => \u2|ch2_reg\(2),
	datad => \u2|ch2_reg\(0),
	combout => \u2|Mult1|mult_core|romout[0][8]~combout\);

-- Location: LCCOMB_X16_Y2_N10
\u2|Mult1|mult_core|romout[2][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[2][10]~combout\ = (\u2|ch2_reg\(10) & (\u2|ch2_reg\(8) $ (((\u2|ch2_reg\(11)) # (!\u2|ch2_reg\(9)))))) # (!\u2|ch2_reg\(10) & ((\u2|ch2_reg\(8) & (\u2|ch2_reg\(11))) # (!\u2|ch2_reg\(8) & (!\u2|ch2_reg\(11) & \u2|ch2_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(10),
	datab => \u2|ch2_reg\(8),
	datac => \u2|ch2_reg\(11),
	datad => \u2|ch2_reg\(9),
	combout => \u2|Mult1|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X16_Y12_N6
\u2|ch5_vol~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_vol~7_combout\ = (\u2|ch5_data_reg\(22) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch5_data_reg\(22),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch5_vol~7_combout\);

-- Location: LCCOMB_X21_Y19_N10
\u2|ch5_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_reg~3_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch5\(15) & (\u2|Add4~4_combout\)) # (!\u1|ad_ch5\(15) & ((\u1|ad_ch5\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add4~4_combout\,
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch5\(15),
	datad => \u1|ad_ch5\(2),
	combout => \u2|ch5_reg~3_combout\);

-- Location: FF_X21_Y17_N11
\u1|ad_ch5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~9_combout\,
	sload => VCC,
	ena => \u1|ad_ch5[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch5\(5));

-- Location: LCCOMB_X22_Y19_N30
\u2|ch5_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_reg~7_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch5\(15) & (\u2|Add4~10_combout\)) # (!\u1|ad_ch5\(15) & ((\u1|ad_ch5\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch5\(15),
	datab => \u2|Add4~10_combout\,
	datac => \u1|ad_reset~q\,
	datad => \u1|ad_ch5\(5),
	combout => \u2|ch5_reg~7_combout\);

-- Location: LCCOMB_X22_Y17_N10
\u2|ch5_reg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_reg~10_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch5\(15) & (\u2|Add4~18_combout\)) # (!\u1|ad_ch5\(15) & ((\u1|ad_ch5\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add4~18_combout\,
	datab => \u1|ad_ch5\(15),
	datac => \u1|ad_reset~q\,
	datad => \u1|ad_ch5\(9),
	combout => \u2|ch5_reg~10_combout\);

-- Location: LCCOMB_X11_Y2_N24
\u2|ch7_vol~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_vol~9_combout\ = (!\u1|ad_reset~q\ & \u2|ch7_data_reg\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch7_data_reg\(24),
	combout => \u2|ch7_vol~9_combout\);

-- Location: LCCOMB_X12_Y2_N10
\u2|ch7_vol~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_vol~14_combout\ = (!\u1|ad_reset~q\ & \u2|ch7_data_reg\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_reset~q\,
	datad => \u2|ch7_data_reg\(22),
	combout => \u2|ch7_vol~14_combout\);

-- Location: FF_X13_Y4_N7
\u1|ad_ch7[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~3_combout\,
	sload => VCC,
	ena => \u1|ad_ch7[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch7\(3));

-- Location: LCCOMB_X14_Y4_N24
\u2|ch7_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_reg~4_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch7\(15) & (\u2|Add6~6_combout\)) # (!\u1|ad_ch7\(15) & ((\u1|ad_ch7\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add6~6_combout\,
	datab => \u1|ad_ch7\(15),
	datac => \u1|ad_ch7\(3),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch7_reg~4_combout\);

-- Location: FF_X13_Y4_N13
\u1|ad_ch7[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~8_combout\,
	sload => VCC,
	ena => \u1|ad_ch7[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch7\(6));

-- Location: LCCOMB_X28_Y15_N26
\u2|ch6_vol~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_vol~8_combout\ = (!\u1|ad_reset~q\ & \u2|ch6_data_reg\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch6_data_reg\(26),
	combout => \u2|ch6_vol~8_combout\);

-- Location: LCCOMB_X28_Y16_N4
\u2|ch6_vol~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_vol~12_combout\ = (!\u1|ad_reset~q\ & \u2|ch6_data_reg\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_reset~q\,
	datac => \u2|ch6_data_reg\(20),
	combout => \u2|ch6_vol~12_combout\);

-- Location: FF_X24_Y15_N7
\u1|ad_ch6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~3_combout\,
	sload => VCC,
	ena => \u1|ad_ch6[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch6\(3));

-- Location: LCCOMB_X25_Y15_N6
\u2|ch6_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_reg~4_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch6\(15) & ((\u2|Add5~6_combout\))) # (!\u1|ad_ch6\(15) & (\u1|ad_ch6\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch6\(3),
	datab => \u1|ad_ch6\(15),
	datac => \u2|Add5~6_combout\,
	datad => \u1|ad_reset~q\,
	combout => \u2|ch6_reg~4_combout\);

-- Location: LCCOMB_X17_Y8_N2
\u2|ch8_vol~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol~4_combout\ = (!\u1|ad_reset~q\ & \u2|ch8_data_reg\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch8_data_reg\(27),
	combout => \u2|ch8_vol~4_combout\);

-- Location: LCCOMB_X14_Y13_N20
\u2|ch8_vol~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol~9_combout\ = (!\u1|ad_reset~q\ & \u2|ch8_data_reg\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch8_data_reg\(24),
	combout => \u2|ch8_vol~9_combout\);

-- Location: LCCOMB_X14_Y14_N0
\u2|ch8_vol~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol~12_combout\ = (\u2|ch8_data_reg\(20) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch8_data_reg\(20),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch8_vol~12_combout\);

-- Location: LCCOMB_X12_Y16_N2
\u2|ch8_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_reg~3_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch8\(15) & (\u2|Add7~4_combout\)) # (!\u1|ad_ch8\(15) & ((\u1|ad_ch8\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add7~4_combout\,
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch8\(15),
	datad => \u1|ad_ch8\(2),
	combout => \u2|ch8_reg~3_combout\);

-- Location: FF_X13_Y16_N23
\u1|ad_ch8[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~13_combout\,
	sload => VCC,
	ena => \u1|ad_ch8[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch8\(11));

-- Location: LCCOMB_X12_Y16_N20
\u2|ch8_reg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_reg~11_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch8\(15) & ((\u2|Add7~22_combout\))) # (!\u1|ad_ch8\(15) & (\u1|ad_ch8\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch8\(11),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch8\(15),
	datad => \u2|Add7~22_combout\,
	combout => \u2|ch8_reg~11_combout\);

-- Location: LCCOMB_X12_Y16_N28
\u2|ch8_reg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_reg~13_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch8\(15) & (\u2|Add7~16_combout\)) # (!\u1|ad_ch8\(15) & ((\u1|ad_ch8\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add7~16_combout\,
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch8\(15),
	datad => \u1|ad_ch8\(8),
	combout => \u2|ch8_reg~13_combout\);

-- Location: LCCOMB_X22_Y3_N26
\u2|ch4_vol~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_vol~6_combout\ = (!\u1|ad_reset~q\ & \u2|ch4_data_reg\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch4_data_reg\(30),
	combout => \u2|ch4_vol~6_combout\);

-- Location: LCCOMB_X22_Y4_N0
\u2|ch4_vol~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_vol~11_combout\ = (!\u1|ad_reset~q\ & \u2|ch4_data_reg\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch4_data_reg\(19),
	combout => \u2|ch4_vol~11_combout\);

-- Location: LCCOMB_X19_Y5_N10
\u2|ch4_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_reg~2_combout\ = (!\u1|ad_reset~q\ & \u1|ad_ch4\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u1|ad_ch4\(0),
	combout => \u2|ch4_reg~2_combout\);

-- Location: LCCOMB_X25_Y8_N4
\u2|ch1_vol~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_vol~5_combout\ = (!\u1|ad_reset~q\ & \u2|ch1_data_reg\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_reset~q\,
	datac => \u2|ch1_data_reg\(20),
	combout => \u2|ch1_vol~5_combout\);

-- Location: LCCOMB_X23_Y4_N18
\u2|ch1_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_reg~3_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch1\(15) & (\u2|Add0~4_combout\)) # (!\u1|ad_ch1\(15) & ((\u1|ad_ch1\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add0~4_combout\,
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch1\(2),
	datad => \u1|ad_ch1\(15),
	combout => \u2|ch1_reg~3_combout\);

-- Location: FF_X17_Y9_N7
\u1|ad_ch3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~3_combout\,
	sload => VCC,
	ena => \u1|ad_ch3[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch3\(3));

-- Location: FF_X17_Y9_N11
\u1|ad_ch3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~9_combout\,
	sload => VCC,
	ena => \u1|ad_ch3[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch3\(5));

-- Location: LCCOMB_X9_Y8_N0
\u2|ch3_vol~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_vol~9_combout\ = (\u2|ch3_data_reg\(24) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch3_data_reg\(24),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch3_vol~9_combout\);

-- Location: LCCOMB_X8_Y8_N22
\u2|ch3_vol~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_vol~15_combout\ = (!\u1|ad_reset~q\ & \u2|ch3_data_reg\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch3_data_reg\(30),
	combout => \u2|ch3_vol~15_combout\);

-- Location: LCCOMB_X26_Y6_N22
\u2|ch2_vol~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_vol~7_combout\ = (!\u1|ad_reset~q\ & \u2|ch2_data_reg\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_reset~q\,
	datac => \u2|ch2_data_reg\(30),
	combout => \u2|ch2_vol~7_combout\);

-- Location: LCCOMB_X22_Y3_N22
\u2|ch2_vol~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_vol~9_combout\ = (\u2|ch2_data_reg\(24) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch2_data_reg\(24),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch2_vol~9_combout\);

-- Location: LCCOMB_X17_Y3_N4
\u2|ch2_vol~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_vol~11_combout\ = (!\u1|ad_reset~q\ & \u2|ch2_data_reg\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch2_data_reg\(19),
	combout => \u2|ch2_vol~11_combout\);

-- Location: FF_X17_Y5_N7
\u1|ad_ch2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~3_combout\,
	sload => VCC,
	ena => \u1|ad_ch2[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch2\(3));

-- Location: LCCOMB_X16_Y5_N10
\u2|ch2_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_reg~4_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch2\(15) & (\u2|Add1~6_combout\)) # (!\u1|ad_ch2\(15) & ((\u1|ad_ch2\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add1~6_combout\,
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch2\(15),
	datad => \u1|ad_ch2\(3),
	combout => \u2|ch2_reg~4_combout\);

-- Location: FF_X17_Y5_N13
\u1|ad_ch2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~8_combout\,
	sload => VCC,
	ena => \u1|ad_ch2[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch2\(6));

-- Location: FF_X17_Y5_N23
\u1|ad_ch2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~13_combout\,
	sload => VCC,
	ena => \u1|ad_ch2[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch2\(11));

-- Location: LCCOMB_X21_Y19_N26
\u2|Mult4|mult_core|romout[0][19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[0][19]~combout\ = (\u2|ch5_reg\(3) & ((\u2|ch5_reg\(2)) # ((\u2|ch5_reg\(0) & \u2|ch5_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(2),
	datab => \u2|ch5_reg\(0),
	datac => \u2|ch5_reg\(3),
	datad => \u2|ch5_reg\(1),
	combout => \u2|Mult4|mult_core|romout[0][19]~combout\);

-- Location: LCCOMB_X22_Y17_N16
\u2|Mult4|mult_core|romout[2][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[2][11]~combout\ = (\u2|ch5_reg\(9) & ((\u2|ch5_reg\(11) & (\u2|ch5_reg\(10) & !\u2|ch5_reg\(8))) # (!\u2|ch5_reg\(11) & (!\u2|ch5_reg\(10) & \u2|ch5_reg\(8))))) # (!\u2|ch5_reg\(9) & (\u2|ch5_reg\(11) $ (((\u2|ch5_reg\(10) & 
-- !\u2|ch5_reg\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(9),
	datab => \u2|ch5_reg\(11),
	datac => \u2|ch5_reg\(10),
	datad => \u2|ch5_reg\(8),
	combout => \u2|Mult4|mult_core|romout[2][11]~combout\);

-- Location: LCCOMB_X25_Y19_N10
\u2|Mult4|mult_core|romout[1][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[1][16]~combout\ = \u2|ch5_reg\(6) $ (((\u2|ch5_reg\(5) & !\u2|ch5_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(5),
	datac => \u2|ch5_reg\(4),
	datad => \u2|ch5_reg\(6),
	combout => \u2|Mult4|mult_core|romout[1][16]~combout\);

-- Location: LCCOMB_X24_Y17_N30
\u2|Mult4|mult_core|romout[3][8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[3][8]~17_combout\ = (\u2|ch5_reg\(12) & ((\u2|ch5_reg\(13) & ((\u2|ch5_reg\(14)) # (!\u2|ch5_reg\(15)))) # (!\u2|ch5_reg\(13) & ((\u2|ch5_reg\(15)) # (!\u2|ch5_reg\(14)))))) # (!\u2|ch5_reg\(12) & (\u2|ch5_reg\(14) $ 
-- (((\u2|ch5_reg\(13) & \u2|ch5_reg\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(13),
	datab => \u2|ch5_reg\(15),
	datac => \u2|ch5_reg\(12),
	datad => \u2|ch5_reg\(14),
	combout => \u2|Mult4|mult_core|romout[3][8]~17_combout\);

-- Location: LCCOMB_X22_Y17_N12
\u2|Mult4|mult_core|romout[2][13]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[2][13]~20_combout\ = (\u2|ch5_reg\(11) & ((\u2|ch5_reg\(9)) # (\u2|ch5_reg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(9),
	datab => \u2|ch5_reg\(11),
	datac => \u2|ch5_reg\(10),
	combout => \u2|Mult4|mult_core|romout[2][13]~20_combout\);

-- Location: LCCOMB_X25_Y19_N6
\u2|Mult4|mult_core|romout[1][18]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[1][18]~21_combout\ = (\u2|ch5_reg\(7) & (!\u2|ch5_reg\(6) & ((!\u2|ch5_reg\(4)) # (!\u2|ch5_reg\(5))))) # (!\u2|ch5_reg\(7) & (\u2|ch5_reg\(5) & ((\u2|ch5_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(5),
	datab => \u2|ch5_reg\(7),
	datac => \u2|ch5_reg\(4),
	datad => \u2|ch5_reg\(6),
	combout => \u2|Mult4|mult_core|romout[1][18]~21_combout\);

-- Location: LCCOMB_X23_Y18_N28
\u2|Mult4|mult_core|romout[2][15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[2][15]~22_combout\ = \u2|ch5_reg\(9) $ (\u2|ch5_reg\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(9),
	datad => \u2|ch5_reg\(8),
	combout => \u2|Mult4|mult_core|romout[2][15]~22_combout\);

-- Location: LCCOMB_X24_Y17_N6
\u2|Mult4|mult_core|romout[3][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[3][12]~combout\ = (\u2|ch5_reg\(13) & (\u2|ch5_reg\(14) & ((\u2|ch5_reg\(12)) # (!\u2|ch5_reg\(15))))) # (!\u2|ch5_reg\(13) & ((\u2|ch5_reg\(15) & ((!\u2|ch5_reg\(14)))) # (!\u2|ch5_reg\(15) & (\u2|ch5_reg\(12) & 
-- \u2|ch5_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(13),
	datab => \u2|ch5_reg\(15),
	datac => \u2|ch5_reg\(12),
	datad => \u2|ch5_reg\(14),
	combout => \u2|Mult4|mult_core|romout[3][12]~combout\);

-- Location: LCCOMB_X24_Y17_N20
\u2|Mult4|mult_core|romout[3][13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[3][13]~24_combout\ = (\u2|ch5_reg\(15) & ((\u2|ch5_reg\(13)) # (\u2|ch5_reg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(13),
	datab => \u2|ch5_reg\(15),
	datad => \u2|ch5_reg\(14),
	combout => \u2|Mult4|mult_core|romout[3][13]~24_combout\);

-- Location: LCCOMB_X22_Y17_N2
\u2|Mult4|mult_core|romout[2][18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[2][18]~combout\ = (\u2|ch5_reg\(11) & (!\u2|ch5_reg\(10) & ((!\u2|ch5_reg\(8)) # (!\u2|ch5_reg\(9))))) # (!\u2|ch5_reg\(11) & (\u2|ch5_reg\(9) & (\u2|ch5_reg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(9),
	datab => \u2|ch5_reg\(11),
	datac => \u2|ch5_reg\(10),
	datad => \u2|ch5_reg\(8),
	combout => \u2|Mult4|mult_core|romout[2][18]~combout\);

-- Location: LCCOMB_X23_Y17_N30
\u2|Mult4|mult_core|romout[3][15]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[3][15]~25_combout\ = \u2|ch5_reg\(13) $ (\u2|ch5_reg\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch5_reg\(13),
	datac => \u2|ch5_reg\(12),
	combout => \u2|Mult4|mult_core|romout[3][15]~25_combout\);

-- Location: LCCOMB_X24_Y17_N2
\u2|Mult4|mult_core|romout[3][16]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[3][16]~26_combout\ = \u2|ch5_reg\(14) $ (((!\u2|ch5_reg\(12) & \u2|ch5_reg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(14),
	datac => \u2|ch5_reg\(12),
	datad => \u2|ch5_reg\(13),
	combout => \u2|Mult4|mult_core|romout[3][16]~26_combout\);

-- Location: LCCOMB_X24_Y17_N4
\u2|Mult4|mult_core|romout[3][17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[3][17]~combout\ = \u2|ch5_reg\(15) $ (((\u2|ch5_reg\(13) & (\u2|ch5_reg\(12) & !\u2|ch5_reg\(14))) # (!\u2|ch5_reg\(13) & ((\u2|ch5_reg\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(13),
	datab => \u2|ch5_reg\(15),
	datac => \u2|ch5_reg\(12),
	datad => \u2|ch5_reg\(14),
	combout => \u2|Mult4|mult_core|romout[3][17]~combout\);

-- Location: LCCOMB_X10_Y4_N0
\u2|Mult6|mult_core|romout[2][19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[2][19]~combout\ = (\u2|ch7_reg\(11) & ((\u2|ch7_reg\(10)) # ((\u2|ch7_reg\(9) & \u2|ch7_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(9),
	datab => \u2|ch7_reg\(11),
	datac => \u2|ch7_reg\(10),
	datad => \u2|ch7_reg\(8),
	combout => \u2|Mult6|mult_core|romout[2][19]~combout\);

-- Location: LCCOMB_X10_Y4_N2
\u2|Mult6|mult_core|romout[2][18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[2][18]~combout\ = (\u2|ch7_reg\(11) & (!\u2|ch7_reg\(10) & ((!\u2|ch7_reg\(8)) # (!\u2|ch7_reg\(9))))) # (!\u2|ch7_reg\(11) & (\u2|ch7_reg\(9) & (\u2|ch7_reg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(9),
	datab => \u2|ch7_reg\(11),
	datac => \u2|ch7_reg\(10),
	datad => \u2|ch7_reg\(8),
	combout => \u2|Mult6|mult_core|romout[2][18]~combout\);

-- Location: LCCOMB_X10_Y4_N8
\u2|Mult6|mult_core|romout[2][17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[2][17]~combout\ = \u2|ch7_reg\(11) $ (((\u2|ch7_reg\(9) & (!\u2|ch7_reg\(10) & \u2|ch7_reg\(8))) # (!\u2|ch7_reg\(9) & (\u2|ch7_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(9),
	datab => \u2|ch7_reg\(11),
	datac => \u2|ch7_reg\(10),
	datad => \u2|ch7_reg\(8),
	combout => \u2|Mult6|mult_core|romout[2][17]~combout\);

-- Location: LCCOMB_X10_Y4_N10
\u2|Mult6|mult_core|romout[2][16]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[2][16]~19_combout\ = \u2|ch7_reg\(10) $ (((\u2|ch7_reg\(9) & !\u2|ch7_reg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(9),
	datac => \u2|ch7_reg\(10),
	datad => \u2|ch7_reg\(8),
	combout => \u2|Mult6|mult_core|romout[2][16]~19_combout\);

-- Location: LCCOMB_X10_Y4_N16
\u2|Mult6|mult_core|romout[2][15]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[2][15]~20_combout\ = \u2|ch7_reg\(9) $ (\u2|ch7_reg\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(9),
	datad => \u2|ch7_reg\(8),
	combout => \u2|Mult6|mult_core|romout[2][15]~20_combout\);

-- Location: LCCOMB_X12_Y4_N6
\u2|Mult6|mult_core|romout[3][9]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[3][9]~21_combout\ = (\u2|ch7_reg\(13) & ((\u2|ch7_reg\(14) & ((!\u2|ch7_reg\(15)) # (!\u2|ch7_reg\(12)))) # (!\u2|ch7_reg\(14) & (!\u2|ch7_reg\(12) & !\u2|ch7_reg\(15))))) # (!\u2|ch7_reg\(13) & (\u2|ch7_reg\(15) $ 
-- (((!\u2|ch7_reg\(14) & \u2|ch7_reg\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(13),
	datab => \u2|ch7_reg\(14),
	datac => \u2|ch7_reg\(12),
	datad => \u2|ch7_reg\(15),
	combout => \u2|Mult6|mult_core|romout[3][9]~21_combout\);

-- Location: LCCOMB_X12_Y4_N20
\u2|Mult6|mult_core|romout[3][8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[3][8]~23_combout\ = (\u2|ch7_reg\(14) & ((\u2|ch7_reg\(13) & ((\u2|ch7_reg\(12)) # (!\u2|ch7_reg\(15)))) # (!\u2|ch7_reg\(13) & ((\u2|ch7_reg\(15)) # (!\u2|ch7_reg\(12)))))) # (!\u2|ch7_reg\(14) & (\u2|ch7_reg\(12) $ 
-- (((\u2|ch7_reg\(13) & \u2|ch7_reg\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(13),
	datab => \u2|ch7_reg\(14),
	datac => \u2|ch7_reg\(12),
	datad => \u2|ch7_reg\(15),
	combout => \u2|Mult6|mult_core|romout[3][8]~23_combout\);

-- Location: LCCOMB_X10_Y4_N14
\u2|Mult6|mult_core|romout[2][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[2][11]~combout\ = (\u2|ch7_reg\(9) & ((\u2|ch7_reg\(11) & (\u2|ch7_reg\(10) & !\u2|ch7_reg\(8))) # (!\u2|ch7_reg\(11) & (!\u2|ch7_reg\(10) & \u2|ch7_reg\(8))))) # (!\u2|ch7_reg\(9) & (\u2|ch7_reg\(11) $ (((\u2|ch7_reg\(10) & 
-- !\u2|ch7_reg\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(9),
	datab => \u2|ch7_reg\(11),
	datac => \u2|ch7_reg\(10),
	datad => \u2|ch7_reg\(8),
	combout => \u2|Mult6|mult_core|romout[2][11]~combout\);

-- Location: LCCOMB_X9_Y3_N12
\u2|Mult6|mult_core|romout[1][19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[1][19]~combout\ = (\u2|ch7_reg\(7) & ((\u2|ch7_reg\(6)) # ((\u2|ch7_reg\(4) & \u2|ch7_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(4),
	datab => \u2|ch7_reg\(5),
	datac => \u2|ch7_reg\(7),
	datad => \u2|ch7_reg\(6),
	combout => \u2|Mult6|mult_core|romout[1][19]~combout\);

-- Location: LCCOMB_X9_Y3_N14
\u2|Mult6|mult_core|romout[1][18]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[1][18]~24_combout\ = (\u2|ch7_reg\(7) & (!\u2|ch7_reg\(6) & ((!\u2|ch7_reg\(5)) # (!\u2|ch7_reg\(4))))) # (!\u2|ch7_reg\(7) & (((\u2|ch7_reg\(5) & \u2|ch7_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(4),
	datab => \u2|ch7_reg\(5),
	datac => \u2|ch7_reg\(7),
	datad => \u2|ch7_reg\(6),
	combout => \u2|Mult6|mult_core|romout[1][18]~24_combout\);

-- Location: LCCOMB_X9_Y3_N8
\u2|Mult6|mult_core|romout[1][17]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[1][17]~25_combout\ = \u2|ch7_reg\(7) $ (((\u2|ch7_reg\(5) & (\u2|ch7_reg\(4) & !\u2|ch7_reg\(6))) # (!\u2|ch7_reg\(5) & ((\u2|ch7_reg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(4),
	datab => \u2|ch7_reg\(5),
	datac => \u2|ch7_reg\(7),
	datad => \u2|ch7_reg\(6),
	combout => \u2|Mult6|mult_core|romout[1][17]~25_combout\);

-- Location: LCCOMB_X9_Y3_N0
\u2|Mult6|mult_core|romout[1][15]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[1][15]~26_combout\ = \u2|ch7_reg\(5) $ (\u2|ch7_reg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch7_reg\(5),
	datac => \u2|ch7_reg\(4),
	combout => \u2|Mult6|mult_core|romout[1][15]~26_combout\);

-- Location: LCCOMB_X12_Y4_N4
\u2|Mult6|mult_core|romout[3][17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[3][17]~combout\ = \u2|ch7_reg\(15) $ (((\u2|ch7_reg\(13) & (!\u2|ch7_reg\(14) & \u2|ch7_reg\(12))) # (!\u2|ch7_reg\(13) & (\u2|ch7_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(13),
	datab => \u2|ch7_reg\(14),
	datac => \u2|ch7_reg\(12),
	datad => \u2|ch7_reg\(15),
	combout => \u2|Mult6|mult_core|romout[3][17]~combout\);

-- Location: LCCOMB_X26_Y16_N26
\u2|Mult5|mult_core|romout[3][16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[3][16]~16_combout\ = \u2|ch6_reg\(14) $ (((\u2|ch6_reg\(13) & !\u2|ch6_reg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch6_reg\(13),
	datac => \u2|ch6_reg\(12),
	datad => \u2|ch6_reg\(14),
	combout => \u2|Mult5|mult_core|romout[3][16]~16_combout\);

-- Location: LCCOMB_X26_Y15_N30
\u2|Mult5|mult_core|romout[3][15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[3][15]~17_combout\ = \u2|ch6_reg\(12) $ (\u2|ch6_reg\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(12),
	datad => \u2|ch6_reg\(13),
	combout => \u2|Mult5|mult_core|romout[3][15]~17_combout\);

-- Location: LCCOMB_X25_Y15_N2
\u2|Mult5|mult_core|romout[2][17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[2][17]~combout\ = \u2|ch6_reg\(11) $ (((\u2|ch6_reg\(9) & (!\u2|ch6_reg\(10) & \u2|ch6_reg\(8))) # (!\u2|ch6_reg\(9) & (\u2|ch6_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(9),
	datab => \u2|ch6_reg\(11),
	datac => \u2|ch6_reg\(10),
	datad => \u2|ch6_reg\(8),
	combout => \u2|Mult5|mult_core|romout[2][17]~combout\);

-- Location: LCCOMB_X26_Y16_N4
\u2|Mult5|mult_core|romout[2][16]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[2][16]~19_combout\ = \u2|ch6_reg\(10) $ (((\u2|ch6_reg\(9) & !\u2|ch6_reg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(10),
	datac => \u2|ch6_reg\(9),
	datad => \u2|ch6_reg\(8),
	combout => \u2|Mult5|mult_core|romout[2][16]~19_combout\);

-- Location: LCCOMB_X26_Y16_N22
\u2|Mult5|mult_core|romout[3][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[3][11]~combout\ = (\u2|ch6_reg\(15) & (\u2|ch6_reg\(13) $ (((\u2|ch6_reg\(12)) # (!\u2|ch6_reg\(14)))))) # (!\u2|ch6_reg\(15) & ((\u2|ch6_reg\(13) & (\u2|ch6_reg\(12) & !\u2|ch6_reg\(14))) # (!\u2|ch6_reg\(13) & 
-- (!\u2|ch6_reg\(12) & \u2|ch6_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(15),
	datab => \u2|ch6_reg\(13),
	datac => \u2|ch6_reg\(12),
	datad => \u2|ch6_reg\(14),
	combout => \u2|Mult5|mult_core|romout[3][11]~combout\);

-- Location: LCCOMB_X26_Y16_N30
\u2|Mult5|mult_core|romout[3][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[3][10]~combout\ = (\u2|ch6_reg\(15) & ((\u2|ch6_reg\(12) $ (\u2|ch6_reg\(14))))) # (!\u2|ch6_reg\(15) & ((\u2|ch6_reg\(13) & (\u2|ch6_reg\(12) $ (!\u2|ch6_reg\(14)))) # (!\u2|ch6_reg\(13) & (!\u2|ch6_reg\(12) & 
-- \u2|ch6_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(15),
	datab => \u2|ch6_reg\(13),
	datac => \u2|ch6_reg\(12),
	datad => \u2|ch6_reg\(14),
	combout => \u2|Mult5|mult_core|romout[3][10]~combout\);

-- Location: LCCOMB_X26_Y16_N18
\u2|Mult5|mult_core|romout[2][13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[2][13]~22_combout\ = (\u2|ch6_reg\(11) & ((\u2|ch6_reg\(9)) # (\u2|ch6_reg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch6_reg\(11),
	datac => \u2|ch6_reg\(9),
	datad => \u2|ch6_reg\(10),
	combout => \u2|Mult5|mult_core|romout[2][13]~22_combout\);

-- Location: LCCOMB_X25_Y15_N8
\u2|Mult5|mult_core|romout[3][8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[3][8]~23_combout\ = (\u2|ch6_reg\(12) & ((\u2|ch6_reg\(13) & ((\u2|ch6_reg\(14)) # (!\u2|ch6_reg\(15)))) # (!\u2|ch6_reg\(13) & ((\u2|ch6_reg\(15)) # (!\u2|ch6_reg\(14)))))) # (!\u2|ch6_reg\(12) & (\u2|ch6_reg\(14) $ 
-- (((\u2|ch6_reg\(13) & \u2|ch6_reg\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(13),
	datab => \u2|ch6_reg\(15),
	datac => \u2|ch6_reg\(12),
	datad => \u2|ch6_reg\(14),
	combout => \u2|Mult5|mult_core|romout[3][8]~23_combout\);

-- Location: LCCOMB_X25_Y15_N10
\u2|Mult5|mult_core|romout[2][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[2][11]~combout\ = (\u2|ch6_reg\(9) & ((\u2|ch6_reg\(11) & (\u2|ch6_reg\(10) & !\u2|ch6_reg\(8))) # (!\u2|ch6_reg\(11) & (!\u2|ch6_reg\(10) & \u2|ch6_reg\(8))))) # (!\u2|ch6_reg\(9) & (\u2|ch6_reg\(11) $ (((\u2|ch6_reg\(10) & 
-- !\u2|ch6_reg\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(9),
	datab => \u2|ch6_reg\(11),
	datac => \u2|ch6_reg\(10),
	datad => \u2|ch6_reg\(8),
	combout => \u2|Mult5|mult_core|romout[2][11]~combout\);

-- Location: LCCOMB_X23_Y16_N20
\u2|Mult5|mult_core|romout[1][19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[1][19]~combout\ = (\u2|ch6_reg\(7) & ((\u2|ch6_reg\(6)) # ((\u2|ch6_reg\(5) & \u2|ch6_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(5),
	datab => \u2|ch6_reg\(4),
	datac => \u2|ch6_reg\(7),
	datad => \u2|ch6_reg\(6),
	combout => \u2|Mult5|mult_core|romout[1][19]~combout\);

-- Location: LCCOMB_X23_Y16_N8
\u2|Mult5|mult_core|romout[1][17]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[1][17]~25_combout\ = \u2|ch6_reg\(7) $ (((\u2|ch6_reg\(5) & (\u2|ch6_reg\(4) & !\u2|ch6_reg\(6))) # (!\u2|ch6_reg\(5) & ((\u2|ch6_reg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(5),
	datab => \u2|ch6_reg\(4),
	datac => \u2|ch6_reg\(7),
	datad => \u2|ch6_reg\(6),
	combout => \u2|Mult5|mult_core|romout[1][17]~25_combout\);

-- Location: LCCOMB_X23_Y16_N10
\u2|Mult5|mult_core|romout[1][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[1][16]~combout\ = \u2|ch6_reg\(6) $ (((\u2|ch6_reg\(5) & !\u2|ch6_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(6),
	datac => \u2|ch6_reg\(5),
	datad => \u2|ch6_reg\(4),
	combout => \u2|Mult5|mult_core|romout[1][16]~combout\);

-- Location: LCCOMB_X25_Y16_N4
\u2|Mult5|mult_core|romout[0][19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[0][19]~combout\ = (\u2|ch6_reg\(3) & ((\u2|ch6_reg\(2)) # ((\u2|ch6_reg\(1) & \u2|ch6_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(3),
	datab => \u2|ch6_reg\(1),
	datac => \u2|ch6_reg\(0),
	datad => \u2|ch6_reg\(2),
	combout => \u2|Mult5|mult_core|romout[0][19]~combout\);

-- Location: LCCOMB_X26_Y16_N8
\u2|Mult5|mult_core|romout[3][17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[3][17]~combout\ = \u2|ch6_reg\(15) $ (((\u2|ch6_reg\(13) & (\u2|ch6_reg\(12) & !\u2|ch6_reg\(14))) # (!\u2|ch6_reg\(13) & ((\u2|ch6_reg\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(15),
	datab => \u2|ch6_reg\(13),
	datac => \u2|ch6_reg\(12),
	datad => \u2|ch6_reg\(14),
	combout => \u2|Mult5|mult_core|romout[3][17]~combout\);

-- Location: LCCOMB_X12_Y14_N8
\u2|Mult7|mult_core|romout[2][19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[2][19]~combout\ = (\u2|ch8_reg\(11) & ((\u2|ch8_reg\(10)) # ((\u2|ch8_reg\(8) & \u2|ch8_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(8),
	datab => \u2|ch8_reg\(11),
	datac => \u2|ch8_reg\(10),
	datad => \u2|ch8_reg\(9),
	combout => \u2|Mult7|mult_core|romout[2][19]~combout\);

-- Location: LCCOMB_X12_Y14_N2
\u2|Mult7|mult_core|romout[2][18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[2][18]~combout\ = (\u2|ch8_reg\(11) & (!\u2|ch8_reg\(10) & ((!\u2|ch8_reg\(9)) # (!\u2|ch8_reg\(8))))) # (!\u2|ch8_reg\(11) & (((\u2|ch8_reg\(10) & \u2|ch8_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(8),
	datab => \u2|ch8_reg\(11),
	datac => \u2|ch8_reg\(10),
	datad => \u2|ch8_reg\(9),
	combout => \u2|Mult7|mult_core|romout[2][18]~combout\);

-- Location: LCCOMB_X12_Y16_N24
\u2|Mult7|mult_core|romout[2][17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[2][17]~combout\ = \u2|ch8_reg\(11) $ (((\u2|ch8_reg\(9) & (!\u2|ch8_reg\(10) & \u2|ch8_reg\(8))) # (!\u2|ch8_reg\(9) & (\u2|ch8_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(9),
	datab => \u2|ch8_reg\(11),
	datac => \u2|ch8_reg\(10),
	datad => \u2|ch8_reg\(8),
	combout => \u2|Mult7|mult_core|romout[2][17]~combout\);

-- Location: LCCOMB_X14_Y16_N30
\u2|Mult7|mult_core|romout[3][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[3][12]~combout\ = (\u2|ch8_reg\(13) & (\u2|ch8_reg\(14) & ((\u2|ch8_reg\(12)) # (!\u2|ch8_reg\(15))))) # (!\u2|ch8_reg\(13) & ((\u2|ch8_reg\(14) & (\u2|ch8_reg\(12) & !\u2|ch8_reg\(15))) # (!\u2|ch8_reg\(14) & 
-- ((\u2|ch8_reg\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(13),
	datab => \u2|ch8_reg\(14),
	datac => \u2|ch8_reg\(12),
	datad => \u2|ch8_reg\(15),
	combout => \u2|Mult7|mult_core|romout[3][12]~combout\);

-- Location: LCCOMB_X13_Y15_N4
\u2|Mult7|mult_core|romout[2][15]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[2][15]~19_combout\ = \u2|ch8_reg\(8) $ (\u2|ch8_reg\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch8_reg\(8),
	datad => \u2|ch8_reg\(9),
	combout => \u2|Mult7|mult_core|romout[2][15]~19_combout\);

-- Location: LCCOMB_X12_Y16_N18
\u2|Mult7|mult_core|romout[2][13]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[2][13]~21_combout\ = (\u2|ch8_reg\(11) & ((\u2|ch8_reg\(9)) # (\u2|ch8_reg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(9),
	datab => \u2|ch8_reg\(11),
	datac => \u2|ch8_reg\(10),
	combout => \u2|Mult7|mult_core|romout[2][13]~21_combout\);

-- Location: LCCOMB_X12_Y16_N12
\u2|Mult7|mult_core|romout[2][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[2][12]~combout\ = (\u2|ch8_reg\(9) & (\u2|ch8_reg\(10) & ((\u2|ch8_reg\(8)) # (!\u2|ch8_reg\(11))))) # (!\u2|ch8_reg\(9) & ((\u2|ch8_reg\(11) & (!\u2|ch8_reg\(10))) # (!\u2|ch8_reg\(11) & (\u2|ch8_reg\(10) & \u2|ch8_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(9),
	datab => \u2|ch8_reg\(11),
	datac => \u2|ch8_reg\(10),
	datad => \u2|ch8_reg\(8),
	combout => \u2|Mult7|mult_core|romout[2][12]~combout\);

-- Location: LCCOMB_X12_Y16_N14
\u2|Mult7|mult_core|romout[2][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[2][11]~combout\ = (\u2|ch8_reg\(9) & ((\u2|ch8_reg\(11) & (\u2|ch8_reg\(10) & !\u2|ch8_reg\(8))) # (!\u2|ch8_reg\(11) & (!\u2|ch8_reg\(10) & \u2|ch8_reg\(8))))) # (!\u2|ch8_reg\(9) & (\u2|ch8_reg\(11) $ (((\u2|ch8_reg\(10) & 
-- !\u2|ch8_reg\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(9),
	datab => \u2|ch8_reg\(11),
	datac => \u2|ch8_reg\(10),
	datad => \u2|ch8_reg\(8),
	combout => \u2|Mult7|mult_core|romout[2][11]~combout\);

-- Location: LCCOMB_X11_Y17_N14
\u2|Mult7|mult_core|romout[1][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[1][16]~combout\ = \u2|ch8_reg\(6) $ (((\u2|ch8_reg\(5) & !\u2|ch8_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch8_reg\(5),
	datac => \u2|ch8_reg\(4),
	datad => \u2|ch8_reg\(6),
	combout => \u2|Mult7|mult_core|romout[1][16]~combout\);

-- Location: LCCOMB_X11_Y17_N0
\u2|Mult7|mult_core|romout[1][15]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[1][15]~25_combout\ = \u2|ch8_reg\(4) $ (\u2|ch8_reg\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch8_reg\(4),
	datad => \u2|ch8_reg\(5),
	combout => \u2|Mult7|mult_core|romout[1][15]~25_combout\);

-- Location: LCCOMB_X14_Y16_N20
\u2|Mult7|mult_core|romout[3][17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[3][17]~combout\ = \u2|ch8_reg\(15) $ (((\u2|ch8_reg\(13) & (!\u2|ch8_reg\(14) & \u2|ch8_reg\(12))) # (!\u2|ch8_reg\(13) & (\u2|ch8_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(13),
	datab => \u2|ch8_reg\(14),
	datac => \u2|ch8_reg\(12),
	datad => \u2|ch8_reg\(15),
	combout => \u2|Mult7|mult_core|romout[3][17]~combout\);

-- Location: LCCOMB_X19_Y3_N22
\u2|Mult3|mult_core|romout[3][16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[3][16]~16_combout\ = \u2|ch4_reg\(14) $ (((\u2|ch4_reg\(13) & !\u2|ch4_reg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(13),
	datab => \u2|ch4_reg\(14),
	datad => \u2|ch4_reg\(12),
	combout => \u2|Mult3|mult_core|romout[3][16]~16_combout\);

-- Location: LCCOMB_X21_Y3_N30
\u2|Mult3|mult_core|romout[3][15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[3][15]~17_combout\ = \u2|ch4_reg\(12) $ (\u2|ch4_reg\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch4_reg\(12),
	datad => \u2|ch4_reg\(13),
	combout => \u2|Mult3|mult_core|romout[3][15]~17_combout\);

-- Location: LCCOMB_X18_Y3_N28
\u2|Mult3|mult_core|romout[2][18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[2][18]~combout\ = (\u2|ch4_reg\(11) & (!\u2|ch4_reg\(10) & ((!\u2|ch4_reg\(9)) # (!\u2|ch4_reg\(8))))) # (!\u2|ch4_reg\(11) & (((\u2|ch4_reg\(9) & \u2|ch4_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(8),
	datab => \u2|ch4_reg\(11),
	datac => \u2|ch4_reg\(9),
	datad => \u2|ch4_reg\(10),
	combout => \u2|Mult3|mult_core|romout[2][18]~combout\);

-- Location: LCCOMB_X19_Y3_N20
\u2|Mult3|mult_core|romout[3][13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[3][13]~18_combout\ = (\u2|ch4_reg\(15) & ((\u2|ch4_reg\(13)) # (\u2|ch4_reg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(13),
	datac => \u2|ch4_reg\(15),
	datad => \u2|ch4_reg\(14),
	combout => \u2|Mult3|mult_core|romout[3][13]~18_combout\);

-- Location: LCCOMB_X19_Y3_N26
\u2|Mult3|mult_core|romout[3][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[3][12]~combout\ = (\u2|ch4_reg\(13) & (\u2|ch4_reg\(14) & ((\u2|ch4_reg\(12)) # (!\u2|ch4_reg\(15))))) # (!\u2|ch4_reg\(13) & ((\u2|ch4_reg\(14) & (!\u2|ch4_reg\(15) & \u2|ch4_reg\(12))) # (!\u2|ch4_reg\(14) & 
-- (\u2|ch4_reg\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(13),
	datab => \u2|ch4_reg\(14),
	datac => \u2|ch4_reg\(15),
	datad => \u2|ch4_reg\(12),
	combout => \u2|Mult3|mult_core|romout[3][12]~combout\);

-- Location: LCCOMB_X19_Y3_N4
\u2|Mult3|mult_core|romout[3][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[3][11]~combout\ = (\u2|ch4_reg\(13) & ((\u2|ch4_reg\(14) & (\u2|ch4_reg\(15) & !\u2|ch4_reg\(12))) # (!\u2|ch4_reg\(14) & (!\u2|ch4_reg\(15) & \u2|ch4_reg\(12))))) # (!\u2|ch4_reg\(13) & (\u2|ch4_reg\(15) $ (((\u2|ch4_reg\(14) & 
-- !\u2|ch4_reg\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(13),
	datab => \u2|ch4_reg\(14),
	datac => \u2|ch4_reg\(15),
	datad => \u2|ch4_reg\(12),
	combout => \u2|Mult3|mult_core|romout[3][11]~combout\);

-- Location: LCCOMB_X19_Y3_N12
\u2|Mult3|mult_core|romout[3][9]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[3][9]~21_combout\ = (\u2|ch4_reg\(13) & ((\u2|ch4_reg\(14) & ((!\u2|ch4_reg\(12)) # (!\u2|ch4_reg\(15)))) # (!\u2|ch4_reg\(14) & (!\u2|ch4_reg\(15) & !\u2|ch4_reg\(12))))) # (!\u2|ch4_reg\(13) & (\u2|ch4_reg\(15) $ 
-- (((!\u2|ch4_reg\(14) & \u2|ch4_reg\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(13),
	datab => \u2|ch4_reg\(14),
	datac => \u2|ch4_reg\(15),
	datad => \u2|ch4_reg\(12),
	combout => \u2|Mult3|mult_core|romout[3][9]~21_combout\);

-- Location: LCCOMB_X18_Y3_N12
\u2|Mult3|mult_core|romout[2][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[2][12]~combout\ = (\u2|ch4_reg\(11) & ((\u2|ch4_reg\(9) & (\u2|ch4_reg\(8) & \u2|ch4_reg\(10))) # (!\u2|ch4_reg\(9) & ((!\u2|ch4_reg\(10)))))) # (!\u2|ch4_reg\(11) & (\u2|ch4_reg\(10) & ((\u2|ch4_reg\(8)) # (\u2|ch4_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(8),
	datab => \u2|ch4_reg\(11),
	datac => \u2|ch4_reg\(9),
	datad => \u2|ch4_reg\(10),
	combout => \u2|Mult3|mult_core|romout[2][12]~combout\);

-- Location: LCCOMB_X19_Y3_N28
\u2|Mult3|mult_core|romout[3][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[3][7]~combout\ = \u2|ch4_reg\(13) $ (\u2|ch4_reg\(15) $ (((\u2|ch4_reg\(14) & \u2|ch4_reg\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(13),
	datab => \u2|ch4_reg\(14),
	datac => \u2|ch4_reg\(15),
	datad => \u2|ch4_reg\(12),
	combout => \u2|Mult3|mult_core|romout[3][7]~combout\);

-- Location: LCCOMB_X21_Y5_N10
\u2|Mult3|mult_core|romout[1][18]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[1][18]~24_combout\ = (\u2|ch4_reg\(6) & (\u2|ch4_reg\(5) & ((!\u2|ch4_reg\(7))))) # (!\u2|ch4_reg\(6) & (\u2|ch4_reg\(7) & ((!\u2|ch4_reg\(4)) # (!\u2|ch4_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(5),
	datab => \u2|ch4_reg\(4),
	datac => \u2|ch4_reg\(6),
	datad => \u2|ch4_reg\(7),
	combout => \u2|Mult3|mult_core|romout[1][18]~24_combout\);

-- Location: LCCOMB_X21_Y5_N8
\u2|Mult3|mult_core|romout[1][17]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[1][17]~25_combout\ = \u2|ch4_reg\(7) $ (((\u2|ch4_reg\(5) & (\u2|ch4_reg\(4) & !\u2|ch4_reg\(6))) # (!\u2|ch4_reg\(5) & ((\u2|ch4_reg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(5),
	datab => \u2|ch4_reg\(4),
	datac => \u2|ch4_reg\(6),
	datad => \u2|ch4_reg\(7),
	combout => \u2|Mult3|mult_core|romout[1][17]~25_combout\);

-- Location: LCCOMB_X21_Y5_N26
\u2|Mult3|mult_core|romout[1][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[1][16]~combout\ = \u2|ch4_reg\(6) $ (((\u2|ch4_reg\(5) & !\u2|ch4_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(5),
	datab => \u2|ch4_reg\(4),
	datac => \u2|ch4_reg\(6),
	combout => \u2|Mult3|mult_core|romout[1][16]~combout\);

-- Location: LCCOMB_X19_Y5_N16
\u2|Mult3|mult_core|romout[0][19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[0][19]~combout\ = (\u2|ch4_reg\(3) & ((\u2|ch4_reg\(2)) # ((\u2|ch4_reg\(0) & \u2|ch4_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(0),
	datab => \u2|ch4_reg\(2),
	datac => \u2|ch4_reg\(3),
	datad => \u2|ch4_reg\(1),
	combout => \u2|Mult3|mult_core|romout[0][19]~combout\);

-- Location: LCCOMB_X19_Y3_N6
\u2|Mult3|mult_core|romout[3][17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[3][17]~combout\ = \u2|ch4_reg\(15) $ (((\u2|ch4_reg\(13) & (!\u2|ch4_reg\(14) & \u2|ch4_reg\(12))) # (!\u2|ch4_reg\(13) & (\u2|ch4_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(13),
	datab => \u2|ch4_reg\(14),
	datac => \u2|ch4_reg\(15),
	datad => \u2|ch4_reg\(12),
	combout => \u2|Mult3|mult_core|romout[3][17]~combout\);

-- Location: LCCOMB_X19_Y3_N8
\u2|Mult3|mult_core|romout[3][18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[3][18]~combout\ = (\u2|ch4_reg\(14) & (\u2|ch4_reg\(13) & (!\u2|ch4_reg\(15)))) # (!\u2|ch4_reg\(14) & (\u2|ch4_reg\(15) & ((!\u2|ch4_reg\(12)) # (!\u2|ch4_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(13),
	datab => \u2|ch4_reg\(14),
	datac => \u2|ch4_reg\(15),
	datad => \u2|ch4_reg\(12),
	combout => \u2|Mult3|mult_core|romout[3][18]~combout\);

-- Location: LCCOMB_X23_Y5_N20
\u2|Mult0|mult_core|romout[0][19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[0][19]~combout\ = (\u2|ch1_reg\(3) & ((\u2|ch1_reg\(2)) # ((\u2|ch1_reg\(0) & \u2|ch1_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(0),
	datab => \u2|ch1_reg\(3),
	datac => \u2|ch1_reg\(2),
	datad => \u2|ch1_reg\(1),
	combout => \u2|Mult0|mult_core|romout[0][19]~combout\);

-- Location: LCCOMB_X25_Y4_N10
\u2|Mult0|mult_core|romout[2][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[2][11]~combout\ = (\u2|ch1_reg\(9) & ((\u2|ch1_reg\(11) & (\u2|ch1_reg\(10) & !\u2|ch1_reg\(8))) # (!\u2|ch1_reg\(11) & (!\u2|ch1_reg\(10) & \u2|ch1_reg\(8))))) # (!\u2|ch1_reg\(9) & (\u2|ch1_reg\(11) $ (((\u2|ch1_reg\(10) & 
-- !\u2|ch1_reg\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(9),
	datab => \u2|ch1_reg\(11),
	datac => \u2|ch1_reg\(10),
	datad => \u2|ch1_reg\(8),
	combout => \u2|Mult0|mult_core|romout[2][11]~combout\);

-- Location: LCCOMB_X23_Y5_N18
\u2|Mult0|mult_core|romout[1][16]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[1][16]~12_combout\ = \u2|ch1_reg\(6) $ (((!\u2|ch1_reg\(4) & \u2|ch1_reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(4),
	datac => \u2|ch1_reg\(6),
	datad => \u2|ch1_reg\(5),
	combout => \u2|Mult0|mult_core|romout[1][16]~12_combout\);

-- Location: LCCOMB_X25_Y4_N0
\u2|Mult0|mult_core|romout[2][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[2][12]~combout\ = (\u2|ch1_reg\(9) & (\u2|ch1_reg\(10) & ((\u2|ch1_reg\(8)) # (!\u2|ch1_reg\(11))))) # (!\u2|ch1_reg\(9) & ((\u2|ch1_reg\(11) & (!\u2|ch1_reg\(10))) # (!\u2|ch1_reg\(11) & (\u2|ch1_reg\(10) & \u2|ch1_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(9),
	datab => \u2|ch1_reg\(11),
	datac => \u2|ch1_reg\(10),
	datad => \u2|ch1_reg\(8),
	combout => \u2|Mult0|mult_core|romout[2][12]~combout\);

-- Location: LCCOMB_X26_Y5_N6
\u2|Mult0|mult_core|romout[1][17]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[1][17]~14_combout\ = \u2|ch1_reg\(7) $ (((\u2|ch1_reg\(5) & (!\u2|ch1_reg\(6) & \u2|ch1_reg\(4))) # (!\u2|ch1_reg\(5) & (\u2|ch1_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(7),
	datab => \u2|ch1_reg\(5),
	datac => \u2|ch1_reg\(6),
	datad => \u2|ch1_reg\(4),
	combout => \u2|Mult0|mult_core|romout[1][17]~14_combout\);

-- Location: LCCOMB_X25_Y3_N8
\u2|Mult0|mult_core|romout[2][13]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[2][13]~15_combout\ = (\u2|ch1_reg\(11) & ((\u2|ch1_reg\(9)) # (\u2|ch1_reg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(9),
	datab => \u2|ch1_reg\(10),
	datad => \u2|ch1_reg\(11),
	combout => \u2|Mult0|mult_core|romout[2][13]~15_combout\);

-- Location: LCCOMB_X24_Y5_N2
\u2|Mult0|mult_core|romout[1][18]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[1][18]~16_combout\ = (\u2|ch1_reg\(6) & (!\u2|ch1_reg\(7) & (\u2|ch1_reg\(5)))) # (!\u2|ch1_reg\(6) & (\u2|ch1_reg\(7) & ((!\u2|ch1_reg\(4)) # (!\u2|ch1_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(6),
	datab => \u2|ch1_reg\(7),
	datac => \u2|ch1_reg\(5),
	datad => \u2|ch1_reg\(4),
	combout => \u2|Mult0|mult_core|romout[1][18]~16_combout\);

-- Location: LCCOMB_X25_Y3_N26
\u2|Mult0|mult_core|romout[3][10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[3][10]~17_combout\ = (\u2|ch1_reg\(13) & (\u2|ch1_reg\(15) $ (\u2|ch1_reg\(12) $ (!\u2|ch1_reg\(14))))) # (!\u2|ch1_reg\(13) & ((\u2|ch1_reg\(12) & (\u2|ch1_reg\(15) & !\u2|ch1_reg\(14))) # (!\u2|ch1_reg\(12) & 
-- ((\u2|ch1_reg\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(13),
	datab => \u2|ch1_reg\(15),
	datac => \u2|ch1_reg\(12),
	datad => \u2|ch1_reg\(14),
	combout => \u2|Mult0|mult_core|romout[3][10]~17_combout\);

-- Location: LCCOMB_X26_Y5_N4
\u2|Mult0|mult_core|romout[1][19]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[1][19]~18_combout\ = (\u2|ch1_reg\(7) & ((\u2|ch1_reg\(6)) # ((\u2|ch1_reg\(5) & \u2|ch1_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(7),
	datab => \u2|ch1_reg\(5),
	datac => \u2|ch1_reg\(6),
	datad => \u2|ch1_reg\(4),
	combout => \u2|Mult0|mult_core|romout[1][19]~18_combout\);

-- Location: LCCOMB_X25_Y3_N2
\u2|Mult0|mult_core|romout[2][15]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[2][15]~19_combout\ = \u2|ch1_reg\(8) $ (\u2|ch1_reg\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(8),
	datac => \u2|ch1_reg\(9),
	combout => \u2|Mult0|mult_core|romout[2][15]~19_combout\);

-- Location: LCCOMB_X25_Y3_N14
\u2|Mult0|mult_core|romout[2][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[2][16]~combout\ = \u2|ch1_reg\(10) $ (((\u2|ch1_reg\(9) & !\u2|ch1_reg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(9),
	datac => \u2|ch1_reg\(8),
	datad => \u2|ch1_reg\(10),
	combout => \u2|Mult0|mult_core|romout[2][16]~combout\);

-- Location: LCCOMB_X25_Y3_N0
\u2|Mult0|mult_core|romout[3][13]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[3][13]~20_combout\ = (\u2|ch1_reg\(15) & ((\u2|ch1_reg\(13)) # (\u2|ch1_reg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch1_reg\(15),
	datac => \u2|ch1_reg\(13),
	datad => \u2|ch1_reg\(14),
	combout => \u2|Mult0|mult_core|romout[3][13]~20_combout\);

-- Location: LCCOMB_X26_Y4_N30
\u2|Mult0|mult_core|romout[2][18]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[2][18]~21_combout\ = (\u2|ch1_reg\(10) & (\u2|ch1_reg\(9) & (!\u2|ch1_reg\(11)))) # (!\u2|ch1_reg\(10) & (\u2|ch1_reg\(11) & ((!\u2|ch1_reg\(8)) # (!\u2|ch1_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(10),
	datab => \u2|ch1_reg\(9),
	datac => \u2|ch1_reg\(11),
	datad => \u2|ch1_reg\(8),
	combout => \u2|Mult0|mult_core|romout[2][18]~21_combout\);

-- Location: LCCOMB_X25_Y4_N2
\u2|Mult0|mult_core|romout[2][19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[2][19]~combout\ = (\u2|ch1_reg\(11) & ((\u2|ch1_reg\(10)) # ((\u2|ch1_reg\(9) & \u2|ch1_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(9),
	datab => \u2|ch1_reg\(11),
	datac => \u2|ch1_reg\(10),
	datad => \u2|ch1_reg\(8),
	combout => \u2|Mult0|mult_core|romout[2][19]~combout\);

-- Location: LCCOMB_X25_Y3_N10
\u2|Mult0|mult_core|romout[3][16]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[3][16]~23_combout\ = \u2|ch1_reg\(14) $ (((\u2|ch1_reg\(13) & !\u2|ch1_reg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(13),
	datac => \u2|ch1_reg\(12),
	datad => \u2|ch1_reg\(14),
	combout => \u2|Mult0|mult_core|romout[3][16]~23_combout\);

-- Location: LCCOMB_X25_Y3_N12
\u2|Mult0|mult_core|romout[3][17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[3][17]~combout\ = \u2|ch1_reg\(15) $ (((\u2|ch1_reg\(13) & (\u2|ch1_reg\(12) & !\u2|ch1_reg\(14))) # (!\u2|ch1_reg\(13) & ((\u2|ch1_reg\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(13),
	datab => \u2|ch1_reg\(15),
	datac => \u2|ch1_reg\(12),
	datad => \u2|ch1_reg\(14),
	combout => \u2|Mult0|mult_core|romout[3][17]~combout\);

-- Location: LCCOMB_X10_Y9_N22
\u2|Mult2|mult_core|romout[1][15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[1][15]~16_combout\ = \u2|ch3_reg\(4) $ (\u2|ch3_reg\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch3_reg\(4),
	datad => \u2|ch3_reg\(5),
	combout => \u2|Mult2|mult_core|romout[1][15]~16_combout\);

-- Location: LCCOMB_X8_Y9_N2
\u2|Mult2|mult_core|romout[3][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[3][7]~combout\ = \u2|ch3_reg\(13) $ (\u2|ch3_reg\(15) $ (((\u2|ch3_reg\(12) & \u2|ch3_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(12),
	datab => \u2|ch3_reg\(13),
	datac => \u2|ch3_reg\(14),
	datad => \u2|ch3_reg\(15),
	combout => \u2|Mult2|mult_core|romout[3][7]~combout\);

-- Location: LCCOMB_X6_Y9_N2
\u2|Mult2|mult_core|romout[2][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[2][12]~combout\ = (\u2|ch3_reg\(10) & ((\u2|ch3_reg\(8) & ((\u2|ch3_reg\(9)) # (!\u2|ch3_reg\(11)))) # (!\u2|ch3_reg\(8) & (\u2|ch3_reg\(9) & !\u2|ch3_reg\(11))))) # (!\u2|ch3_reg\(10) & (((!\u2|ch3_reg\(9) & 
-- \u2|ch3_reg\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(8),
	datab => \u2|ch3_reg\(10),
	datac => \u2|ch3_reg\(9),
	datad => \u2|ch3_reg\(11),
	combout => \u2|Mult2|mult_core|romout[2][12]~combout\);

-- Location: LCCOMB_X10_Y9_N26
\u2|Mult2|mult_core|romout[1][17]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[1][17]~19_combout\ = \u2|ch3_reg\(7) $ (((\u2|ch3_reg\(5) & (\u2|ch3_reg\(4) & !\u2|ch3_reg\(6))) # (!\u2|ch3_reg\(5) & ((\u2|ch3_reg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(5),
	datab => \u2|ch3_reg\(4),
	datac => \u2|ch3_reg\(7),
	datad => \u2|ch3_reg\(6),
	combout => \u2|Mult2|mult_core|romout[1][17]~19_combout\);

-- Location: LCCOMB_X6_Y9_N28
\u2|Mult2|mult_core|romout[2][13]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[2][13]~20_combout\ = (\u2|ch3_reg\(11) & ((\u2|ch3_reg\(10)) # (\u2|ch3_reg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch3_reg\(10),
	datac => \u2|ch3_reg\(9),
	datad => \u2|ch3_reg\(11),
	combout => \u2|Mult2|mult_core|romout[2][13]~20_combout\);

-- Location: LCCOMB_X10_Y9_N20
\u2|Mult2|mult_core|romout[1][18]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[1][18]~21_combout\ = (\u2|ch3_reg\(7) & (!\u2|ch3_reg\(6) & ((!\u2|ch3_reg\(4)) # (!\u2|ch3_reg\(5))))) # (!\u2|ch3_reg\(7) & (\u2|ch3_reg\(5) & ((\u2|ch3_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(5),
	datab => \u2|ch3_reg\(4),
	datac => \u2|ch3_reg\(7),
	datad => \u2|ch3_reg\(6),
	combout => \u2|Mult2|mult_core|romout[1][18]~21_combout\);

-- Location: LCCOMB_X10_Y9_N14
\u2|Mult2|mult_core|romout[1][19]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[1][19]~23_combout\ = (\u2|ch3_reg\(7) & ((\u2|ch3_reg\(6)) # ((\u2|ch3_reg\(5) & \u2|ch3_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(5),
	datab => \u2|ch3_reg\(4),
	datac => \u2|ch3_reg\(7),
	datad => \u2|ch3_reg\(6),
	combout => \u2|Mult2|mult_core|romout[1][19]~23_combout\);

-- Location: LCCOMB_X8_Y9_N6
\u2|Mult2|mult_core|romout[3][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[3][11]~combout\ = (\u2|ch3_reg\(13) & ((\u2|ch3_reg\(12) & (!\u2|ch3_reg\(14) & !\u2|ch3_reg\(15))) # (!\u2|ch3_reg\(12) & (\u2|ch3_reg\(14) & \u2|ch3_reg\(15))))) # (!\u2|ch3_reg\(13) & (\u2|ch3_reg\(15) $ (((!\u2|ch3_reg\(12) 
-- & \u2|ch3_reg\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(12),
	datab => \u2|ch3_reg\(13),
	datac => \u2|ch3_reg\(14),
	datad => \u2|ch3_reg\(15),
	combout => \u2|Mult2|mult_core|romout[3][11]~combout\);

-- Location: LCCOMB_X6_Y9_N16
\u2|Mult2|mult_core|romout[2][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[2][16]~combout\ = \u2|ch3_reg\(10) $ (((!\u2|ch3_reg\(8) & \u2|ch3_reg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(8),
	datab => \u2|ch3_reg\(10),
	datac => \u2|ch3_reg\(9),
	combout => \u2|Mult2|mult_core|romout[2][16]~combout\);

-- Location: LCCOMB_X6_Y9_N8
\u2|Mult2|mult_core|romout[2][17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[2][17]~combout\ = \u2|ch3_reg\(11) $ (((\u2|ch3_reg\(10) & ((!\u2|ch3_reg\(9)))) # (!\u2|ch3_reg\(10) & (\u2|ch3_reg\(8) & \u2|ch3_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(8),
	datab => \u2|ch3_reg\(10),
	datac => \u2|ch3_reg\(9),
	datad => \u2|ch3_reg\(11),
	combout => \u2|Mult2|mult_core|romout[2][17]~combout\);

-- Location: LCCOMB_X7_Y9_N30
\u2|Mult2|mult_core|romout[3][15]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[3][15]~27_combout\ = \u2|ch3_reg\(13) $ (\u2|ch3_reg\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch3_reg\(13),
	datad => \u2|ch3_reg\(12),
	combout => \u2|Mult2|mult_core|romout[3][15]~27_combout\);

-- Location: LCCOMB_X6_Y9_N20
\u2|Mult2|mult_core|romout[2][19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[2][19]~combout\ = (\u2|ch3_reg\(11) & ((\u2|ch3_reg\(10)) # ((\u2|ch3_reg\(8) & \u2|ch3_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(8),
	datab => \u2|ch3_reg\(10),
	datac => \u2|ch3_reg\(9),
	datad => \u2|ch3_reg\(11),
	combout => \u2|Mult2|mult_core|romout[2][19]~combout\);

-- Location: LCCOMB_X6_Y9_N10
\u2|Mult2|mult_core|romout[3][16]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[3][16]~28_combout\ = \u2|ch3_reg\(14) $ (((\u2|ch3_reg\(13) & !\u2|ch3_reg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch3_reg\(14),
	datac => \u2|ch3_reg\(13),
	datad => \u2|ch3_reg\(12),
	combout => \u2|Mult2|mult_core|romout[3][16]~28_combout\);

-- Location: LCCOMB_X6_Y9_N12
\u2|Mult2|mult_core|romout[3][17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[3][17]~combout\ = \u2|ch3_reg\(15) $ (((\u2|ch3_reg\(14) & ((!\u2|ch3_reg\(13)))) # (!\u2|ch3_reg\(14) & (\u2|ch3_reg\(12) & \u2|ch3_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(12),
	datab => \u2|ch3_reg\(14),
	datac => \u2|ch3_reg\(13),
	datad => \u2|ch3_reg\(15),
	combout => \u2|Mult2|mult_core|romout[3][17]~combout\);

-- Location: LCCOMB_X6_Y9_N14
\u2|Mult2|mult_core|romout[3][18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[3][18]~combout\ = (\u2|ch3_reg\(14) & (((\u2|ch3_reg\(13) & !\u2|ch3_reg\(15))))) # (!\u2|ch3_reg\(14) & (\u2|ch3_reg\(15) & ((!\u2|ch3_reg\(13)) # (!\u2|ch3_reg\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(12),
	datab => \u2|ch3_reg\(14),
	datac => \u2|ch3_reg\(13),
	datad => \u2|ch3_reg\(15),
	combout => \u2|Mult2|mult_core|romout[3][18]~combout\);

-- Location: LCCOMB_X18_Y2_N30
\u2|Mult1|mult_core|romout[3][15]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[3][15]~11_combout\ = \u2|ch2_reg\(13) $ (\u2|ch2_reg\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(13),
	datad => \u2|ch2_reg\(12),
	combout => \u2|Mult1|mult_core|romout[3][15]~11_combout\);

-- Location: FF_X18_Y5_N11
\u2|ch2_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_reg~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_reg\(15));

-- Location: LCCOMB_X16_Y2_N26
\u2|Mult1|mult_core|romout[2][17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[2][17]~combout\ = \u2|ch2_reg\(11) $ (((\u2|ch2_reg\(10) & ((!\u2|ch2_reg\(9)))) # (!\u2|ch2_reg\(10) & (\u2|ch2_reg\(8) & \u2|ch2_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(10),
	datab => \u2|ch2_reg\(8),
	datac => \u2|ch2_reg\(11),
	datad => \u2|ch2_reg\(9),
	combout => \u2|Mult1|mult_core|romout[2][17]~combout\);

-- Location: LCCOMB_X18_Y5_N14
\u2|Mult1|mult_core|romout[3][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[3][12]~combout\ = (\u2|ch2_reg\(15) & ((\u2|ch2_reg\(13) & (\u2|ch2_reg\(14) & \u2|ch2_reg\(12))) # (!\u2|ch2_reg\(13) & (!\u2|ch2_reg\(14))))) # (!\u2|ch2_reg\(15) & (\u2|ch2_reg\(14) & ((\u2|ch2_reg\(13)) # 
-- (\u2|ch2_reg\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(15),
	datab => \u2|ch2_reg\(13),
	datac => \u2|ch2_reg\(14),
	datad => \u2|ch2_reg\(12),
	combout => \u2|Mult1|mult_core|romout[3][12]~combout\);

-- Location: LCCOMB_X17_Y2_N26
\u2|Mult1|mult_core|romout[2][15]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[2][15]~14_combout\ = \u2|ch2_reg\(8) $ (\u2|ch2_reg\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(8),
	datad => \u2|ch2_reg\(9),
	combout => \u2|Mult1|mult_core|romout[2][15]~14_combout\);

-- Location: LCCOMB_X18_Y5_N18
\u2|Mult1|mult_core|romout[3][10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[3][10]~15_combout\ = (\u2|ch2_reg\(15) & ((\u2|ch2_reg\(14) $ (\u2|ch2_reg\(12))))) # (!\u2|ch2_reg\(15) & ((\u2|ch2_reg\(13) & (\u2|ch2_reg\(14) $ (!\u2|ch2_reg\(12)))) # (!\u2|ch2_reg\(13) & (\u2|ch2_reg\(14) & 
-- !\u2|ch2_reg\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(15),
	datab => \u2|ch2_reg\(13),
	datac => \u2|ch2_reg\(14),
	datad => \u2|ch2_reg\(12),
	combout => \u2|Mult1|mult_core|romout[3][10]~15_combout\);

-- Location: LCCOMB_X16_Y2_N22
\u2|Mult1|mult_core|romout[2][13]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[2][13]~16_combout\ = (\u2|ch2_reg\(11) & ((\u2|ch2_reg\(9)) # (\u2|ch2_reg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(11),
	datab => \u2|ch2_reg\(9),
	datad => \u2|ch2_reg\(10),
	combout => \u2|Mult1|mult_core|romout[2][13]~16_combout\);

-- Location: LCCOMB_X16_Y2_N12
\u2|Mult1|mult_core|romout[2][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[2][12]~combout\ = (\u2|ch2_reg\(10) & ((\u2|ch2_reg\(8) & ((\u2|ch2_reg\(9)) # (!\u2|ch2_reg\(11)))) # (!\u2|ch2_reg\(8) & (!\u2|ch2_reg\(11) & \u2|ch2_reg\(9))))) # (!\u2|ch2_reg\(10) & (((\u2|ch2_reg\(11) & 
-- !\u2|ch2_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(10),
	datab => \u2|ch2_reg\(8),
	datac => \u2|ch2_reg\(11),
	datad => \u2|ch2_reg\(9),
	combout => \u2|Mult1|mult_core|romout[2][12]~combout\);

-- Location: LCCOMB_X18_Y5_N4
\u2|Mult1|mult_core|romout[3][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[3][7]~combout\ = \u2|ch2_reg\(15) $ (\u2|ch2_reg\(13) $ (((\u2|ch2_reg\(14) & \u2|ch2_reg\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(15),
	datab => \u2|ch2_reg\(13),
	datac => \u2|ch2_reg\(14),
	datad => \u2|ch2_reg\(12),
	combout => \u2|Mult1|mult_core|romout[3][7]~combout\);

-- Location: LCCOMB_X17_Y4_N30
\u2|Mult1|mult_core|romout[1][19]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[1][19]~18_combout\ = (\u2|ch2_reg\(7) & ((\u2|ch2_reg\(6)) # ((\u2|ch2_reg\(5) & \u2|ch2_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(5),
	datab => \u2|ch2_reg\(6),
	datac => \u2|ch2_reg\(4),
	datad => \u2|ch2_reg\(7),
	combout => \u2|Mult1|mult_core|romout[1][19]~18_combout\);

-- Location: LCCOMB_X17_Y4_N16
\u2|Mult1|mult_core|romout[1][18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[1][18]~19_combout\ = (\u2|ch2_reg\(6) & (\u2|ch2_reg\(5) & ((!\u2|ch2_reg\(7))))) # (!\u2|ch2_reg\(6) & (\u2|ch2_reg\(7) & ((!\u2|ch2_reg\(4)) # (!\u2|ch2_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(5),
	datab => \u2|ch2_reg\(6),
	datac => \u2|ch2_reg\(4),
	datad => \u2|ch2_reg\(7),
	combout => \u2|Mult1|mult_core|romout[1][18]~19_combout\);

-- Location: LCCOMB_X17_Y4_N26
\u2|Mult1|mult_core|romout[1][17]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[1][17]~20_combout\ = \u2|ch2_reg\(7) $ (((\u2|ch2_reg\(5) & (!\u2|ch2_reg\(6) & \u2|ch2_reg\(4))) # (!\u2|ch2_reg\(5) & (\u2|ch2_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(5),
	datab => \u2|ch2_reg\(6),
	datac => \u2|ch2_reg\(4),
	datad => \u2|ch2_reg\(7),
	combout => \u2|Mult1|mult_core|romout[1][17]~20_combout\);

-- Location: LCCOMB_X17_Y4_N20
\u2|Mult1|mult_core|romout[1][16]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[1][16]~21_combout\ = \u2|ch2_reg\(6) $ (((\u2|ch2_reg\(5) & !\u2|ch2_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(5),
	datac => \u2|ch2_reg\(4),
	datad => \u2|ch2_reg\(6),
	combout => \u2|Mult1|mult_core|romout[1][16]~21_combout\);

-- Location: LCCOMB_X17_Y4_N6
\u2|Mult1|mult_core|romout[1][15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[1][15]~22_combout\ = \u2|ch2_reg\(4) $ (\u2|ch2_reg\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch2_reg\(4),
	datad => \u2|ch2_reg\(5),
	combout => \u2|Mult1|mult_core|romout[1][15]~22_combout\);

-- Location: LCCOMB_X18_Y5_N22
\u2|Mult1|mult_core|romout[3][18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[3][18]~combout\ = (\u2|ch2_reg\(15) & (!\u2|ch2_reg\(14) & ((!\u2|ch2_reg\(12)) # (!\u2|ch2_reg\(13))))) # (!\u2|ch2_reg\(15) & (\u2|ch2_reg\(13) & (\u2|ch2_reg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(15),
	datab => \u2|ch2_reg\(13),
	datac => \u2|ch2_reg\(14),
	datad => \u2|ch2_reg\(12),
	combout => \u2|Mult1|mult_core|romout[3][18]~combout\);

-- Location: LCCOMB_X18_Y5_N10
\u2|ch2_reg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_reg~15_combout\ = (!\u1|ad_reset~q\ & (\u1|ad_ch2\(15) & \u2|Add1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch2\(15),
	datad => \u2|Add1~30_combout\,
	combout => \u2|ch2_reg~15_combout\);

-- Location: LCCOMB_X19_Y12_N16
\u3|txdata~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~269_combout\ = (\u3|txdata[2]~109_combout\ & ((\u3|k\(1) & ((\u3|uart_ad[74][2]~combout\) # (\u3|txdata~113_combout\))) # (!\u3|k\(1) & ((!\u3|txdata~113_combout\))))) # (!\u3|txdata[2]~109_combout\ & (((\u3|txdata~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[74][2]~combout\,
	datab => \u3|txdata[2]~109_combout\,
	datac => \u3|k\(1),
	datad => \u3|txdata~113_combout\,
	combout => \u3|txdata~269_combout\);

-- Location: LCCOMB_X19_Y12_N22
\u3|txdata~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~270_combout\ = (\u3|txdata~269_combout\) # ((\u3|txdata~113_combout\ & \u3|uart_ad[88][2]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata~113_combout\,
	datab => \u3|uart_ad[88][2]~combout\,
	datad => \u3|txdata~269_combout\,
	combout => \u3|txdata~270_combout\);

-- Location: LCCOMB_X21_Y7_N16
\u3|txdata~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~271_combout\ = (\u3|k\(0) & ((\u3|k\(4)) # ((!\u3|k\(5)) # (!\u3|k\(1))))) # (!\u3|k\(0) & (!\u3|k\(4) & (\u3|k\(1) $ (!\u3|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(0),
	datab => \u3|k\(4),
	datac => \u3|k\(1),
	datad => \u3|k\(5),
	combout => \u3|txdata~271_combout\);

-- Location: LCCOMB_X21_Y7_N14
\u3|txdata~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~272_combout\ = (\u3|k\(6) & ((\u3|k\(2) & (\u3|txdata~271_combout\ $ (!\u3|k\(0)))) # (!\u3|k\(2) & ((\u3|txdata~271_combout\) # (\u3|k\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(2),
	datab => \u3|txdata~271_combout\,
	datac => \u3|k\(0),
	datad => \u3|k\(6),
	combout => \u3|txdata~272_combout\);

-- Location: LCCOMB_X16_Y13_N18
\u3|uart_ad[65][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[65][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[65][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd5_ist|resb\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|resb\(3),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[65][3]~combout\,
	combout => \u3|uart_ad[65][3]~combout\);

-- Location: LCCOMB_X22_Y16_N24
\u3|uart_ad[89][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[89][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[89][3]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd7_ist|rese\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[89][3]~combout\,
	datac => \u2|bcd7_ist|rese\(3),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[89][3]~combout\);

-- Location: LCCOMB_X21_Y16_N16
\u3|uart_ad[91][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[91][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[91][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd7_ist|resd\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|resd\(3),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[91][3]~combout\,
	combout => \u3|uart_ad[91][3]~combout\);

-- Location: LCCOMB_X25_Y9_N16
\u3|uart_ad[75][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[75][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[75][3]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd6_ist|rese\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[75][3]~combout\,
	datac => \u2|bcd6_ist|rese\(3),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[75][3]~combout\);

-- Location: LCCOMB_X21_Y13_N2
\u3|uart_ad[105][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[105][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[105][3]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd8_ist|resd\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[105][3]~combout\,
	datac => \u2|bcd8_ist|resd\(3),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[105][3]~combout\);

-- Location: LCCOMB_X23_Y8_N4
\u3|uart_ad[61][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[61][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[61][3]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd5_ist|rese\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[61][3]~combout\,
	datac => \u2|bcd5_ist|rese\(3),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[61][3]~combout\);

-- Location: LCCOMB_X29_Y10_N14
\u3|uart_ad[79][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[79][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[79][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd6_ist|resb\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|resb\(3),
	datac => \u3|uart_ad[79][3]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[79][3]~combout\);

-- Location: LCCOMB_X26_Y9_N14
\u3|uart_ad[77][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[77][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[77][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd6_ist|resd\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|resd\(3),
	datac => \u3|uart_ad[77][3]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[77][3]~combout\);

-- Location: LCCOMB_X19_Y15_N24
\u3|uart_ad[93][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[93][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[93][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd7_ist|resb\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|resb\(3),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[93][3]~combout\,
	combout => \u3|uart_ad[93][3]~combout\);

-- Location: LCCOMB_X23_Y10_N0
\u3|uart_ad[47][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[47][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[47][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd4_ist|rese\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|rese\(3),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[47][3]~combout\,
	combout => \u3|uart_ad[47][3]~combout\);

-- Location: LCCOMB_X25_Y10_N24
\u3|uart_ad[9][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[9][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[9][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd1_ist|resb\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|resb\(3),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[9][3]~combout\,
	combout => \u3|uart_ad[9][3]~combout\);

-- Location: LCCOMB_X24_Y8_N4
\u3|uart_ad[63][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[63][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[63][3]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd5_ist|resd\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[63][3]~combout\,
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u2|bcd5_ist|resd\(3),
	combout => \u3|uart_ad[63][3]~combout\);

-- Location: LCCOMB_X13_Y8_N20
\u3|uart_ad[37][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[37][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[37][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd3_ist|resb\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|resb\(3),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[37][3]~combout\,
	combout => \u3|uart_ad[37][3]~combout\);

-- Location: LCCOMB_X22_Y10_N26
\u3|uart_ad[49][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[49][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[49][3]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd4_ist|resd\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[49][3]~combout\,
	datac => \u2|bcd4_ist|resd\(3),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[49][3]~combout\);

-- Location: LCCOMB_X16_Y9_N4
\u3|uart_ad[35][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[35][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[35][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd3_ist|resd\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|resd\(3),
	datac => \u3|uart_ad[35][3]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[35][3]~combout\);

-- Location: LCCOMB_X21_Y9_N30
\u3|uart_ad[33][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[33][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[33][3]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd3_ist|rese\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[33][3]~combout\,
	datac => \u2|bcd3_ist|rese\(3),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[33][3]~combout\);

-- Location: LCCOMB_X18_Y6_N2
\u3|uart_ad[51][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[51][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[51][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd4_ist|resb\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|resb\(3),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[51][3]~combout\,
	combout => \u3|uart_ad[51][3]~combout\);

-- Location: LCCOMB_X24_Y12_N18
\u3|uart_ad[21][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[21][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[21][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd2_ist|resd\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|resd\(3),
	datab => \u3|uart_ad[21][3]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[21][3]~combout\);

-- Location: LCCOMB_X23_Y14_N22
\u3|uart_ad[7][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[7][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[7][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd1_ist|resd\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|resd\(3),
	datac => \u3|uart_ad[7][3]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[7][3]~combout\);

-- Location: LCCOMB_X22_Y14_N30
\u3|uart_ad[5][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[5][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[5][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd1_ist|rese\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rese\(3),
	datac => \u3|uart_ad[5][3]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[5][3]~combout\);

-- Location: LCCOMB_X29_Y13_N22
\u3|uart_ad[23][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[23][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[23][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd2_ist|resb\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|resb\(3),
	datac => \u3|uart_ad[23][3]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[23][3]~combout\);

-- Location: LCCOMB_X23_Y12_N26
\u3|uart_ad[19][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[19][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[19][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd2_ist|rese\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|rese\(3),
	datac => \u3|uart_ad[19][3]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[19][3]~combout\);

-- Location: LCCOMB_X11_Y13_N6
\u3|uart_ad[107][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[107][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[107][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd8_ist|resb\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|resb\(3),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[107][3]~combout\,
	combout => \u3|uart_ad[107][3]~combout\);

-- Location: LCCOMB_X18_Y10_N6
\u3|uart_ad[108][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[108][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[108][3]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd8_ist|resa\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[108][3]~combout\,
	datac => \u2|bcd8_ist|resa\(3),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[108][3]~combout\);

-- Location: LCCOMB_X17_Y11_N18
\u3|uart_ad[24][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[24][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[24][3]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd2_ist|resa\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[24][3]~combout\,
	datac => \u2|bcd2_ist|resa\(3),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[24][3]~combout\);

-- Location: LCCOMB_X17_Y11_N0
\u3|uart_ad[10][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[10][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[10][3]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd1_ist|resa\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[10][3]~combout\,
	datac => \u2|bcd1_ist|resa\(3),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[10][3]~combout\);

-- Location: LCCOMB_X24_Y14_N28
\u3|uart_ad[8][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[8][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[8][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd1_ist|resc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|resc\(3),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[8][3]~combout\,
	combout => \u3|uart_ad[8][3]~combout\);

-- Location: LCCOMB_X17_Y11_N6
\u3|uart_ad[94][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[94][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[94][3]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd7_ist|resa\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[94][3]~combout\,
	datac => \u2|bcd7_ist|resa\(3),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[94][3]~combout\);

-- Location: LCCOMB_X18_Y16_N0
\u3|uart_ad[92][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[92][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[92][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd7_ist|resc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|resc\(3),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[92][3]~combout\,
	combout => \u3|uart_ad[92][3]~combout\);

-- Location: LCCOMB_X17_Y13_N26
\u3|uart_ad[106][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[106][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[106][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd8_ist|resc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|resc\(3),
	datac => \u3|uart_ad[106][3]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[106][3]~combout\);

-- Location: LCCOMB_X29_Y9_N14
\u3|uart_ad[78][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[78][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[78][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd6_ist|resc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|resc\(3),
	datac => \u3|uart_ad[78][3]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[78][3]~combout\);

-- Location: LCCOMB_X18_Y10_N24
\u3|uart_ad[38][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[38][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[38][3]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd3_ist|resa\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[38][3]~combout\,
	datac => \u2|bcd3_ist|resa\(3),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[38][3]~combout\);

-- Location: LCCOMB_X18_Y10_N30
\u3|uart_ad[80][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[80][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[80][3]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd6_ist|resa\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[80][3]~combout\,
	datac => \u2|bcd6_ist|resa\(3),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[80][3]~combout\);

-- Location: LCCOMB_X9_Y6_N0
\u3|uart_ad[64][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[64][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[64][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd5_ist|resc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|resc\(3),
	datab => \u3|uart_ad[64][3]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[64][3]~combout\);

-- Location: LCCOMB_X18_Y8_N0
\u3|uart_ad[66][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[66][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[66][3]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd5_ist|resa\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[66][3]~combout\,
	datac => \u2|bcd5_ist|resa\(3),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[66][3]~combout\);

-- Location: LCCOMB_X28_Y12_N20
\u3|uart_ad[22][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[22][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[22][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd2_ist|resc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|resc\(3),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[22][3]~combout\,
	combout => \u3|uart_ad[22][3]~combout\);

-- Location: LCCOMB_X25_Y6_N24
\u3|uart_ad[50][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[50][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[50][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd4_ist|resc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|resc\(3),
	datac => \u3|uart_ad[50][3]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[50][3]~combout\);

-- Location: LCCOMB_X18_Y9_N4
\u3|uart_ad[52][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[52][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[52][3]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd4_ist|resa\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[52][3]~combout\,
	datac => \u2|bcd4_ist|resa\(3),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[52][3]~combout\);

-- Location: LCCOMB_X18_Y9_N14
\u3|uart_ad[36][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[36][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[36][3]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd3_ist|resc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|resc\(3),
	datac => \u3|uart_ad[36][3]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[36][3]~combout\);

-- Location: LCCOMB_X21_Y13_N24
\u3|uart_ad[103][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[103][3]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[103][3]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd8_ist|rese\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[103][3]~combout\,
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u2|bcd8_ist|rese\(3),
	combout => \u3|uart_ad[103][3]~combout\);

-- Location: LCCOMB_X18_Y8_N22
\u3|uart_ad[88][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[88][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[88][2]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|ch7_sig\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_sig\(2),
	datac => \u3|uart_ad[88][2]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[88][2]~combout\);

-- Location: LCCOMB_X18_Y8_N4
\u3|uart_ad[74][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[74][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[74][2]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|ch6_sig\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch6_sig\(2),
	datac => \u3|uart_ad[74][2]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[74][2]~combout\);

-- Location: LCCOMB_X17_Y13_N4
\u3|uart_ad[106][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[106][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[106][2]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd8_ist|resc\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|resc\(2),
	datac => \u3|uart_ad[106][2]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[106][2]~combout\);

-- Location: LCCOMB_X19_Y12_N2
\u3|uart_ad[80][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[80][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[80][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd6_ist|resa\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[80][2]~combout\,
	datac => \u2|bcd6_ist|resa\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[80][2]~combout\);

-- Location: LCCOMB_X9_Y6_N6
\u3|uart_ad[64][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[64][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[64][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd5_ist|resc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[64][2]~combout\,
	datac => \u2|bcd5_ist|resc\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[64][2]~combout\);

-- Location: LCCOMB_X18_Y8_N12
\u3|uart_ad[94][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[94][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[94][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd7_ist|resa\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[94][2]~combout\,
	datac => \u2|bcd7_ist|resa\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[94][2]~combout\);

-- Location: LCCOMB_X30_Y9_N28
\u3|uart_ad[78][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[78][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[78][2]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd6_ist|resc\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|resc\(2),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[78][2]~combout\,
	combout => \u3|uart_ad[78][2]~combout\);

-- Location: LCCOMB_X11_Y11_N12
\u3|uart_ad[108][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[108][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[108][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd8_ist|resa\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[108][2]~combout\,
	datac => \u2|bcd8_ist|resa\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[108][2]~combout\);

-- Location: LCCOMB_X23_Y14_N8
\u3|uart_ad[7][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[7][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[7][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd1_ist|resd\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[7][2]~combout\,
	datac => \u2|bcd1_ist|resd\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[7][2]~combout\);

-- Location: LCCOMB_X24_Y9_N6
\u3|uart_ad[33][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[33][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[33][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd3_ist|rese\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[33][2]~combout\,
	datac => \u2|bcd3_ist|rese\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[33][2]~combout\);

-- Location: LCCOMB_X23_Y12_N16
\u3|uart_ad[19][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[19][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[19][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd2_ist|rese\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[19][2]~combout\,
	datac => \u2|bcd2_ist|rese\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[19][2]~combout\);

-- Location: LCCOMB_X13_Y8_N6
\u3|uart_ad[37][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[37][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[37][2]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd3_ist|resb\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|resb\(2),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[37][2]~combout\,
	combout => \u3|uart_ad[37][2]~combout\);

-- Location: LCCOMB_X23_Y5_N12
\u3|uart_ad[4][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[4][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[4][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|ch1_sig\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[4][2]~combout\,
	datab => \u2|ch1_sig\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[4][2]~combout\);

-- Location: LCCOMB_X25_Y10_N0
\u3|uart_ad[18][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[18][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[18][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|ch2_sig\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[18][2]~combout\,
	datac => \u2|ch2_sig\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[18][2]~combout\);

-- Location: LCCOMB_X21_Y10_N6
\u3|uart_ad[10][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[10][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[10][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd1_ist|resa\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[10][2]~combout\,
	datac => \u2|bcd1_ist|resa\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[10][2]~combout\);

-- Location: LCCOMB_X21_Y8_N2
\u3|uart_ad[60][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[60][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[60][2]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|ch5_sig\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch5_sig\(2),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[60][2]~combout\,
	combout => \u3|uart_ad[60][2]~combout\);

-- Location: LCCOMB_X19_Y9_N6
\u3|uart_ad[52][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[52][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[52][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd4_ist|resa\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[52][2]~combout\,
	datac => \u2|bcd4_ist|resa\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[52][2]~combout\);

-- Location: LCCOMB_X19_Y8_N10
\u3|uart_ad[66][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[66][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[66][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd5_ist|resa\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[66][1]~combout\,
	datac => \u2|bcd5_ist|resa\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[66][1]~combout\);

-- Location: LCCOMB_X18_Y8_N30
\u3|uart_ad[88][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[88][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[88][1]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (!\u2|ch7_sig\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_sig\(2),
	datac => \u3|uart_ad[88][1]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[88][1]~combout\);

-- Location: LCCOMB_X18_Y8_N8
\u3|uart_ad[74][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[74][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[74][1]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (!\u2|ch6_sig\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch6_sig\(2),
	datac => \u3|uart_ad[74][1]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[74][1]~combout\);

-- Location: LCCOMB_X19_Y12_N0
\u3|uart_ad[106][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[106][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[106][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd8_ist|resc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[106][1]~combout\,
	datac => \u2|bcd8_ist|resc\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[106][1]~combout\);

-- Location: LCCOMB_X19_Y12_N6
\u3|uart_ad[80][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[80][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[80][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd6_ist|resa\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[80][1]~combout\,
	datac => \u2|bcd6_ist|resa\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[80][1]~combout\);

-- Location: LCCOMB_X9_Y6_N20
\u3|uart_ad[64][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[64][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[64][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd5_ist|resc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[64][1]~combout\,
	datac => \u2|bcd5_ist|resc\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[64][1]~combout\);

-- Location: LCCOMB_X21_Y12_N16
\u3|uart_ad[94][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[94][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[94][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd7_ist|resa\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[94][1]~combout\,
	datac => \u2|bcd7_ist|resa\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[94][1]~combout\);

-- Location: LCCOMB_X19_Y16_N22
\u3|uart_ad[92][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[92][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[92][1]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd7_ist|resc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|resc\(1),
	datac => \u3|uart_ad[92][1]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[92][1]~combout\);

-- Location: LCCOMB_X21_Y12_N22
\u3|uart_ad[102][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[102][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[102][1]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (!\u2|ch8_sig\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch8_sig\(2),
	datac => \u3|uart_ad[102][1]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[102][1]~combout\);

-- Location: LCCOMB_X21_Y12_N28
\u3|uart_ad[78][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[78][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[78][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd6_ist|resc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[78][1]~combout\,
	datac => \u2|bcd6_ist|resc\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[78][1]~combout\);

-- Location: LCCOMB_X23_Y13_N6
\u3|uart_ad[91][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[91][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[91][1]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd7_ist|resd\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|resd\(1),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[91][1]~combout\,
	combout => \u3|uart_ad[91][1]~combout\);

-- Location: LCCOMB_X22_Y13_N16
\u3|uart_ad[105][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[105][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[105][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd8_ist|resd\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[105][1]~combout\,
	datac => \u2|bcd8_ist|resd\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[105][1]~combout\);

-- Location: LCCOMB_X29_Y13_N26
\u3|uart_ad[23][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[23][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[23][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd2_ist|resb\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[23][1]~combout\,
	datac => \u2|bcd2_ist|resb\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[23][1]~combout\);

-- Location: LCCOMB_X24_Y9_N22
\u3|uart_ad[49][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[49][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[49][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd4_ist|resd\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[49][1]~combout\,
	datac => \u2|bcd4_ist|resd\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[49][1]~combout\);

-- Location: LCCOMB_X30_Y12_N24
\u3|uart_ad[22][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[22][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[22][1]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd2_ist|resc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|resc\(1),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[22][1]~combout\,
	combout => \u3|uart_ad[22][1]~combout\);

-- Location: LCCOMB_X21_Y10_N10
\u3|uart_ad[10][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[10][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[10][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd1_ist|resa\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[10][1]~combout\,
	datac => \u2|bcd1_ist|resa\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[10][1]~combout\);

-- Location: LCCOMB_X22_Y13_N2
\u3|uart_ad[103][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[103][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[103][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd8_ist|rese\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[103][1]~combout\,
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u2|bcd8_ist|rese\(1),
	combout => \u3|uart_ad[103][1]~combout\);

-- Location: LCCOMB_X23_Y8_N18
\u3|uart_ad[63][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[63][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[63][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd5_ist|resd\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[63][0]~combout\,
	datac => \u2|bcd5_ist|resd\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[63][0]~combout\);

-- Location: LCCOMB_X22_Y12_N10
\u3|uart_ad[51][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[51][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[51][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd4_ist|resb\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[51][0]~combout\,
	datac => \u2|bcd4_ist|resb\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[51][0]~combout\);

-- Location: LCCOMB_X12_Y11_N8
\u3|uart_ad[107][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[107][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[107][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd8_ist|resb\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[107][0]~combout\,
	datac => \u2|bcd8_ist|resb\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[107][0]~combout\);

-- Location: LCCOMB_X17_Y16_N0
\u3|uart_ad[92][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[92][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[92][0]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd7_ist|resc\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|resc\(0),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[92][0]~combout\,
	combout => \u3|uart_ad[92][0]~combout\);

-- Location: LCCOMB_X18_Y13_N20
\u3|uart_ad[106][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[106][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[106][0]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd8_ist|resc\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|resc\(0),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[106][0]~combout\,
	combout => \u3|uart_ad[106][0]~combout\);

-- Location: LCCOMB_X16_Y11_N26
\u3|uart_ad[108][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[108][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[108][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd8_ist|resa\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[108][0]~combout\,
	datac => \u2|bcd8_ist|resa\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[108][0]~combout\);

-- Location: LCCOMB_X16_Y11_N12
\u3|uart_ad[22][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[22][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[22][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd2_ist|resc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[22][0]~combout\,
	datac => \u2|bcd2_ist|resc\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[22][0]~combout\);

-- Location: LCCOMB_X16_Y11_N30
\u3|uart_ad[52][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[52][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[52][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd4_ist|resa\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[52][0]~combout\,
	datac => \u2|bcd4_ist|resa\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[52][0]~combout\);

-- Location: LCCOMB_X22_Y12_N20
\u2|bcd4_ist|resb[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|resb[0]~feeder_combout\ = \u2|bcd4_ist|Add9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd4_ist|Add9~0_combout\,
	combout => \u2|bcd4_ist|resb[0]~feeder_combout\);

-- Location: LCCOMB_X19_Y11_N24
\u2|bcd3_ist|resa[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|resa[0]~feeder_combout\ = \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a20\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a20\,
	combout => \u2|bcd3_ist|resa[0]~feeder_combout\);

-- Location: LCCOMB_X19_Y5_N8
\u2|ch4_sig[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_sig[2]~feeder_combout\ = \u1|ad_ch4\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|ad_ch4\(15),
	combout => \u2|ch4_sig[2]~feeder_combout\);

-- Location: LCCOMB_X16_Y6_N26
\u2|bcd5_ist|rhexc[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|rhexc[13]~feeder_combout\ = \u2|bcd5_ist|rhex[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd5_ist|rhex[2][3]~q\,
	combout => \u2|bcd5_ist|rhexc[13]~feeder_combout\);

-- Location: LCCOMB_X16_Y13_N14
\u2|bcd8_ist|rhexc[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|rhexc[13]~feeder_combout\ = \u2|bcd8_ist|rhex[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd8_ist|rhex[2][3]~q\,
	combout => \u2|bcd8_ist|rhexc[13]~feeder_combout\);

-- Location: LCCOMB_X10_Y8_N30
\u2|bcd3_ist|rhexc[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|rhexc[12]~feeder_combout\ = \u2|bcd3_ist|rhex[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd3_ist|rhex[2][2]~q\,
	combout => \u2|bcd3_ist|rhexc[12]~feeder_combout\);

-- Location: LCCOMB_X10_Y8_N18
\u2|bcd3_ist|rhexc[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|rhexc[13]~feeder_combout\ = \u2|bcd3_ist|rhex[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd3_ist|rhex[2][3]~q\,
	combout => \u2|bcd3_ist|rhexc[13]~feeder_combout\);

-- Location: LCCOMB_X11_Y8_N20
\u2|bcd3_ist|rhexb[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|rhexb[8]~feeder_combout\ = \u2|bcd3_ist|WideOr24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd3_ist|WideOr24~0_combout\,
	combout => \u2|bcd3_ist|rhexb[8]~feeder_combout\);

-- Location: LCCOMB_X12_Y5_N30
\u2|bcd5_ist|rhex[1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|rhex[1][3]~feeder_combout\ = \u2|ch5_vol\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch5_vol\(7),
	combout => \u2|bcd5_ist|rhex[1][3]~feeder_combout\);

-- Location: LCCOMB_X12_Y2_N22
\u2|bcd7_ist|rhex[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|rhex[2][1]~feeder_combout\ = \u2|ch7_vol\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch7_vol\(9),
	combout => \u2|bcd7_ist|rhex[2][1]~feeder_combout\);

-- Location: LCCOMB_X12_Y2_N26
\u2|bcd7_ist|rhex[1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|rhex[1][3]~feeder_combout\ = \u2|ch7_vol\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch7_vol\(7),
	combout => \u2|bcd7_ist|rhex[1][3]~feeder_combout\);

-- Location: LCCOMB_X29_Y11_N8
\u2|bcd6_ist|rhex[2][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|rhex[2][3]~feeder_combout\ = \u2|ch6_vol\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch6_vol\(11),
	combout => \u2|bcd6_ist|rhex[2][3]~feeder_combout\);

-- Location: LCCOMB_X28_Y8_N10
\u2|bcd6_ist|rhex[1][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|rhex[1][1]~feeder_combout\ = \u2|ch6_vol\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch6_vol\(5),
	combout => \u2|bcd6_ist|rhex[1][1]~feeder_combout\);

-- Location: LCCOMB_X17_Y8_N10
\u2|bcd8_ist|rhex[3][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|rhex[3][0]~feeder_combout\ = \u2|ch8_vol\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch8_vol\(12),
	combout => \u2|bcd8_ist|rhex[3][0]~feeder_combout\);

-- Location: LCCOMB_X14_Y14_N8
\u2|bcd8_ist|rhex[1][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|rhex[1][1]~feeder_combout\ = \u2|ch8_vol\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch8_vol\(5),
	combout => \u2|bcd8_ist|rhex[1][1]~feeder_combout\);

-- Location: LCCOMB_X22_Y7_N10
\u2|bcd4_ist|rhex[3][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|rhex[3][3]~feeder_combout\ = \u2|ch4_vol\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch4_vol\(15),
	combout => \u2|bcd4_ist|rhex[3][3]~feeder_combout\);

-- Location: LCCOMB_X26_Y6_N6
\u2|bcd4_ist|rhex[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|rhex[1][0]~feeder_combout\ = \u2|ch4_vol\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch4_vol\(4),
	combout => \u2|bcd4_ist|rhex[1][0]~feeder_combout\);

-- Location: LCCOMB_X9_Y8_N12
\u2|bcd3_ist|rhex[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|rhex[2][1]~feeder_combout\ = \u2|ch3_vol\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch3_vol\(9),
	combout => \u2|bcd3_ist|rhex[2][1]~feeder_combout\);

-- Location: LCCOMB_X16_Y8_N26
\u2|bcd3_ist|rhex[3][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|rhex[3][3]~feeder_combout\ = \u2|ch3_vol\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch3_vol\(15),
	combout => \u2|bcd3_ist|rhex[3][3]~feeder_combout\);

-- Location: LCCOMB_X26_Y9_N16
\u2|bcd2_ist|rhex[3][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|rhex[3][3]~feeder_combout\ = \u2|ch2_vol\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch2_vol\(15),
	combout => \u2|bcd2_ist|rhex[3][3]~feeder_combout\);

-- Location: LCCOMB_X26_Y7_N8
\u2|bcd2_ist|rhex[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|rhex[2][1]~feeder_combout\ = \u2|ch2_vol\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch2_vol\(9),
	combout => \u2|bcd2_ist|rhex[2][1]~feeder_combout\);

-- Location: IOOBUF_X28_Y0_N16
\ad_os[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ad_os[0]~output_o\);

-- Location: IOOBUF_X30_Y0_N16
\ad_os[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ad_os[1]~output_o\);

-- Location: IOOBUF_X23_Y0_N2
\ad_os[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ad_os[2]~output_o\);

-- Location: IOOBUF_X21_Y0_N9
\ad_cs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|ad_cs~q\,
	devoe => ww_devoe,
	o => \ad_cs~output_o\);

-- Location: IOOBUF_X25_Y0_N23
\ad_rd~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|ad_rd~q\,
	devoe => ww_devoe,
	o => \ad_rd~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\ad_reset~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|ad_reset~q\,
	devoe => ww_devoe,
	o => \ad_reset~output_o\);

-- Location: IOOBUF_X28_Y0_N9
\ad_convstab~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|ad_convstab~q\,
	devoe => ww_devoe,
	o => \ad_convstab~output_o\);

-- Location: IOOBUF_X0_Y7_N23
\tx~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u3|u1|tx~q\,
	devoe => ww_devoe,
	o => \tx~output_o\);

-- Location: IOIBUF_X0_Y11_N8
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G2
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X23_Y0_N8
\ad_busy~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ad_busy,
	o => \ad_busy~input_o\);

-- Location: LCCOMB_X12_Y1_N0
\u1|i[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|i[0]~6_combout\ = \u1|i\(0) $ (VCC)
-- \u1|i[0]~7\ = CARRY(\u1|i\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|i\(0),
	datad => VCC,
	combout => \u1|i[0]~6_combout\,
	cout => \u1|i[0]~7\);

-- Location: LCCOMB_X12_Y1_N2
\u1|i[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|i[1]~8_combout\ = (\u1|i\(1) & (!\u1|i[0]~7\)) # (!\u1|i\(1) & ((\u1|i[0]~7\) # (GND)))
-- \u1|i[1]~9\ = CARRY((!\u1|i[0]~7\) # (!\u1|i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|i\(1),
	datad => VCC,
	cin => \u1|i[0]~7\,
	combout => \u1|i[1]~8_combout\,
	cout => \u1|i[1]~9\);

-- Location: LCCOMB_X28_Y14_N0
\u1|cnt[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|cnt[1]~16_combout\ = (\u1|cnt\(0) & (\u1|cnt\(1) $ (VCC))) # (!\u1|cnt\(0) & (\u1|cnt\(1) & VCC))
-- \u1|cnt[1]~17\ = CARRY((\u1|cnt\(0) & \u1|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|cnt\(0),
	datab => \u1|cnt\(1),
	datad => VCC,
	combout => \u1|cnt[1]~16_combout\,
	cout => \u1|cnt[1]~17\);

-- Location: FF_X28_Y14_N1
\u1|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|cnt[1]~16_combout\,
	ena => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|cnt\(1));

-- Location: LCCOMB_X28_Y14_N2
\u1|cnt[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|cnt[2]~18_combout\ = (\u1|cnt\(2) & (!\u1|cnt[1]~17\)) # (!\u1|cnt\(2) & ((\u1|cnt[1]~17\) # (GND)))
-- \u1|cnt[2]~19\ = CARRY((!\u1|cnt[1]~17\) # (!\u1|cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|cnt\(2),
	datad => VCC,
	cin => \u1|cnt[1]~17\,
	combout => \u1|cnt[2]~18_combout\,
	cout => \u1|cnt[2]~19\);

-- Location: FF_X28_Y14_N3
\u1|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|cnt[2]~18_combout\,
	ena => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|cnt\(2));

-- Location: LCCOMB_X28_Y14_N4
\u1|cnt[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|cnt[3]~20_combout\ = (\u1|cnt\(3) & (\u1|cnt[2]~19\ $ (GND))) # (!\u1|cnt\(3) & (!\u1|cnt[2]~19\ & VCC))
-- \u1|cnt[3]~21\ = CARRY((\u1|cnt\(3) & !\u1|cnt[2]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|cnt\(3),
	datad => VCC,
	cin => \u1|cnt[2]~19\,
	combout => \u1|cnt[3]~20_combout\,
	cout => \u1|cnt[3]~21\);

-- Location: FF_X28_Y14_N5
\u1|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|cnt[3]~20_combout\,
	ena => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|cnt\(3));

-- Location: LCCOMB_X28_Y14_N8
\u1|cnt[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|cnt[5]~24_combout\ = (\u1|cnt\(5) & (\u1|cnt[4]~23\ $ (GND))) # (!\u1|cnt\(5) & (!\u1|cnt[4]~23\ & VCC))
-- \u1|cnt[5]~25\ = CARRY((\u1|cnt\(5) & !\u1|cnt[4]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|cnt\(5),
	datad => VCC,
	cin => \u1|cnt[4]~23\,
	combout => \u1|cnt[5]~24_combout\,
	cout => \u1|cnt[5]~25\);

-- Location: FF_X28_Y14_N9
\u1|cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|cnt[5]~24_combout\,
	ena => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|cnt\(5));

-- Location: LCCOMB_X28_Y14_N14
\u1|cnt[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|cnt[8]~30_combout\ = (\u1|cnt\(8) & (!\u1|cnt[7]~29\)) # (!\u1|cnt\(8) & ((\u1|cnt[7]~29\) # (GND)))
-- \u1|cnt[8]~31\ = CARRY((!\u1|cnt[7]~29\) # (!\u1|cnt\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|cnt\(8),
	datad => VCC,
	cin => \u1|cnt[7]~29\,
	combout => \u1|cnt[8]~30_combout\,
	cout => \u1|cnt[8]~31\);

-- Location: FF_X28_Y14_N15
\u1|cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|cnt[8]~30_combout\,
	ena => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|cnt\(8));

-- Location: LCCOMB_X28_Y14_N16
\u1|cnt[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|cnt[9]~32_combout\ = (\u1|cnt\(9) & (\u1|cnt[8]~31\ $ (GND))) # (!\u1|cnt\(9) & (!\u1|cnt[8]~31\ & VCC))
-- \u1|cnt[9]~33\ = CARRY((\u1|cnt\(9) & !\u1|cnt[8]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|cnt\(9),
	datad => VCC,
	cin => \u1|cnt[8]~31\,
	combout => \u1|cnt[9]~32_combout\,
	cout => \u1|cnt[9]~33\);

-- Location: FF_X28_Y14_N17
\u1|cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|cnt[9]~32_combout\,
	ena => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|cnt\(9));

-- Location: LCCOMB_X28_Y14_N18
\u1|cnt[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|cnt[10]~34_combout\ = (\u1|cnt\(10) & (!\u1|cnt[9]~33\)) # (!\u1|cnt\(10) & ((\u1|cnt[9]~33\) # (GND)))
-- \u1|cnt[10]~35\ = CARRY((!\u1|cnt[9]~33\) # (!\u1|cnt\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|cnt\(10),
	datad => VCC,
	cin => \u1|cnt[9]~33\,
	combout => \u1|cnt[10]~34_combout\,
	cout => \u1|cnt[10]~35\);

-- Location: FF_X28_Y14_N19
\u1|cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|cnt[10]~34_combout\,
	ena => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|cnt\(10));

-- Location: LCCOMB_X28_Y14_N20
\u1|cnt[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|cnt[11]~36_combout\ = (\u1|cnt\(11) & (\u1|cnt[10]~35\ $ (GND))) # (!\u1|cnt\(11) & (!\u1|cnt[10]~35\ & VCC))
-- \u1|cnt[11]~37\ = CARRY((\u1|cnt\(11) & !\u1|cnt[10]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|cnt\(11),
	datad => VCC,
	cin => \u1|cnt[10]~35\,
	combout => \u1|cnt[11]~36_combout\,
	cout => \u1|cnt[11]~37\);

-- Location: FF_X28_Y14_N21
\u1|cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|cnt[11]~36_combout\,
	ena => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|cnt\(11));

-- Location: LCCOMB_X28_Y14_N22
\u1|cnt[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|cnt[12]~38_combout\ = (\u1|cnt\(12) & (!\u1|cnt[11]~37\)) # (!\u1|cnt\(12) & ((\u1|cnt[11]~37\) # (GND)))
-- \u1|cnt[12]~39\ = CARRY((!\u1|cnt[11]~37\) # (!\u1|cnt\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|cnt\(12),
	datad => VCC,
	cin => \u1|cnt[11]~37\,
	combout => \u1|cnt[12]~38_combout\,
	cout => \u1|cnt[12]~39\);

-- Location: FF_X28_Y14_N23
\u1|cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|cnt[12]~38_combout\,
	ena => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|cnt\(12));

-- Location: LCCOMB_X28_Y14_N24
\u1|cnt[13]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|cnt[13]~40_combout\ = (\u1|cnt\(13) & (\u1|cnt[12]~39\ $ (GND))) # (!\u1|cnt\(13) & (!\u1|cnt[12]~39\ & VCC))
-- \u1|cnt[13]~41\ = CARRY((\u1|cnt\(13) & !\u1|cnt[12]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|cnt\(13),
	datad => VCC,
	cin => \u1|cnt[12]~39\,
	combout => \u1|cnt[13]~40_combout\,
	cout => \u1|cnt[13]~41\);

-- Location: FF_X28_Y14_N25
\u1|cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|cnt[13]~40_combout\,
	ena => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|cnt\(13));

-- Location: FF_X28_Y14_N27
\u1|cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|cnt[14]~42_combout\,
	ena => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|cnt\(14));

-- Location: LCCOMB_X29_Y14_N0
\u1|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan0~3_combout\ = (((!\u1|cnt\(13)) # (!\u1|cnt\(14))) # (!\u1|cnt\(12))) # (!\u1|cnt\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|cnt\(15),
	datab => \u1|cnt\(12),
	datac => \u1|cnt\(14),
	datad => \u1|cnt\(13),
	combout => \u1|LessThan0~3_combout\);

-- Location: LCCOMB_X29_Y14_N2
\u1|cnt[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|cnt[0]~15_combout\ = \u1|cnt\(0) $ (\u1|LessThan0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|cnt\(0),
	datad => \u1|LessThan0~4_combout\,
	combout => \u1|cnt[0]~15_combout\);

-- Location: FF_X29_Y14_N3
\u1|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|cnt[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|cnt\(0));

-- Location: LCCOMB_X29_Y14_N4
\u1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan0~0_combout\ = (((!\u1|cnt\(2)) # (!\u1|cnt\(3))) # (!\u1|cnt\(0))) # (!\u1|cnt\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|cnt\(1),
	datab => \u1|cnt\(0),
	datac => \u1|cnt\(3),
	datad => \u1|cnt\(2),
	combout => \u1|LessThan0~0_combout\);

-- Location: LCCOMB_X28_Y14_N30
\u1|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan0~2_combout\ = (((!\u1|cnt\(9)) # (!\u1|cnt\(8))) # (!\u1|cnt\(11))) # (!\u1|cnt\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|cnt\(10),
	datab => \u1|cnt\(11),
	datac => \u1|cnt\(8),
	datad => \u1|cnt\(9),
	combout => \u1|LessThan0~2_combout\);

-- Location: LCCOMB_X29_Y14_N10
\u1|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan0~4_combout\ = (\u1|LessThan0~1_combout\) # ((\u1|LessThan0~3_combout\) # ((\u1|LessThan0~0_combout\) # (\u1|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|LessThan0~1_combout\,
	datab => \u1|LessThan0~3_combout\,
	datac => \u1|LessThan0~0_combout\,
	datad => \u1|LessThan0~2_combout\,
	combout => \u1|LessThan0~4_combout\);

-- Location: LCCOMB_X29_Y14_N20
\u1|ad_reset~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_reset~feeder_combout\ = \u1|LessThan0~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|LessThan0~4_combout\,
	combout => \u1|ad_reset~feeder_combout\);

-- Location: FF_X29_Y14_N21
\u1|ad_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|ad_reset~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_reset~q\);

-- Location: LCCOMB_X14_Y3_N24
\u1|state~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~52_combout\ = (\u1|state.READ_CH5~q\ & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|state.READ_CH5~q\,
	datac => \u1|ad_reset~q\,
	combout => \u1|state~52_combout\);

-- Location: LCCOMB_X12_Y1_N4
\u1|i[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|i[2]~10_combout\ = (\u1|i\(2) & (\u1|i[1]~9\ $ (GND))) # (!\u1|i\(2) & (!\u1|i[1]~9\ & VCC))
-- \u1|i[2]~11\ = CARRY((\u1|i\(2) & !\u1|i[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|i\(2),
	datad => VCC,
	cin => \u1|i[1]~9\,
	combout => \u1|i[2]~10_combout\,
	cout => \u1|i[2]~11\);

-- Location: FF_X12_Y1_N5
\u1|i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|i[2]~10_combout\,
	sclr => \u1|i[0]~18_combout\,
	ena => \u1|i[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|i\(2));

-- Location: LCCOMB_X12_Y1_N6
\u1|i[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|i[3]~12_combout\ = (\u1|i\(3) & (!\u1|i[2]~11\)) # (!\u1|i\(3) & ((\u1|i[2]~11\) # (GND)))
-- \u1|i[3]~13\ = CARRY((!\u1|i[2]~11\) # (!\u1|i\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|i\(3),
	datad => VCC,
	cin => \u1|i[2]~11\,
	combout => \u1|i[3]~12_combout\,
	cout => \u1|i[3]~13\);

-- Location: FF_X12_Y1_N7
\u1|i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|i[3]~12_combout\,
	sclr => \u1|i[0]~18_combout\,
	ena => \u1|i[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|i\(3));

-- Location: LCCOMB_X12_Y1_N24
\u1|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal1~0_combout\ = (!\u1|i\(5) & (\u1|i\(1) & (!\u1|i\(2) & !\u1|i\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|i\(5),
	datab => \u1|i\(1),
	datac => \u1|i\(2),
	datad => \u1|i\(3),
	combout => \u1|Equal1~0_combout\);

-- Location: FF_X12_Y1_N9
\u1|i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|i[4]~14_combout\,
	sclr => \u1|i[0]~18_combout\,
	ena => \u1|i[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|i\(4));

-- Location: LCCOMB_X13_Y1_N24
\u1|state~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~48_combout\ = (\u1|ad_reset~q\) # ((\u1|Equal1~0_combout\ & (\u1|i\(0) & !\u1|i\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|Equal1~0_combout\,
	datac => \u1|i\(0),
	datad => \u1|i\(4),
	combout => \u1|state~48_combout\);

-- Location: FF_X14_Y3_N25
\u1|state.READ_CH6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|state~52_combout\,
	ena => \u1|state~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|state.READ_CH6~q\);

-- Location: LCCOMB_X14_Y3_N18
\u1|state~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~53_combout\ = (!\u1|ad_reset~q\ & \u1|state.READ_CH6~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u1|state.READ_CH6~q\,
	combout => \u1|state~53_combout\);

-- Location: FF_X14_Y3_N19
\u1|state.READ_CH7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|state~53_combout\,
	ena => \u1|state~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|state.READ_CH7~q\);

-- Location: LCCOMB_X14_Y3_N28
\u1|state~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~54_combout\ = (!\u1|ad_reset~q\ & \u1|state.READ_CH7~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u1|state.READ_CH7~q\,
	combout => \u1|state~54_combout\);

-- Location: FF_X14_Y3_N29
\u1|state.READ_CH8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|state~54_combout\,
	ena => \u1|state~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|state.READ_CH8~q\);

-- Location: LCCOMB_X13_Y1_N0
\u1|state~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~33_combout\ = (!\u1|Equal3~0_combout\ & (!\u1|ad_reset~q\ & \u1|state.READ_CH8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|Equal3~0_combout\,
	datac => \u1|ad_reset~q\,
	datad => \u1|state.READ_CH8~q\,
	combout => \u1|state~33_combout\);

-- Location: FF_X13_Y1_N1
\u1|state.READ_DONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|state.READ_DONE~q\);

-- Location: LCCOMB_X16_Y1_N16
\u1|i[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|i[0]~19_combout\ = (\u1|ad_reset~q\) # ((!\u1|state.READ_DONE~q\ & ((!\u1|state.Wait_busy~q\) # (!\ad_busy~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|state.READ_DONE~q\,
	datac => \ad_busy~input_o\,
	datad => \u1|state.Wait_busy~q\,
	combout => \u1|i[0]~19_combout\);

-- Location: FF_X12_Y1_N3
\u1|i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|i[1]~8_combout\,
	sclr => \u1|i[0]~18_combout\,
	ena => \u1|i[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|i\(1));

-- Location: LCCOMB_X12_Y1_N22
\u1|state~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~36_combout\ = (!\u1|i\(5) & (!\u1|i\(1) & (\u1|i\(2) & !\u1|i\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|i\(5),
	datab => \u1|i\(1),
	datac => \u1|i\(2),
	datad => \u1|i\(3),
	combout => \u1|state~36_combout\);

-- Location: LCCOMB_X13_Y1_N16
\u1|state~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~38_combout\ = (!\u1|state.IDLE~q\ & (\u1|state~36_combout\ & (!\u1|i\(0) & \u1|i\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|state.IDLE~q\,
	datab => \u1|state~36_combout\,
	datac => \u1|i\(0),
	datad => \u1|i\(4),
	combout => \u1|state~38_combout\);

-- Location: LCCOMB_X13_Y1_N4
\u1|state~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~32_combout\ = (\u1|state.AD_CONV~q\ & (\u1|Equal1~0_combout\ & (!\u1|i\(0) & !\u1|i\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|state.AD_CONV~q\,
	datab => \u1|Equal1~0_combout\,
	datac => \u1|i\(0),
	datad => \u1|i\(4),
	combout => \u1|state~32_combout\);

-- Location: LCCOMB_X13_Y1_N22
\u1|state~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~45_combout\ = (\u1|state~41_combout\ & (!\u1|ad_reset~q\ & (\u1|state~32_combout\))) # (!\u1|state~41_combout\ & (((\u1|state.Wait_1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|state~32_combout\,
	datac => \u1|state.Wait_1~q\,
	datad => \u1|state~41_combout\,
	combout => \u1|state~45_combout\);

-- Location: FF_X13_Y1_N23
\u1|state.Wait_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|state~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|state.Wait_1~q\);

-- Location: LCCOMB_X13_Y1_N2
\u1|state~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~37_combout\ = (\u1|state.Wait_1~q\ & (\u1|state~36_combout\ & (\u1|i\(0) & !\u1|i\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|state.Wait_1~q\,
	datab => \u1|state~36_combout\,
	datac => \u1|i\(0),
	datad => \u1|i\(4),
	combout => \u1|state~37_combout\);

-- Location: LCCOMB_X13_Y1_N14
\u1|i[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|i[0]~16_combout\ = (!\u1|state.AD_CONV~q\ & ((\u1|state~37_combout\) # ((!\u1|Equal3~0_combout\ & !\u1|state.Wait_1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|state.AD_CONV~q\,
	datab => \u1|Equal3~0_combout\,
	datac => \u1|state.Wait_1~q\,
	datad => \u1|state~37_combout\,
	combout => \u1|i[0]~16_combout\);

-- Location: LCCOMB_X13_Y1_N8
\u1|i[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|i[0]~17_combout\ = (\u1|state.IDLE~q\ & ((\u1|i[0]~16_combout\) # (\u1|state~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|state.IDLE~q\,
	datab => \u1|i[0]~16_combout\,
	datac => \u1|state~32_combout\,
	combout => \u1|i[0]~17_combout\);

-- Location: LCCOMB_X13_Y1_N6
\u1|i[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|i[0]~18_combout\ = (\u1|ad_reset~q\) # ((\u1|state~38_combout\) # ((\u1|i[0]~17_combout\) # (\u1|state.Wait_busy~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|state~38_combout\,
	datac => \u1|i[0]~17_combout\,
	datad => \u1|state.Wait_busy~q\,
	combout => \u1|i[0]~18_combout\);

-- Location: FF_X12_Y1_N1
\u1|i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|i[0]~6_combout\,
	sclr => \u1|i[0]~18_combout\,
	ena => \u1|i[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|i\(0));

-- Location: LCCOMB_X13_Y1_N10
\u1|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal3~0_combout\ = (\u1|i\(4)) # ((!\u1|Equal1~0_combout\) # (!\u1|i\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|i\(4),
	datac => \u1|i\(0),
	datad => \u1|Equal1~0_combout\,
	combout => \u1|Equal3~0_combout\);

-- Location: LCCOMB_X13_Y1_N12
\u1|state~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~44_combout\ = (\u1|ad_reset~q\ & (!\u1|state~41_combout\ & (\u1|state.AD_CONV~q\))) # (!\u1|ad_reset~q\ & ((\u1|state~38_combout\) # ((!\u1|state~41_combout\ & \u1|state.AD_CONV~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|state~41_combout\,
	datac => \u1|state.AD_CONV~q\,
	datad => \u1|state~38_combout\,
	combout => \u1|state~44_combout\);

-- Location: FF_X13_Y1_N13
\u1|state.AD_CONV\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|state~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|state.AD_CONV~q\);

-- Location: LCCOMB_X13_Y1_N20
\u1|state~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~40_combout\ = (\u1|state.IDLE~q\ & (!\u1|state.Wait_busy~q\ & (!\u1|state.Wait_1~q\ & !\u1|state.AD_CONV~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|state.IDLE~q\,
	datab => \u1|state.Wait_busy~q\,
	datac => \u1|state.Wait_1~q\,
	datad => \u1|state.AD_CONV~q\,
	combout => \u1|state~40_combout\);

-- Location: LCCOMB_X13_Y1_N18
\u1|state~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~41_combout\ = (\u1|state~39_combout\) # ((!\u1|Equal3~0_combout\ & \u1|state~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|state~39_combout\,
	datac => \u1|Equal3~0_combout\,
	datad => \u1|state~40_combout\,
	combout => \u1|state~41_combout\);

-- Location: LCCOMB_X13_Y1_N28
\u1|state~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~46_combout\ = (\u1|ad_reset~q\ & (!\u1|state~41_combout\ & (\u1|state.Wait_busy~q\))) # (!\u1|ad_reset~q\ & ((\u1|state~37_combout\) # ((!\u1|state~41_combout\ & \u1|state.Wait_busy~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|state~41_combout\,
	datac => \u1|state.Wait_busy~q\,
	datad => \u1|state~37_combout\,
	combout => \u1|state~46_combout\);

-- Location: FF_X13_Y1_N29
\u1|state.Wait_busy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|state~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|state.Wait_busy~q\);

-- Location: LCCOMB_X16_Y1_N8
\u1|state~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~34_combout\ = (!\u1|ad_reset~q\ & (!\ad_busy~input_o\ & \u1|state.Wait_busy~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datac => \ad_busy~input_o\,
	datad => \u1|state.Wait_busy~q\,
	combout => \u1|state~34_combout\);

-- Location: LCCOMB_X14_Y1_N0
\u1|state~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~42_combout\ = (\u1|state~34_combout\) # ((\u1|state.READ_CH1~q\ & !\u1|state~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|state~34_combout\,
	datac => \u1|state.READ_CH1~q\,
	datad => \u1|state~41_combout\,
	combout => \u1|state~42_combout\);

-- Location: FF_X14_Y1_N1
\u1|state.READ_CH1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|state~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|state.READ_CH1~q\);

-- Location: LCCOMB_X14_Y1_N24
\u1|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Selector0~0_combout\ = ((\u1|state.READ_DONE~q\) # ((!\u1|state.READ_CH1~q\ & \u1|ad_cs~q\))) # (!\u1|state.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|state.IDLE~q\,
	datab => \u1|state.READ_CH1~q\,
	datac => \u1|ad_cs~q\,
	datad => \u1|state.READ_DONE~q\,
	combout => \u1|Selector0~0_combout\);

-- Location: FF_X14_Y1_N25
\u1|ad_cs\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|Selector0~0_combout\,
	asdata => VCC,
	sload => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_cs~q\);

-- Location: LCCOMB_X14_Y1_N22
\u1|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Selector1~0_combout\ = (\u1|ad_rd~q\) # ((!\u1|state.AD_CONV~q\ & (!\u1|state.Wait_busy~q\ & !\u1|state.Wait_1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|state.AD_CONV~q\,
	datab => \u1|state.Wait_busy~q\,
	datac => \u1|ad_rd~q\,
	datad => \u1|state.Wait_1~q\,
	combout => \u1|Selector1~0_combout\);

-- Location: LCCOMB_X14_Y3_N2
\u1|state~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~47_combout\ = (!\u1|ad_reset~q\ & \u1|state.READ_CH1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u1|state.READ_CH1~q\,
	combout => \u1|state~47_combout\);

-- Location: FF_X14_Y3_N3
\u1|state.READ_CH2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|state~47_combout\,
	ena => \u1|state~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|state.READ_CH2~q\);

-- Location: LCCOMB_X14_Y3_N0
\u1|state~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~49_combout\ = (!\u1|ad_reset~q\ & \u1|state.READ_CH2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u1|state.READ_CH2~q\,
	combout => \u1|state~49_combout\);

-- Location: FF_X14_Y3_N1
\u1|state.READ_CH3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|state~49_combout\,
	ena => \u1|state~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|state.READ_CH3~q\);

-- Location: LCCOMB_X14_Y3_N14
\u1|state~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~50_combout\ = (!\u1|ad_reset~q\ & \u1|state.READ_CH3~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u1|state.READ_CH3~q\,
	combout => \u1|state~50_combout\);

-- Location: FF_X14_Y3_N15
\u1|state.READ_CH4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|state~50_combout\,
	ena => \u1|state~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|state.READ_CH4~q\);

-- Location: LCCOMB_X14_Y3_N8
\u1|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Selector1~1_combout\ = (!\u1|state.READ_CH1~q\ & (!\u1|state.READ_CH2~q\ & (!\u1|state.READ_CH4~q\ & !\u1|state.READ_CH3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|state.READ_CH1~q\,
	datab => \u1|state.READ_CH2~q\,
	datac => \u1|state.READ_CH4~q\,
	datad => \u1|state.READ_CH3~q\,
	combout => \u1|Selector1~1_combout\);

-- Location: LCCOMB_X14_Y3_N12
\u1|Selector1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Selector1~3_combout\ = (\u1|Selector1~0_combout\ & (((\u1|Selector1~2_combout\ & \u1|Selector1~1_combout\)) # (!\u1|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Selector1~2_combout\,
	datab => \u1|Selector1~0_combout\,
	datac => \u1|Selector1~1_combout\,
	datad => \u1|Equal3~0_combout\,
	combout => \u1|Selector1~3_combout\);

-- Location: LCCOMB_X14_Y3_N20
\u1|ad_rd~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_rd~feeder_combout\ = \u1|Selector1~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|Selector1~3_combout\,
	combout => \u1|ad_rd~feeder_combout\);

-- Location: FF_X14_Y3_N21
\u1|ad_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|ad_rd~feeder_combout\,
	asdata => VCC,
	sload => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_rd~q\);

-- Location: LCCOMB_X14_Y1_N14
\u1|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Selector2~0_combout\ = (\u1|state~32_combout\) # ((!\u1|state.AD_CONV~q\ & ((\u1|ad_convstab~q\) # (!\u1|state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|state.IDLE~q\,
	datab => \u1|state~32_combout\,
	datac => \u1|ad_convstab~q\,
	datad => \u1|state.AD_CONV~q\,
	combout => \u1|Selector2~0_combout\);

-- Location: FF_X14_Y1_N15
\u1|ad_convstab\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|Selector2~0_combout\,
	asdata => VCC,
	sload => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_convstab~q\);

-- Location: LCCOMB_X2_Y11_N0
\u3|u0|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Add0~0_combout\ = \u3|u0|cnt\(0) $ (VCC)
-- \u3|u0|Add0~1\ = CARRY(\u3|u0|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|cnt\(0),
	datad => VCC,
	combout => \u3|u0|Add0~0_combout\,
	cout => \u3|u0|Add0~1\);

-- Location: FF_X2_Y11_N1
\u3|u0|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u3|u0|Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|cnt\(0));

-- Location: LCCOMB_X2_Y11_N14
\u3|u0|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Add0~14_combout\ = (\u3|u0|cnt\(7) & (!\u3|u0|Add0~13\)) # (!\u3|u0|cnt\(7) & ((\u3|u0|Add0~13\) # (GND)))
-- \u3|u0|Add0~15\ = CARRY((!\u3|u0|Add0~13\) # (!\u3|u0|cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|cnt\(7),
	datad => VCC,
	cin => \u3|u0|Add0~13\,
	combout => \u3|u0|Add0~14_combout\,
	cout => \u3|u0|Add0~15\);

-- Location: LCCOMB_X2_Y11_N16
\u3|u0|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Add0~16_combout\ = (\u3|u0|cnt\(8) & (\u3|u0|Add0~15\ $ (GND))) # (!\u3|u0|cnt\(8) & (!\u3|u0|Add0~15\ & VCC))
-- \u3|u0|Add0~17\ = CARRY((\u3|u0|cnt\(8) & !\u3|u0|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|cnt\(8),
	datad => VCC,
	cin => \u3|u0|Add0~15\,
	combout => \u3|u0|Add0~16_combout\,
	cout => \u3|u0|Add0~17\);

-- Location: LCCOMB_X2_Y11_N18
\u3|u0|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Add0~18_combout\ = (\u3|u0|cnt\(9) & (!\u3|u0|Add0~17\)) # (!\u3|u0|cnt\(9) & ((\u3|u0|Add0~17\) # (GND)))
-- \u3|u0|Add0~19\ = CARRY((!\u3|u0|Add0~17\) # (!\u3|u0|cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|cnt\(9),
	datad => VCC,
	cin => \u3|u0|Add0~17\,
	combout => \u3|u0|Add0~18_combout\,
	cout => \u3|u0|Add0~19\);

-- Location: FF_X2_Y11_N19
\u3|u0|cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u3|u0|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|cnt\(9));

-- Location: LCCOMB_X2_Y11_N6
\u3|u0|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Add0~6_combout\ = (\u3|u0|cnt\(3) & (!\u3|u0|Add0~5\)) # (!\u3|u0|cnt\(3) & ((\u3|u0|Add0~5\) # (GND)))
-- \u3|u0|Add0~7\ = CARRY((!\u3|u0|Add0~5\) # (!\u3|u0|cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|cnt\(3),
	datad => VCC,
	cin => \u3|u0|Add0~5\,
	combout => \u3|u0|Add0~6_combout\,
	cout => \u3|u0|Add0~7\);

-- Location: FF_X2_Y11_N7
\u3|u0|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u3|u0|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|cnt\(3));

-- Location: LCCOMB_X1_Y11_N28
\u3|u0|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Equal0~1_combout\ = (!\u3|u0|cnt\(10) & (!\u3|u0|cnt\(9) & (!\u3|u0|cnt\(4) & !\u3|u0|cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|cnt\(10),
	datab => \u3|u0|cnt\(9),
	datac => \u3|u0|cnt\(4),
	datad => \u3|u0|cnt\(3),
	combout => \u3|u0|Equal0~1_combout\);

-- Location: LCCOMB_X2_Y11_N20
\u3|u0|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Add0~20_combout\ = (\u3|u0|cnt\(10) & (\u3|u0|Add0~19\ $ (GND))) # (!\u3|u0|cnt\(10) & (!\u3|u0|Add0~19\ & VCC))
-- \u3|u0|Add0~21\ = CARRY((\u3|u0|cnt\(10) & !\u3|u0|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|cnt\(10),
	datad => VCC,
	cin => \u3|u0|Add0~19\,
	combout => \u3|u0|Add0~20_combout\,
	cout => \u3|u0|Add0~21\);

-- Location: FF_X2_Y11_N21
\u3|u0|cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u3|u0|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|cnt\(10));

-- Location: LCCOMB_X2_Y11_N22
\u3|u0|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Add0~22_combout\ = (\u3|u0|cnt\(11) & (!\u3|u0|Add0~21\)) # (!\u3|u0|cnt\(11) & ((\u3|u0|Add0~21\) # (GND)))
-- \u3|u0|Add0~23\ = CARRY((!\u3|u0|Add0~21\) # (!\u3|u0|cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|cnt\(11),
	datad => VCC,
	cin => \u3|u0|Add0~21\,
	combout => \u3|u0|Add0~22_combout\,
	cout => \u3|u0|Add0~23\);

-- Location: FF_X2_Y11_N23
\u3|u0|cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u3|u0|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|cnt\(11));

-- Location: LCCOMB_X2_Y11_N24
\u3|u0|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Add0~24_combout\ = (\u3|u0|cnt\(12) & (\u3|u0|Add0~23\ $ (GND))) # (!\u3|u0|cnt\(12) & (!\u3|u0|Add0~23\ & VCC))
-- \u3|u0|Add0~25\ = CARRY((\u3|u0|cnt\(12) & !\u3|u0|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|cnt\(12),
	datad => VCC,
	cin => \u3|u0|Add0~23\,
	combout => \u3|u0|Add0~24_combout\,
	cout => \u3|u0|Add0~25\);

-- Location: FF_X2_Y11_N25
\u3|u0|cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u3|u0|Add0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|cnt\(12));

-- Location: FF_X2_Y11_N29
\u3|u0|cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u3|u0|Add0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|cnt\(14));

-- Location: LCCOMB_X1_Y11_N30
\u3|u0|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Equal0~2_combout\ = (!\u3|u0|cnt\(13) & (!\u3|u0|cnt\(11) & (!\u3|u0|cnt\(12) & !\u3|u0|cnt\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|cnt\(13),
	datab => \u3|u0|cnt\(11),
	datac => \u3|u0|cnt\(12),
	datad => \u3|u0|cnt\(14),
	combout => \u3|u0|Equal0~2_combout\);

-- Location: LCCOMB_X2_Y11_N4
\u3|u0|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Add0~4_combout\ = (\u3|u0|cnt\(2) & (\u3|u0|Add0~3\ $ (GND))) # (!\u3|u0|cnt\(2) & (!\u3|u0|Add0~3\ & VCC))
-- \u3|u0|Add0~5\ = CARRY((\u3|u0|cnt\(2) & !\u3|u0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|cnt\(2),
	datad => VCC,
	cin => \u3|u0|Add0~3\,
	combout => \u3|u0|Add0~4_combout\,
	cout => \u3|u0|Add0~5\);

-- Location: LCCOMB_X1_Y11_N16
\u3|u0|cnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|cnt~3_combout\ = (!\u3|u0|Equal1~2_combout\ & \u3|u0|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|Equal1~2_combout\,
	datad => \u3|u0|Add0~4_combout\,
	combout => \u3|u0|cnt~3_combout\);

-- Location: FF_X1_Y11_N17
\u3|u0|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u3|u0|cnt~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|cnt\(2));

-- Location: LCCOMB_X2_Y11_N10
\u3|u0|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Add0~10_combout\ = (\u3|u0|cnt\(5) & (!\u3|u0|Add0~9\)) # (!\u3|u0|cnt\(5) & ((\u3|u0|Add0~9\) # (GND)))
-- \u3|u0|Add0~11\ = CARRY((!\u3|u0|Add0~9\) # (!\u3|u0|cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|cnt\(5),
	datad => VCC,
	cin => \u3|u0|Add0~9\,
	combout => \u3|u0|Add0~10_combout\,
	cout => \u3|u0|Add0~11\);

-- Location: FF_X2_Y11_N11
\u3|u0|cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u3|u0|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|cnt\(5));

-- Location: LCCOMB_X2_Y11_N12
\u3|u0|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Add0~12_combout\ = (\u3|u0|cnt\(6) & (\u3|u0|Add0~11\ $ (GND))) # (!\u3|u0|cnt\(6) & (!\u3|u0|Add0~11\ & VCC))
-- \u3|u0|Add0~13\ = CARRY((\u3|u0|cnt\(6) & !\u3|u0|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|cnt\(6),
	datad => VCC,
	cin => \u3|u0|Add0~11\,
	combout => \u3|u0|Add0~12_combout\,
	cout => \u3|u0|Add0~13\);

-- Location: LCCOMB_X1_Y11_N12
\u3|u0|cnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|cnt~2_combout\ = (\u3|u0|Add0~12_combout\ & !\u3|u0|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|u0|Add0~12_combout\,
	datad => \u3|u0|Equal1~2_combout\,
	combout => \u3|u0|cnt~2_combout\);

-- Location: FF_X1_Y11_N13
\u3|u0|cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u3|u0|cnt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|cnt\(6));

-- Location: LCCOMB_X1_Y11_N20
\u3|u0|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Equal1~0_combout\ = (!\u3|u0|cnt\(1) & (\u3|u0|cnt\(2) & (!\u3|u0|cnt\(5) & \u3|u0|cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|cnt\(1),
	datab => \u3|u0|cnt\(2),
	datac => \u3|u0|cnt\(5),
	datad => \u3|u0|cnt\(6),
	combout => \u3|u0|Equal1~0_combout\);

-- Location: LCCOMB_X1_Y11_N18
\u3|u0|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Equal1~1_combout\ = (!\u3|u0|cnt\(15) & (\u3|u0|Equal0~1_combout\ & (\u3|u0|Equal0~2_combout\ & \u3|u0|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|cnt\(15),
	datab => \u3|u0|Equal0~1_combout\,
	datac => \u3|u0|Equal0~2_combout\,
	datad => \u3|u0|Equal1~0_combout\,
	combout => \u3|u0|Equal1~1_combout\);

-- Location: LCCOMB_X1_Y11_N24
\u3|u0|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Equal1~2_combout\ = (\u3|u0|cnt\(8) & (!\u3|u0|cnt\(7) & (\u3|u0|cnt\(0) & \u3|u0|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|cnt\(8),
	datab => \u3|u0|cnt\(7),
	datac => \u3|u0|cnt\(0),
	datad => \u3|u0|Equal1~1_combout\,
	combout => \u3|u0|Equal1~2_combout\);

-- Location: LCCOMB_X1_Y11_N6
\u3|u0|cnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|cnt~1_combout\ = (\u3|u0|Add0~2_combout\ & !\u3|u0|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|Add0~2_combout\,
	datad => \u3|u0|Equal1~2_combout\,
	combout => \u3|u0|cnt~1_combout\);

-- Location: FF_X1_Y11_N7
\u3|u0|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u3|u0|cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|cnt\(1));

-- Location: LCCOMB_X2_Y11_N8
\u3|u0|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Add0~8_combout\ = (\u3|u0|cnt\(4) & (\u3|u0|Add0~7\ $ (GND))) # (!\u3|u0|cnt\(4) & (!\u3|u0|Add0~7\ & VCC))
-- \u3|u0|Add0~9\ = CARRY((\u3|u0|cnt\(4) & !\u3|u0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|cnt\(4),
	datad => VCC,
	cin => \u3|u0|Add0~7\,
	combout => \u3|u0|Add0~8_combout\,
	cout => \u3|u0|Add0~9\);

-- Location: FF_X2_Y11_N9
\u3|u0|cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u3|u0|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|cnt\(4));

-- Location: FF_X2_Y11_N15
\u3|u0|cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u3|u0|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|cnt\(7));

-- Location: LCCOMB_X1_Y11_N2
\u3|u0|cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|cnt~0_combout\ = (!\u3|u0|Equal1~2_combout\ & \u3|u0|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|Equal1~2_combout\,
	datad => \u3|u0|Add0~16_combout\,
	combout => \u3|u0|cnt~0_combout\);

-- Location: FF_X1_Y11_N3
\u3|u0|cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u3|u0|cnt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|cnt\(8));

-- Location: LCCOMB_X1_Y11_N8
\u3|u0|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Equal0~0_combout\ = (\u3|u0|cnt\(7) & (!\u3|u0|cnt\(0) & !\u3|u0|cnt\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|cnt\(7),
	datac => \u3|u0|cnt\(0),
	datad => \u3|u0|cnt\(8),
	combout => \u3|u0|Equal0~0_combout\);

-- Location: LCCOMB_X1_Y11_N4
\u3|u0|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Equal0~3_combout\ = (!\u3|u0|cnt\(6) & (!\u3|u0|cnt\(2) & (\u3|u0|cnt\(5) & \u3|u0|cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|cnt\(6),
	datab => \u3|u0|cnt\(2),
	datac => \u3|u0|cnt\(5),
	datad => \u3|u0|cnt\(1),
	combout => \u3|u0|Equal0~3_combout\);

-- Location: LCCOMB_X1_Y11_N26
\u3|u0|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|Equal0~4_combout\ = (!\u3|u0|cnt\(15) & (\u3|u0|Equal0~3_combout\ & (\u3|u0|Equal0~2_combout\ & \u3|u0|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|cnt\(15),
	datab => \u3|u0|Equal0~3_combout\,
	datac => \u3|u0|Equal0~2_combout\,
	datad => \u3|u0|Equal0~1_combout\,
	combout => \u3|u0|Equal0~4_combout\);

-- Location: LCCOMB_X1_Y11_N22
\u3|u0|clkout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|clkout~0_combout\ = (\u3|u0|clkout~q\ & (((\u3|u0|Equal0~0_combout\ & \u3|u0|Equal0~4_combout\)) # (!\u3|u0|Equal1~2_combout\))) # (!\u3|u0|clkout~q\ & (\u3|u0|Equal0~0_combout\ & (\u3|u0|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|clkout~q\,
	datab => \u3|u0|Equal0~0_combout\,
	datac => \u3|u0|Equal0~4_combout\,
	datad => \u3|u0|Equal1~2_combout\,
	combout => \u3|u0|clkout~0_combout\);

-- Location: LCCOMB_X1_Y11_N10
\u3|u0|clkout~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u0|clkout~feeder_combout\ = \u3|u0|clkout~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|clkout~0_combout\,
	combout => \u3|u0|clkout~feeder_combout\);

-- Location: FF_X1_Y11_N11
\u3|u0|clkout\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u3|u0|clkout~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|clkout~q\);

-- Location: CLKCTRL_G1
\u3|u0|clkout~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u3|u0|clkout~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u3|u0|clkout~clkctrl_outclk\);

-- Location: IOIBUF_X34_Y2_N22
\rst_n~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst_n,
	o => \rst_n~input_o\);

-- Location: LCCOMB_X17_Y10_N0
\u3|uart_cnt[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_cnt[0]~16_combout\ = \u3|uart_cnt\(0) $ (VCC)
-- \u3|uart_cnt[0]~17\ = CARRY(\u3|uart_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_cnt\(0),
	datad => VCC,
	combout => \u3|uart_cnt[0]~16_combout\,
	cout => \u3|uart_cnt[0]~17\);

-- Location: LCCOMB_X17_Y10_N6
\u3|uart_cnt[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_cnt[3]~24_combout\ = (\u3|uart_cnt\(3) & (!\u3|uart_cnt[2]~23\)) # (!\u3|uart_cnt\(3) & ((\u3|uart_cnt[2]~23\) # (GND)))
-- \u3|uart_cnt[3]~25\ = CARRY((!\u3|uart_cnt[2]~23\) # (!\u3|uart_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_cnt\(3),
	datad => VCC,
	cin => \u3|uart_cnt[2]~23\,
	combout => \u3|uart_cnt[3]~24_combout\,
	cout => \u3|uart_cnt[3]~25\);

-- Location: LCCOMB_X16_Y10_N24
\u3|uart_cnt[11]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_cnt[11]~19_combout\ = (\u3|uart_stat.001~q\) # (!\rst_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_stat.001~q\,
	datac => \rst_n~input_o\,
	combout => \u3|uart_cnt[11]~19_combout\);

-- Location: FF_X17_Y10_N7
\u3|uart_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|uart_cnt[3]~24_combout\,
	sclr => \u3|uart_cnt[11]~18_combout\,
	ena => \u3|uart_cnt[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|uart_cnt\(3));

-- Location: LCCOMB_X16_Y10_N8
\u3|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Equal3~1_combout\ = (((!\u3|uart_cnt\(2)) # (!\u3|uart_cnt\(4))) # (!\u3|uart_cnt\(3))) # (!\u3|uart_cnt\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_cnt\(1),
	datab => \u3|uart_cnt\(3),
	datac => \u3|uart_cnt\(4),
	datad => \u3|uart_cnt\(2),
	combout => \u3|Equal3~1_combout\);

-- Location: LCCOMB_X17_Y10_N10
\u3|uart_cnt[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_cnt[5]~28_combout\ = (\u3|uart_cnt\(5) & (!\u3|uart_cnt[4]~27\)) # (!\u3|uart_cnt\(5) & ((\u3|uart_cnt[4]~27\) # (GND)))
-- \u3|uart_cnt[5]~29\ = CARRY((!\u3|uart_cnt[4]~27\) # (!\u3|uart_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_cnt\(5),
	datad => VCC,
	cin => \u3|uart_cnt[4]~27\,
	combout => \u3|uart_cnt[5]~28_combout\,
	cout => \u3|uart_cnt[5]~29\);

-- Location: FF_X17_Y10_N11
\u3|uart_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|uart_cnt[5]~28_combout\,
	sclr => \u3|uart_cnt[11]~18_combout\,
	ena => \u3|uart_cnt[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|uart_cnt\(5));

-- Location: LCCOMB_X17_Y10_N12
\u3|uart_cnt[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_cnt[6]~30_combout\ = (\u3|uart_cnt\(6) & (\u3|uart_cnt[5]~29\ $ (GND))) # (!\u3|uart_cnt\(6) & (!\u3|uart_cnt[5]~29\ & VCC))
-- \u3|uart_cnt[6]~31\ = CARRY((\u3|uart_cnt\(6) & !\u3|uart_cnt[5]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_cnt\(6),
	datad => VCC,
	cin => \u3|uart_cnt[5]~29\,
	combout => \u3|uart_cnt[6]~30_combout\,
	cout => \u3|uart_cnt[6]~31\);

-- Location: FF_X17_Y10_N13
\u3|uart_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|uart_cnt[6]~30_combout\,
	sclr => \u3|uart_cnt[11]~18_combout\,
	ena => \u3|uart_cnt[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|uart_cnt\(6));

-- Location: LCCOMB_X16_Y10_N2
\u3|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Equal3~0_combout\ = ((!\u3|uart_cnt\(6)) # (!\u3|uart_cnt\(5))) # (!\u3|uart_cnt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_cnt\(7),
	datac => \u3|uart_cnt\(5),
	datad => \u3|uart_cnt\(6),
	combout => \u3|Equal3~0_combout\);

-- Location: LCCOMB_X16_Y10_N14
\u3|uart_cnt[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_cnt[11]~18_combout\ = ((\u3|txdata[0]~20_combout\ & (!\u3|Equal3~1_combout\ & !\u3|Equal3~0_combout\))) # (!\rst_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datab => \u3|txdata[0]~20_combout\,
	datac => \u3|Equal3~1_combout\,
	datad => \u3|Equal3~0_combout\,
	combout => \u3|uart_cnt[11]~18_combout\);

-- Location: FF_X17_Y10_N1
\u3|uart_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|uart_cnt[0]~16_combout\,
	sclr => \u3|uart_cnt[11]~18_combout\,
	ena => \u3|uart_cnt[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|uart_cnt\(0));

-- Location: LCCOMB_X17_Y10_N2
\u3|uart_cnt[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_cnt[1]~20_combout\ = (\u3|uart_cnt\(1) & (!\u3|uart_cnt[0]~17\)) # (!\u3|uart_cnt\(1) & ((\u3|uart_cnt[0]~17\) # (GND)))
-- \u3|uart_cnt[1]~21\ = CARRY((!\u3|uart_cnt[0]~17\) # (!\u3|uart_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_cnt\(1),
	datad => VCC,
	cin => \u3|uart_cnt[0]~17\,
	combout => \u3|uart_cnt[1]~20_combout\,
	cout => \u3|uart_cnt[1]~21\);

-- Location: FF_X17_Y10_N3
\u3|uart_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|uart_cnt[1]~20_combout\,
	sclr => \u3|uart_cnt[11]~18_combout\,
	ena => \u3|uart_cnt[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|uart_cnt\(1));

-- Location: LCCOMB_X17_Y10_N4
\u3|uart_cnt[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_cnt[2]~22_combout\ = (\u3|uart_cnt\(2) & (\u3|uart_cnt[1]~21\ $ (GND))) # (!\u3|uart_cnt\(2) & (!\u3|uart_cnt[1]~21\ & VCC))
-- \u3|uart_cnt[2]~23\ = CARRY((\u3|uart_cnt\(2) & !\u3|uart_cnt[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_cnt\(2),
	datad => VCC,
	cin => \u3|uart_cnt[1]~21\,
	combout => \u3|uart_cnt[2]~22_combout\,
	cout => \u3|uart_cnt[2]~23\);

-- Location: FF_X17_Y10_N5
\u3|uart_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|uart_cnt[2]~22_combout\,
	sclr => \u3|uart_cnt[11]~18_combout\,
	ena => \u3|uart_cnt[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|uart_cnt\(2));

-- Location: LCCOMB_X17_Y10_N8
\u3|uart_cnt[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_cnt[4]~26_combout\ = (\u3|uart_cnt\(4) & (\u3|uart_cnt[3]~25\ $ (GND))) # (!\u3|uart_cnt\(4) & (!\u3|uart_cnt[3]~25\ & VCC))
-- \u3|uart_cnt[4]~27\ = CARRY((\u3|uart_cnt\(4) & !\u3|uart_cnt[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_cnt\(4),
	datad => VCC,
	cin => \u3|uart_cnt[3]~25\,
	combout => \u3|uart_cnt[4]~26_combout\,
	cout => \u3|uart_cnt[4]~27\);

-- Location: FF_X17_Y10_N9
\u3|uart_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|uart_cnt[4]~26_combout\,
	sclr => \u3|uart_cnt[11]~18_combout\,
	ena => \u3|uart_cnt[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|uart_cnt\(4));

-- Location: LCCOMB_X17_Y10_N14
\u3|uart_cnt[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_cnt[7]~32_combout\ = (\u3|uart_cnt\(7) & (!\u3|uart_cnt[6]~31\)) # (!\u3|uart_cnt\(7) & ((\u3|uart_cnt[6]~31\) # (GND)))
-- \u3|uart_cnt[7]~33\ = CARRY((!\u3|uart_cnt[6]~31\) # (!\u3|uart_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_cnt\(7),
	datad => VCC,
	cin => \u3|uart_cnt[6]~31\,
	combout => \u3|uart_cnt[7]~32_combout\,
	cout => \u3|uart_cnt[7]~33\);

-- Location: FF_X17_Y10_N15
\u3|uart_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|uart_cnt[7]~32_combout\,
	sclr => \u3|uart_cnt[11]~18_combout\,
	ena => \u3|uart_cnt[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|uart_cnt\(7));

-- Location: LCCOMB_X17_Y10_N16
\u3|uart_cnt[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_cnt[8]~34_combout\ = (\u3|uart_cnt\(8) & (\u3|uart_cnt[7]~33\ $ (GND))) # (!\u3|uart_cnt\(8) & (!\u3|uart_cnt[7]~33\ & VCC))
-- \u3|uart_cnt[8]~35\ = CARRY((\u3|uart_cnt\(8) & !\u3|uart_cnt[7]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_cnt\(8),
	datad => VCC,
	cin => \u3|uart_cnt[7]~33\,
	combout => \u3|uart_cnt[8]~34_combout\,
	cout => \u3|uart_cnt[8]~35\);

-- Location: FF_X17_Y10_N17
\u3|uart_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|uart_cnt[8]~34_combout\,
	sclr => \u3|uart_cnt[11]~18_combout\,
	ena => \u3|uart_cnt[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|uart_cnt\(8));

-- Location: LCCOMB_X17_Y10_N18
\u3|uart_cnt[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_cnt[9]~36_combout\ = (\u3|uart_cnt\(9) & (!\u3|uart_cnt[8]~35\)) # (!\u3|uart_cnt\(9) & ((\u3|uart_cnt[8]~35\) # (GND)))
-- \u3|uart_cnt[9]~37\ = CARRY((!\u3|uart_cnt[8]~35\) # (!\u3|uart_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_cnt\(9),
	datad => VCC,
	cin => \u3|uart_cnt[8]~35\,
	combout => \u3|uart_cnt[9]~36_combout\,
	cout => \u3|uart_cnt[9]~37\);

-- Location: FF_X17_Y10_N19
\u3|uart_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|uart_cnt[9]~36_combout\,
	sclr => \u3|uart_cnt[11]~18_combout\,
	ena => \u3|uart_cnt[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|uart_cnt\(9));

-- Location: LCCOMB_X17_Y10_N20
\u3|uart_cnt[10]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_cnt[10]~38_combout\ = (\u3|uart_cnt\(10) & (\u3|uart_cnt[9]~37\ $ (GND))) # (!\u3|uart_cnt\(10) & (!\u3|uart_cnt[9]~37\ & VCC))
-- \u3|uart_cnt[10]~39\ = CARRY((\u3|uart_cnt\(10) & !\u3|uart_cnt[9]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_cnt\(10),
	datad => VCC,
	cin => \u3|uart_cnt[9]~37\,
	combout => \u3|uart_cnt[10]~38_combout\,
	cout => \u3|uart_cnt[10]~39\);

-- Location: FF_X17_Y10_N21
\u3|uart_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|uart_cnt[10]~38_combout\,
	sclr => \u3|uart_cnt[11]~18_combout\,
	ena => \u3|uart_cnt[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|uart_cnt\(10));

-- Location: LCCOMB_X17_Y10_N24
\u3|uart_cnt[12]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_cnt[12]~42_combout\ = (\u3|uart_cnt\(12) & (\u3|uart_cnt[11]~41\ $ (GND))) # (!\u3|uart_cnt\(12) & (!\u3|uart_cnt[11]~41\ & VCC))
-- \u3|uart_cnt[12]~43\ = CARRY((\u3|uart_cnt\(12) & !\u3|uart_cnt[11]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_cnt\(12),
	datad => VCC,
	cin => \u3|uart_cnt[11]~41\,
	combout => \u3|uart_cnt[12]~42_combout\,
	cout => \u3|uart_cnt[12]~43\);

-- Location: FF_X17_Y10_N25
\u3|uart_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|uart_cnt[12]~42_combout\,
	sclr => \u3|uart_cnt[11]~18_combout\,
	ena => \u3|uart_cnt[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|uart_cnt\(12));

-- Location: LCCOMB_X17_Y10_N28
\u3|uart_cnt[14]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_cnt[14]~46_combout\ = (\u3|uart_cnt\(14) & (\u3|uart_cnt[13]~45\ $ (GND))) # (!\u3|uart_cnt\(14) & (!\u3|uart_cnt[13]~45\ & VCC))
-- \u3|uart_cnt[14]~47\ = CARRY((\u3|uart_cnt\(14) & !\u3|uart_cnt[13]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_cnt\(14),
	datad => VCC,
	cin => \u3|uart_cnt[13]~45\,
	combout => \u3|uart_cnt[14]~46_combout\,
	cout => \u3|uart_cnt[14]~47\);

-- Location: FF_X17_Y10_N29
\u3|uart_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|uart_cnt[14]~46_combout\,
	sclr => \u3|uart_cnt[11]~18_combout\,
	ena => \u3|uart_cnt[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|uart_cnt\(14));

-- Location: LCCOMB_X17_Y10_N30
\u3|uart_cnt[15]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_cnt[15]~48_combout\ = \u3|uart_cnt\(15) $ (\u3|uart_cnt[14]~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_cnt\(15),
	cin => \u3|uart_cnt[14]~47\,
	combout => \u3|uart_cnt[15]~48_combout\);

-- Location: FF_X17_Y10_N31
\u3|uart_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|uart_cnt[15]~48_combout\,
	sclr => \u3|uart_cnt[11]~18_combout\,
	ena => \u3|uart_cnt[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|uart_cnt\(15));

-- Location: LCCOMB_X16_Y10_N0
\u3|txdata[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[0]~18_combout\ = (!\u3|uart_cnt\(10) & (!\u3|uart_cnt\(9) & (!\u3|uart_cnt\(0) & !\u3|uart_cnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_cnt\(10),
	datab => \u3|uart_cnt\(9),
	datac => \u3|uart_cnt\(0),
	datad => \u3|uart_cnt\(8),
	combout => \u3|txdata[0]~18_combout\);

-- Location: LCCOMB_X16_Y10_N20
\u3|txdata[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[0]~20_combout\ = (\u3|txdata[0]~19_combout\ & (!\u3|uart_cnt\(15) & \u3|txdata[0]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[0]~19_combout\,
	datac => \u3|uart_cnt\(15),
	datad => \u3|txdata[0]~18_combout\,
	combout => \u3|txdata[0]~20_combout\);

-- Location: LCCOMB_X16_Y10_N10
\u3|txdata[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[0]~22_combout\ = (!\u3|uart_cnt\(3) & (!\u3|uart_cnt\(5) & (!\u3|uart_cnt\(4) & !\u3|uart_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_cnt\(3),
	datab => \u3|uart_cnt\(5),
	datac => \u3|uart_cnt\(4),
	datad => \u3|uart_cnt\(6),
	combout => \u3|txdata[0]~22_combout\);

-- Location: LCCOMB_X16_Y10_N16
\u3|txdata[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[0]~23_combout\ = (\u3|txdata[0]~21_combout\ & (\u3|txdata[0]~20_combout\ & (!\u3|uart_cnt\(7) & \u3|txdata[0]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[0]~21_combout\,
	datab => \u3|txdata[0]~20_combout\,
	datac => \u3|uart_cnt\(7),
	datad => \u3|txdata[0]~22_combout\,
	combout => \u3|txdata[0]~23_combout\);

-- Location: LCCOMB_X16_Y10_N4
\u3|wrsig~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|wrsig~0_combout\ = (\u3|txdata[0]~23_combout\) # ((\u3|wrsig~q\ & ((!\rst_n~input_o\) # (!\u3|uart_stat.001~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_stat.001~q\,
	datab => \rst_n~input_o\,
	datac => \u3|wrsig~q\,
	datad => \u3|txdata[0]~23_combout\,
	combout => \u3|wrsig~0_combout\);

-- Location: FF_X16_Y10_N5
\u3|wrsig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|wrsig~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|wrsig~q\);

-- Location: LCCOMB_X24_Y7_N4
\u3|u1|wrsigbuf~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|wrsigbuf~feeder_combout\ = \u3|wrsig~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|wrsig~q\,
	combout => \u3|u1|wrsigbuf~feeder_combout\);

-- Location: FF_X24_Y7_N5
\u3|u1|wrsigbuf\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|u1|wrsigbuf~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|wrsigbuf~q\);

-- Location: LCCOMB_X24_Y7_N18
\u3|u1|wrsigrise~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|wrsigrise~0_combout\ = (\u3|wrsig~q\ & !\u3|u1|wrsigbuf~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|wrsig~q\,
	datac => \u3|u1|wrsigbuf~q\,
	combout => \u3|u1|wrsigrise~0_combout\);

-- Location: FF_X24_Y7_N19
\u3|u1|wrsigrise\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|u1|wrsigrise~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|wrsigrise~q\);

-- Location: LCCOMB_X25_Y7_N18
\u3|u1|cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|cnt~0_combout\ = (\u3|u1|cnt\(3)) # (\u3|u1|cnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|u1|cnt\(3),
	datad => \u3|u1|cnt\(5),
	combout => \u3|u1|cnt~0_combout\);

-- Location: LCCOMB_X25_Y7_N8
\u3|u1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|Add0~6_combout\ = (\u3|u1|cnt\(3) & (!\u3|u1|Add0~5\)) # (!\u3|u1|cnt\(3) & ((\u3|u1|Add0~5\) # (GND)))
-- \u3|u1|Add0~7\ = CARRY((!\u3|u1|Add0~5\) # (!\u3|u1|cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|cnt\(3),
	datad => VCC,
	cin => \u3|u1|Add0~5\,
	combout => \u3|u1|Add0~6_combout\,
	cout => \u3|u1|Add0~7\);

-- Location: LCCOMB_X25_Y7_N10
\u3|u1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|Add0~8_combout\ = (\u3|u1|cnt\(4) & (\u3|u1|Add0~7\ $ (GND))) # (!\u3|u1|cnt\(4) & (!\u3|u1|Add0~7\ & VCC))
-- \u3|u1|Add0~9\ = CARRY((\u3|u1|cnt\(4) & !\u3|u1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|cnt\(4),
	datad => VCC,
	cin => \u3|u1|Add0~7\,
	combout => \u3|u1|Add0~8_combout\,
	cout => \u3|u1|Add0~9\);

-- Location: LCCOMB_X25_Y7_N12
\u3|u1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|Add0~10_combout\ = (\u3|u1|cnt\(5) & (!\u3|u1|Add0~9\)) # (!\u3|u1|cnt\(5) & ((\u3|u1|Add0~9\) # (GND)))
-- \u3|u1|Add0~11\ = CARRY((!\u3|u1|Add0~9\) # (!\u3|u1|cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|cnt\(5),
	datad => VCC,
	cin => \u3|u1|Add0~9\,
	combout => \u3|u1|Add0~10_combout\,
	cout => \u3|u1|Add0~11\);

-- Location: LCCOMB_X25_Y7_N24
\u3|u1|cnt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|cnt~4_combout\ = (\u3|u1|cnt[7]~3_combout\ & (((\u3|u1|Add0~10_combout\)))) # (!\u3|u1|cnt[7]~3_combout\ & (\u3|u1|send~q\ & (\u3|u1|cnt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|cnt[7]~3_combout\,
	datab => \u3|u1|send~q\,
	datac => \u3|u1|cnt~0_combout\,
	datad => \u3|u1|Add0~10_combout\,
	combout => \u3|u1|cnt~4_combout\);

-- Location: FF_X25_Y7_N25
\u3|u1|cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|u1|cnt~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|cnt\(5));

-- Location: LCCOMB_X24_Y7_N0
\u3|u1|cnt[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|cnt[7]~2_combout\ = (\u3|u1|cnt\(3) & ((!\u3|u1|cnt\(7)) # (!\u3|u1|cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|cnt\(3),
	datac => \u3|u1|cnt\(5),
	datad => \u3|u1|cnt\(7),
	combout => \u3|u1|cnt[7]~2_combout\);

-- Location: LCCOMB_X25_Y7_N14
\u3|u1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|Add0~12_combout\ = (\u3|u1|cnt\(6) & (\u3|u1|Add0~11\ $ (GND))) # (!\u3|u1|cnt\(6) & (!\u3|u1|Add0~11\ & VCC))
-- \u3|u1|Add0~13\ = CARRY((\u3|u1|cnt\(6) & !\u3|u1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|cnt\(6),
	datad => VCC,
	cin => \u3|u1|Add0~11\,
	combout => \u3|u1|Add0~12_combout\,
	cout => \u3|u1|Add0~13\);

-- Location: LCCOMB_X25_Y7_N28
\u3|u1|cnt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|cnt~10_combout\ = (\u3|u1|cnt[7]~3_combout\ & (((\u3|u1|Add0~12_combout\)))) # (!\u3|u1|cnt[7]~3_combout\ & (\u3|u1|cnt~9_combout\ & (\u3|u1|send~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|cnt~9_combout\,
	datab => \u3|u1|send~q\,
	datac => \u3|u1|Add0~12_combout\,
	datad => \u3|u1|cnt[7]~3_combout\,
	combout => \u3|u1|cnt~10_combout\);

-- Location: FF_X25_Y7_N29
\u3|u1|cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|u1|cnt~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|cnt\(6));

-- Location: LCCOMB_X24_Y7_N26
\u3|u1|cnt[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|cnt[7]~1_combout\ = (\u3|u1|cnt\(7) & ((\u3|u1|cnt\(6)) # ((\u3|u1|cnt\(5) & \u3|u1|cnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|cnt\(5),
	datab => \u3|u1|cnt\(6),
	datac => \u3|u1|cnt\(4),
	datad => \u3|u1|cnt\(7),
	combout => \u3|u1|cnt[7]~1_combout\);

-- Location: LCCOMB_X24_Y7_N14
\u3|u1|cnt[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|cnt[7]~3_combout\ = (\u3|u1|send~q\ & (((\u3|u1|cnt[7]~2_combout\) # (\u3|u1|cnt[7]~1_combout\)) # (!\u3|u1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|Equal0~0_combout\,
	datab => \u3|u1|cnt[7]~2_combout\,
	datac => \u3|u1|cnt[7]~1_combout\,
	datad => \u3|u1|send~q\,
	combout => \u3|u1|cnt[7]~3_combout\);

-- Location: LCCOMB_X25_Y7_N16
\u3|u1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|Add0~14_combout\ = \u3|u1|Add0~13\ $ (\u3|u1|cnt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u3|u1|cnt\(7),
	cin => \u3|u1|Add0~13\,
	combout => \u3|u1|Add0~14_combout\);

-- Location: LCCOMB_X24_Y7_N28
\u3|u1|cnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|cnt~8_combout\ = (\u3|u1|cnt[7]~3_combout\ & (((\u3|u1|Add0~14_combout\)))) # (!\u3|u1|cnt[7]~3_combout\ & (!\u3|u1|cnt~7_combout\ & (\u3|u1|send~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|cnt~7_combout\,
	datab => \u3|u1|send~q\,
	datac => \u3|u1|cnt[7]~3_combout\,
	datad => \u3|u1|Add0~14_combout\,
	combout => \u3|u1|cnt~8_combout\);

-- Location: FF_X24_Y7_N29
\u3|u1|cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|u1|cnt~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|cnt\(7));

-- Location: LCCOMB_X25_Y7_N0
\u3|u1|cnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|cnt~5_combout\ = (!\u3|u1|cnt\(3) & (\u3|u1|cnt\(4) & ((!\u3|u1|cnt\(7)) # (!\u3|u1|cnt\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|cnt\(3),
	datab => \u3|u1|cnt\(5),
	datac => \u3|u1|cnt\(4),
	datad => \u3|u1|cnt\(7),
	combout => \u3|u1|cnt~5_combout\);

-- Location: LCCOMB_X25_Y7_N30
\u3|u1|cnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|cnt~6_combout\ = (\u3|u1|cnt[7]~3_combout\ & (((\u3|u1|Add0~8_combout\)))) # (!\u3|u1|cnt[7]~3_combout\ & (\u3|u1|send~q\ & (\u3|u1|cnt~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|cnt[7]~3_combout\,
	datab => \u3|u1|send~q\,
	datac => \u3|u1|cnt~5_combout\,
	datad => \u3|u1|Add0~8_combout\,
	combout => \u3|u1|cnt~6_combout\);

-- Location: FF_X25_Y7_N31
\u3|u1|cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|u1|cnt~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|cnt\(4));

-- Location: LCCOMB_X23_Y7_N16
\u3|u1|WideOr10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|WideOr10~0_combout\ = (\u3|u1|cnt\(7) & ((\u3|u1|cnt\(6)) # ((\u3|u1|cnt\(5) & \u3|u1|cnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|cnt\(6),
	datab => \u3|u1|cnt\(5),
	datac => \u3|u1|cnt\(4),
	datad => \u3|u1|cnt\(7),
	combout => \u3|u1|WideOr10~0_combout\);

-- Location: LCCOMB_X24_Y7_N16
\u3|u1|cnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|cnt~15_combout\ = (\u3|u1|Add0~2_combout\ & \u3|u1|cnt[1]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|Add0~2_combout\,
	datad => \u3|u1|cnt[1]~13_combout\,
	combout => \u3|u1|cnt~15_combout\);

-- Location: FF_X24_Y7_N17
\u3|u1|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|u1|cnt~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|cnt\(1));

-- Location: LCCOMB_X24_Y7_N2
\u3|u1|cnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|cnt~14_combout\ = (\u3|u1|cnt[1]~13_combout\ & (\u3|u1|Add0~0_combout\)) # (!\u3|u1|cnt[1]~13_combout\ & ((\u3|u1|send~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|Add0~0_combout\,
	datab => \u3|u1|send~q\,
	datad => \u3|u1|cnt[1]~13_combout\,
	combout => \u3|u1|cnt~14_combout\);

-- Location: FF_X24_Y7_N3
\u3|u1|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|u1|cnt~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|cnt\(0));

-- Location: LCCOMB_X24_Y7_N6
\u3|u1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|Equal0~0_combout\ = (!\u3|u1|cnt\(1) & (!\u3|u1|cnt\(2) & !\u3|u1|cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|cnt\(1),
	datac => \u3|u1|cnt\(2),
	datad => \u3|u1|cnt\(0),
	combout => \u3|u1|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y7_N8
\u3|u1|cnt[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|cnt[1]~12_combout\ = ((!\u3|u1|cnt\(3) & \u3|u1|WideOr10~0_combout\)) # (!\u3|u1|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|cnt\(3),
	datac => \u3|u1|WideOr10~0_combout\,
	datad => \u3|u1|Equal0~0_combout\,
	combout => \u3|u1|cnt[1]~12_combout\);

-- Location: LCCOMB_X24_Y7_N20
\u3|u1|cnt[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|cnt[1]~13_combout\ = (\u3|u1|send~q\ & ((\u3|u1|cnt[1]~12_combout\) # ((!\u3|u1|Equal0~1_combout\ & \u3|u1|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|Equal0~1_combout\,
	datab => \u3|u1|cnt\(3),
	datac => \u3|u1|cnt[1]~12_combout\,
	datad => \u3|u1|send~q\,
	combout => \u3|u1|cnt[1]~13_combout\);

-- Location: LCCOMB_X25_Y7_N20
\u3|u1|cnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|cnt~16_combout\ = (\u3|u1|Add0~4_combout\ & \u3|u1|cnt[1]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|Add0~4_combout\,
	datad => \u3|u1|cnt[1]~13_combout\,
	combout => \u3|u1|cnt~16_combout\);

-- Location: FF_X25_Y7_N21
\u3|u1|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|u1|cnt~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|cnt\(2));

-- Location: LCCOMB_X25_Y7_N26
\u3|u1|cnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|cnt~11_combout\ = (\u3|u1|cnt[7]~3_combout\ & (\u3|u1|Add0~6_combout\)) # (!\u3|u1|cnt[7]~3_combout\ & (((\u3|u1|cnt\(3) & \u3|u1|send~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|cnt[7]~3_combout\,
	datab => \u3|u1|Add0~6_combout\,
	datac => \u3|u1|cnt\(3),
	datad => \u3|u1|send~q\,
	combout => \u3|u1|cnt~11_combout\);

-- Location: FF_X25_Y7_N27
\u3|u1|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|u1|cnt~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|cnt\(3));

-- Location: LCCOMB_X24_Y7_N30
\u3|u1|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|Equal0~1_combout\ = (\u3|u1|cnt\(5) & (!\u3|u1|cnt\(6) & (!\u3|u1|cnt\(4) & \u3|u1|cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|cnt\(5),
	datab => \u3|u1|cnt\(6),
	datac => \u3|u1|cnt\(4),
	datad => \u3|u1|cnt\(7),
	combout => \u3|u1|Equal0~1_combout\);

-- Location: LCCOMB_X24_Y7_N12
\u3|u1|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|Equal0~2_combout\ = (\u3|u1|cnt\(3) & (\u3|u1|Equal0~1_combout\ & \u3|u1|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|cnt\(3),
	datac => \u3|u1|Equal0~1_combout\,
	datad => \u3|u1|Equal0~0_combout\,
	combout => \u3|u1|Equal0~2_combout\);

-- Location: LCCOMB_X24_Y7_N24
\u3|u1|send~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|send~0_combout\ = (\u3|u1|idle~q\ & (((\u3|u1|send~q\ & !\u3|u1|Equal0~2_combout\)))) # (!\u3|u1|idle~q\ & ((\u3|u1|wrsigrise~q\) # ((\u3|u1|send~q\ & !\u3|u1|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|idle~q\,
	datab => \u3|u1|wrsigrise~q\,
	datac => \u3|u1|send~q\,
	datad => \u3|u1|Equal0~2_combout\,
	combout => \u3|u1|send~0_combout\);

-- Location: FF_X24_Y7_N25
\u3|u1|send\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|u1|send~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|send~q\);

-- Location: LCCOMB_X23_Y9_N8
\u3|k[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|k[0]~9_combout\ = \u3|k\(0) $ (VCC)
-- \u3|k[0]~10\ = CARRY(\u3|k\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(0),
	datad => VCC,
	combout => \u3|k[0]~9_combout\,
	cout => \u3|k[0]~10\);

-- Location: LCCOMB_X23_Y9_N10
\u3|k[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|k[1]~11_combout\ = (\u3|k\(1) & (!\u3|k[0]~10\)) # (!\u3|k\(1) & ((\u3|k[0]~10\) # (GND)))
-- \u3|k[1]~12\ = CARRY((!\u3|k[0]~10\) # (!\u3|k\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(1),
	datad => VCC,
	cin => \u3|k[0]~10\,
	combout => \u3|k[1]~11_combout\,
	cout => \u3|k[1]~12\);

-- Location: LCCOMB_X23_Y9_N12
\u3|k[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|k[2]~15_combout\ = (\u3|k\(2) & (\u3|k[1]~12\ $ (GND))) # (!\u3|k\(2) & (!\u3|k[1]~12\ & VCC))
-- \u3|k[2]~16\ = CARRY((\u3|k\(2) & !\u3|k[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(2),
	datad => VCC,
	cin => \u3|k[1]~12\,
	combout => \u3|k[2]~15_combout\,
	cout => \u3|k[2]~16\);

-- Location: LCCOMB_X23_Y9_N14
\u3|k[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|k[3]~17_combout\ = (\u3|k\(3) & (!\u3|k[2]~16\)) # (!\u3|k\(3) & ((\u3|k[2]~16\) # (GND)))
-- \u3|k[3]~18\ = CARRY((!\u3|k[2]~16\) # (!\u3|k\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(3),
	datad => VCC,
	cin => \u3|k[2]~16\,
	combout => \u3|k[3]~17_combout\,
	cout => \u3|k[3]~18\);

-- Location: LCCOMB_X23_Y9_N16
\u3|k[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|k[4]~19_combout\ = (\u3|k\(4) & (\u3|k[3]~18\ $ (GND))) # (!\u3|k\(4) & (!\u3|k[3]~18\ & VCC))
-- \u3|k[4]~20\ = CARRY((\u3|k\(4) & !\u3|k[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(4),
	datad => VCC,
	cin => \u3|k[3]~18\,
	combout => \u3|k[4]~19_combout\,
	cout => \u3|k[4]~20\);

-- Location: LCCOMB_X16_Y10_N18
\u3|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Equal3~2_combout\ = (\u3|Equal3~0_combout\) # ((\u3|Equal3~1_combout\) # (!\u3|txdata[0]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|Equal3~0_combout\,
	datac => \u3|Equal3~1_combout\,
	datad => \u3|txdata[0]~20_combout\,
	combout => \u3|Equal3~2_combout\);

-- Location: LCCOMB_X16_Y10_N28
\u3|k[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|k[0]~14_combout\ = ((\u3|uart_stat.001~q\ & !\u3|Equal3~2_combout\)) # (!\rst_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_stat.001~q\,
	datac => \rst_n~input_o\,
	datad => \u3|Equal3~2_combout\,
	combout => \u3|k[0]~14_combout\);

-- Location: FF_X23_Y9_N17
\u3|k[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|k[4]~19_combout\,
	sclr => \u3|k[0]~13_combout\,
	ena => \u3|k[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|k\(4));

-- Location: LCCOMB_X23_Y9_N18
\u3|k[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|k[5]~21_combout\ = (\u3|k\(5) & (!\u3|k[4]~20\)) # (!\u3|k\(5) & ((\u3|k[4]~20\) # (GND)))
-- \u3|k[5]~22\ = CARRY((!\u3|k[4]~20\) # (!\u3|k\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(5),
	datad => VCC,
	cin => \u3|k[4]~20\,
	combout => \u3|k[5]~21_combout\,
	cout => \u3|k[5]~22\);

-- Location: FF_X23_Y9_N19
\u3|k[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|k[5]~21_combout\,
	sclr => \u3|k[0]~13_combout\,
	ena => \u3|k[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|k\(5));

-- Location: LCCOMB_X23_Y9_N20
\u3|k[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|k[6]~23_combout\ = (\u3|k\(6) & (\u3|k[5]~22\ $ (GND))) # (!\u3|k\(6) & (!\u3|k[5]~22\ & VCC))
-- \u3|k[6]~24\ = CARRY((\u3|k\(6) & !\u3|k[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(6),
	datad => VCC,
	cin => \u3|k[5]~22\,
	combout => \u3|k[6]~23_combout\,
	cout => \u3|k[6]~24\);

-- Location: FF_X23_Y9_N21
\u3|k[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|k[6]~23_combout\,
	sclr => \u3|k[0]~13_combout\,
	ena => \u3|k[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|k\(6));

-- Location: LCCOMB_X23_Y9_N24
\u3|k[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|k[8]~27_combout\ = \u3|k[7]~26\ $ (!\u3|k\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u3|k\(8),
	cin => \u3|k[7]~26\,
	combout => \u3|k[8]~27_combout\);

-- Location: FF_X23_Y9_N25
\u3|k[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|k[8]~27_combout\,
	sclr => \u3|k[0]~13_combout\,
	ena => \u3|k[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|k\(8));

-- Location: LCCOMB_X24_Y9_N12
\u3|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Equal1~0_combout\ = (\u3|k\(2)) # (((\u3|k\(1)) # (!\u3|k\(4))) # (!\u3|k\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(2),
	datab => \u3|k\(5),
	datac => \u3|k\(4),
	datad => \u3|k\(1),
	combout => \u3|Equal1~0_combout\);

-- Location: FF_X23_Y9_N15
\u3|k[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|k[3]~17_combout\,
	sclr => \u3|k[0]~13_combout\,
	ena => \u3|k[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|k\(3));

-- Location: LCCOMB_X22_Y10_N0
\u3|txdata[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~24_combout\ = (!\u3|k\(3) & (\u3|k\(0) & \u3|k\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(3),
	datac => \u3|k\(0),
	datad => \u3|k\(6),
	combout => \u3|txdata[3]~24_combout\);

-- Location: LCCOMB_X23_Y9_N28
\u3|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Equal1~1_combout\ = (\u3|k\(7)) # ((\u3|k\(8)) # ((\u3|Equal1~0_combout\) # (!\u3|txdata[3]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(7),
	datab => \u3|k\(8),
	datac => \u3|Equal1~0_combout\,
	datad => \u3|txdata[3]~24_combout\,
	combout => \u3|Equal1~1_combout\);

-- Location: LCCOMB_X23_Y9_N6
\u3|k[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|k[0]~13_combout\ = (!\u3|Equal1~1_combout\) # (!\rst_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_n~input_o\,
	datad => \u3|Equal1~1_combout\,
	combout => \u3|k[0]~13_combout\);

-- Location: FF_X23_Y9_N9
\u3|k[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|k[0]~9_combout\,
	sclr => \u3|k[0]~13_combout\,
	ena => \u3|k[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|k\(0));

-- Location: FF_X23_Y9_N11
\u3|k[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|k[1]~11_combout\,
	sclr => \u3|k[0]~13_combout\,
	ena => \u3|k[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|k\(1));

-- Location: LCCOMB_X19_Y10_N28
\u3|txdata~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~10_combout\ = \u3|k\(1) $ (\u3|k\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|k\(1),
	datad => \u3|k\(4),
	combout => \u3|txdata~10_combout\);

-- Location: FF_X23_Y9_N13
\u3|k[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|k[2]~15_combout\,
	sclr => \u3|k[0]~13_combout\,
	ena => \u3|k[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|k\(2));

-- Location: LCCOMB_X19_Y10_N24
\u3|txdata~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~13_combout\ = (!\u3|txdata[3]~12_combout\ & (!\u3|txdata~10_combout\ & (\u3|k\(2) & \u3|k\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~12_combout\,
	datab => \u3|txdata~10_combout\,
	datac => \u3|k\(2),
	datad => \u3|k\(0),
	combout => \u3|txdata~13_combout\);

-- Location: LCCOMB_X19_Y10_N10
\u3|txdata~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~11_combout\ = (\u3|txdata~10_combout\ & ((\u3|k\(5) & ((!\u3|k\(2)))) # (!\u3|k\(5) & ((\u3|k\(0)) # (\u3|k\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(0),
	datab => \u3|k\(5),
	datac => \u3|k\(2),
	datad => \u3|txdata~10_combout\,
	combout => \u3|txdata~11_combout\);

-- Location: LCCOMB_X19_Y10_N18
\u3|txdata[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[6]~1_combout\ = (\u3|k\(6) & (\u3|txdata~13_combout\)) # (!\u3|k\(6) & ((\u3|txdata~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(6),
	datab => \u3|txdata~13_combout\,
	datad => \u3|txdata~11_combout\,
	combout => \u3|txdata[6]~1_combout\);

-- Location: LCCOMB_X19_Y11_N2
\u3|txdata~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~68_combout\ = (!\u3|k\(5) & !\u3|k\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(5),
	datac => \u3|k\(1),
	combout => \u3|txdata~68_combout\);

-- Location: LCCOMB_X19_Y10_N20
\u3|txdata~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~106_combout\ = (\u3|txdata~68_combout\ & ((\u3|k\(6) & (\u3|k\(0) & \u3|k\(4))) # (!\u3|k\(6) & ((!\u3|k\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(0),
	datab => \u3|k\(6),
	datac => \u3|txdata~68_combout\,
	datad => \u3|k\(4),
	combout => \u3|txdata~106_combout\);

-- Location: LCCOMB_X19_Y11_N30
\u3|txdata[3]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~81_combout\ = (\u3|k\(1) & !\u3|k\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|k\(1),
	datad => \u3|k\(4),
	combout => \u3|txdata[3]~81_combout\);

-- Location: LCCOMB_X19_Y10_N22
\u3|txdata~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~107_combout\ = (\u3|k\(6) & (\u3|txdata[3]~81_combout\ & ((\u3|k\(5)) # (\u3|k\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(6),
	datab => \u3|k\(5),
	datac => \u3|txdata[3]~81_combout\,
	datad => \u3|k\(0),
	combout => \u3|txdata~107_combout\);

-- Location: LCCOMB_X19_Y10_N8
\u3|txdata~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~108_combout\ = (\u3|k\(2) & (\u3|txdata~14_combout\)) # (!\u3|k\(2) & (((\u3|txdata~106_combout\) # (\u3|txdata~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata~14_combout\,
	datab => \u3|txdata~106_combout\,
	datac => \u3|txdata~107_combout\,
	datad => \u3|k\(2),
	combout => \u3|txdata~108_combout\);

-- Location: FF_X19_Y10_N19
\u3|txdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|txdata[6]~1_combout\,
	asdata => \u3|txdata~108_combout\,
	sload => \u3|ALT_INV_k\(3),
	ena => \u3|txdata[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|txdata\(6));

-- Location: LCCOMB_X19_Y10_N12
\u3|txdata[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[5]~0_combout\ = (\u3|k\(6) & (!\u3|txdata~13_combout\)) # (!\u3|k\(6) & ((!\u3|txdata~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(6),
	datab => \u3|txdata~13_combout\,
	datad => \u3|txdata~11_combout\,
	combout => \u3|txdata[5]~0_combout\);

-- Location: LCCOMB_X19_Y10_N0
\u3|txdata~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~15_combout\ = (\u3|k\(5)) # ((\u3|k\(6) & \u3|k\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(6),
	datab => \u3|k\(5),
	datad => \u3|k\(0),
	combout => \u3|txdata~15_combout\);

-- Location: LCCOMB_X19_Y10_N30
\u3|txdata~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~16_combout\ = (\u3|k\(6) & ((\u3|k\(1) $ (!\u3|k\(4))) # (!\u3|txdata~15_combout\))) # (!\u3|k\(6) & ((\u3|txdata~15_combout\) # ((\u3|k\(1)) # (\u3|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(6),
	datab => \u3|txdata~15_combout\,
	datac => \u3|k\(1),
	datad => \u3|k\(4),
	combout => \u3|txdata~16_combout\);

-- Location: LCCOMB_X19_Y10_N6
\u3|txdata~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~14_combout\ = (\u3|txdata~10_combout\ & ((\u3|k\(6) & ((!\u3|k\(5)))) # (!\u3|k\(6) & (\u3|k\(0) & \u3|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(0),
	datab => \u3|k\(6),
	datac => \u3|k\(5),
	datad => \u3|txdata~10_combout\,
	combout => \u3|txdata~14_combout\);

-- Location: LCCOMB_X19_Y10_N4
\u3|txdata~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~17_combout\ = (\u3|k\(2) & ((!\u3|txdata~14_combout\))) # (!\u3|k\(2) & (\u3|txdata~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(2),
	datac => \u3|txdata~16_combout\,
	datad => \u3|txdata~14_combout\,
	combout => \u3|txdata~17_combout\);

-- Location: FF_X19_Y10_N13
\u3|txdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|txdata[5]~0_combout\,
	asdata => \u3|txdata~17_combout\,
	sload => \u3|ALT_INV_k\(3),
	ena => \u3|txdata[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|txdata\(5));

-- Location: LCCOMB_X21_Y7_N24
\u3|u1|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|Selector5~1_combout\ = (\u3|u1|Selector5~0_combout\ & ((\u3|txdata\(6)) # ((!\u3|u1|cnt\(5))))) # (!\u3|u1|Selector5~0_combout\ & (((\u3|txdata\(5) & \u3|u1|cnt\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|Selector5~0_combout\,
	datab => \u3|txdata\(6),
	datac => \u3|txdata\(5),
	datad => \u3|u1|cnt\(5),
	combout => \u3|u1|Selector5~1_combout\);

-- Location: LCCOMB_X23_Y7_N30
\u3|u1|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|Selector5~2_combout\ = (\u3|u1|cnt\(7) & (\u3|u1|tx~q\)) # (!\u3|u1|cnt\(7) & ((\u3|u1|Selector5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|tx~q\,
	datab => \u3|u1|cnt\(7),
	datad => \u3|u1|Selector5~1_combout\,
	combout => \u3|u1|Selector5~2_combout\);

-- Location: LCCOMB_X23_Y7_N8
\u3|u1|Selector5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|Selector5~3_combout\ = (\u3|u1|tx~q\) # ((\u3|u1|cnt\(5) & (!\u3|u1|cnt\(4) & \u3|u1|cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|tx~q\,
	datab => \u3|u1|cnt\(5),
	datac => \u3|u1|cnt\(4),
	datad => \u3|u1|cnt\(7),
	combout => \u3|u1|Selector5~3_combout\);

-- Location: LCCOMB_X19_Y11_N4
\u3|txdata[2]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~80_combout\ = (\u3|k\(3) & (\u3|k\(5) & \u3|k\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(3),
	datac => \u3|k\(5),
	datad => \u3|k\(2),
	combout => \u3|txdata[2]~80_combout\);

-- Location: IOIBUF_X3_Y0_N1
\ad_data[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ad_data(12),
	o => \ad_data[12]~input_o\);

-- Location: LCCOMB_X10_Y4_N24
\u1|ad_ch8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch8~12_combout\ = (!\u1|ad_reset~q\ & \ad_data[12]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \ad_data[12]~input_o\,
	combout => \u1|ad_ch8~12_combout\);

-- Location: LCCOMB_X14_Y16_N4
\u1|ad_ch8[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch8[12]~feeder_combout\ = \u1|ad_ch8~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|ad_ch8~12_combout\,
	combout => \u1|ad_ch8[12]~feeder_combout\);

-- Location: LCCOMB_X14_Y3_N4
\u1|ad_ch8[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch8[5]~1_combout\ = (\u1|ad_reset~q\) # ((!\u1|Equal3~0_combout\ & \u1|state.READ_CH8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal3~0_combout\,
	datac => \u1|ad_reset~q\,
	datad => \u1|state.READ_CH8~q\,
	combout => \u1|ad_ch8[5]~1_combout\);

-- Location: FF_X14_Y16_N5
\u1|ad_ch8[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|ad_ch8[12]~feeder_combout\,
	ena => \u1|ad_ch8[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch8\(12));

-- Location: IOIBUF_X1_Y0_N1
\ad_data[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ad_data(10),
	o => \ad_data[10]~input_o\);

-- Location: LCCOMB_X14_Y4_N14
\u1|ad_ch8~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch8~14_combout\ = (!\u1|ad_reset~q\ & \ad_data[10]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \ad_data[10]~input_o\,
	combout => \u1|ad_ch8~14_combout\);

-- Location: FF_X13_Y16_N21
\u1|ad_ch8[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~14_combout\,
	sload => VCC,
	ena => \u1|ad_ch8[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch8\(10));

-- Location: IOIBUF_X1_Y0_N8
\ad_data[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ad_data(9),
	o => \ad_data[9]~input_o\);

-- Location: LCCOMB_X10_Y4_N26
\u1|ad_ch8~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch8~15_combout\ = (!\u1|ad_reset~q\ & \ad_data[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \ad_data[9]~input_o\,
	combout => \u1|ad_ch8~15_combout\);

-- Location: FF_X13_Y16_N19
\u1|ad_ch8[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~15_combout\,
	sload => VCC,
	ena => \u1|ad_ch8[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch8\(9));

-- Location: IOIBUF_X5_Y0_N15
\ad_data[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ad_data(8),
	o => \ad_data[8]~input_o\);

-- Location: LCCOMB_X23_Y4_N14
\u1|ad_ch8~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch8~16_combout\ = (!\u1|ad_reset~q\ & \ad_data[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \ad_data[8]~input_o\,
	combout => \u1|ad_ch8~16_combout\);

-- Location: FF_X13_Y16_N17
\u1|ad_ch8[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~16_combout\,
	sload => VCC,
	ena => \u1|ad_ch8[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch8\(8));

-- Location: IOIBUF_X5_Y0_N22
\ad_data[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ad_data(7),
	o => \ad_data[7]~input_o\);

-- Location: LCCOMB_X17_Y3_N0
\u1|ad_ch8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch8~7_combout\ = (!\u1|ad_reset~q\ & \ad_data[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \ad_data[7]~input_o\,
	combout => \u1|ad_ch8~7_combout\);

-- Location: FF_X13_Y16_N15
\u1|ad_ch8[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~7_combout\,
	sload => VCC,
	ena => \u1|ad_ch8[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch8\(7));

-- Location: IOIBUF_X11_Y0_N15
\ad_data[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ad_data(4),
	o => \ad_data[4]~input_o\);

-- Location: LCCOMB_X14_Y4_N26
\u1|ad_ch8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch8~2_combout\ = (!\u1|ad_reset~q\ & \ad_data[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \ad_data[4]~input_o\,
	combout => \u1|ad_ch8~2_combout\);

-- Location: FF_X13_Y16_N9
\u1|ad_ch8[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~2_combout\,
	sload => VCC,
	ena => \u1|ad_ch8[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch8\(4));

-- Location: IOIBUF_X13_Y0_N22
\ad_data[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ad_data(2),
	o => \ad_data[2]~input_o\);

-- Location: LCCOMB_X13_Y3_N18
\u1|ad_ch8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch8~4_combout\ = (!\u1|ad_reset~q\ & \ad_data[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \ad_data[2]~input_o\,
	combout => \u1|ad_ch8~4_combout\);

-- Location: FF_X13_Y16_N5
\u1|ad_ch8[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~4_combout\,
	sload => VCC,
	ena => \u1|ad_ch8[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch8\(2));

-- Location: IOIBUF_X11_Y0_N1
\ad_data[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ad_data(1),
	o => \ad_data[1]~input_o\);

-- Location: LCCOMB_X19_Y4_N4
\u1|ad_ch8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch8~5_combout\ = (!\u1|ad_reset~q\ & \ad_data[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \ad_data[1]~input_o\,
	combout => \u1|ad_ch8~5_combout\);

-- Location: FF_X13_Y16_N3
\u1|ad_ch8[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~5_combout\,
	sload => VCC,
	ena => \u1|ad_ch8[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch8\(1));

-- Location: IOIBUF_X16_Y0_N1
\ad_data[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ad_data(0),
	o => \ad_data[0]~input_o\);

-- Location: LCCOMB_X14_Y4_N16
\u1|ad_ch8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch8~6_combout\ = (!\u1|ad_reset~q\ & \ad_data[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \ad_data[0]~input_o\,
	combout => \u1|ad_ch8~6_combout\);

-- Location: FF_X13_Y16_N1
\u1|ad_ch8[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~6_combout\,
	sload => VCC,
	ena => \u1|ad_ch8[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch8\(0));

-- Location: LCCOMB_X13_Y16_N0
\u2|Add7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add7~1_cout\ = CARRY(!\u1|ad_ch8\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch8\(0),
	datad => VCC,
	cout => \u2|Add7~1_cout\);

-- Location: LCCOMB_X13_Y16_N2
\u2|Add7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add7~2_combout\ = (\u1|ad_ch8\(1) & ((\u2|Add7~1_cout\) # (GND))) # (!\u1|ad_ch8\(1) & (!\u2|Add7~1_cout\))
-- \u2|Add7~3\ = CARRY((\u1|ad_ch8\(1)) # (!\u2|Add7~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch8\(1),
	datad => VCC,
	cin => \u2|Add7~1_cout\,
	combout => \u2|Add7~2_combout\,
	cout => \u2|Add7~3\);

-- Location: LCCOMB_X13_Y16_N6
\u2|Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add7~6_combout\ = (\u1|ad_ch8\(3) & ((\u2|Add7~5\) # (GND))) # (!\u1|ad_ch8\(3) & (!\u2|Add7~5\))
-- \u2|Add7~7\ = CARRY((\u1|ad_ch8\(3)) # (!\u2|Add7~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch8\(3),
	datad => VCC,
	cin => \u2|Add7~5\,
	combout => \u2|Add7~6_combout\,
	cout => \u2|Add7~7\);

-- Location: LCCOMB_X13_Y16_N8
\u2|Add7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add7~8_combout\ = (\u1|ad_ch8\(4) & (!\u2|Add7~7\ & VCC)) # (!\u1|ad_ch8\(4) & (\u2|Add7~7\ $ (GND)))
-- \u2|Add7~9\ = CARRY((!\u1|ad_ch8\(4) & !\u2|Add7~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch8\(4),
	datad => VCC,
	cin => \u2|Add7~7\,
	combout => \u2|Add7~8_combout\,
	cout => \u2|Add7~9\);

-- Location: LCCOMB_X13_Y16_N10
\u2|Add7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add7~10_combout\ = (\u1|ad_ch8\(5) & ((\u2|Add7~9\) # (GND))) # (!\u1|ad_ch8\(5) & (!\u2|Add7~9\))
-- \u2|Add7~11\ = CARRY((\u1|ad_ch8\(5)) # (!\u2|Add7~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch8\(5),
	datad => VCC,
	cin => \u2|Add7~9\,
	combout => \u2|Add7~10_combout\,
	cout => \u2|Add7~11\);

-- Location: LCCOMB_X13_Y16_N12
\u2|Add7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add7~12_combout\ = (\u1|ad_ch8\(6) & (!\u2|Add7~11\ & VCC)) # (!\u1|ad_ch8\(6) & (\u2|Add7~11\ $ (GND)))
-- \u2|Add7~13\ = CARRY((!\u1|ad_ch8\(6) & !\u2|Add7~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch8\(6),
	datad => VCC,
	cin => \u2|Add7~11\,
	combout => \u2|Add7~12_combout\,
	cout => \u2|Add7~13\);

-- Location: LCCOMB_X13_Y16_N14
\u2|Add7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add7~14_combout\ = (\u1|ad_ch8\(7) & ((\u2|Add7~13\) # (GND))) # (!\u1|ad_ch8\(7) & (!\u2|Add7~13\))
-- \u2|Add7~15\ = CARRY((\u1|ad_ch8\(7)) # (!\u2|Add7~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch8\(7),
	datad => VCC,
	cin => \u2|Add7~13\,
	combout => \u2|Add7~14_combout\,
	cout => \u2|Add7~15\);

-- Location: LCCOMB_X13_Y16_N20
\u2|Add7~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add7~20_combout\ = (\u1|ad_ch8\(10) & (!\u2|Add7~19\ & VCC)) # (!\u1|ad_ch8\(10) & (\u2|Add7~19\ $ (GND)))
-- \u2|Add7~21\ = CARRY((!\u1|ad_ch8\(10) & !\u2|Add7~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch8\(10),
	datad => VCC,
	cin => \u2|Add7~19\,
	combout => \u2|Add7~20_combout\,
	cout => \u2|Add7~21\);

-- Location: LCCOMB_X13_Y16_N24
\u2|Add7~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add7~24_combout\ = (\u1|ad_ch8\(12) & (!\u2|Add7~23\ & VCC)) # (!\u1|ad_ch8\(12) & (\u2|Add7~23\ $ (GND)))
-- \u2|Add7~25\ = CARRY((!\u1|ad_ch8\(12) & !\u2|Add7~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch8\(12),
	datad => VCC,
	cin => \u2|Add7~23\,
	combout => \u2|Add7~24_combout\,
	cout => \u2|Add7~25\);

-- Location: LCCOMB_X14_Y16_N14
\u2|ch8_reg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_reg~9_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch8\(15) & ((\u2|Add7~24_combout\))) # (!\u1|ad_ch8\(15) & (\u1|ad_ch8\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch8\(15),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch8\(12),
	datad => \u2|Add7~24_combout\,
	combout => \u2|ch8_reg~9_combout\);

-- Location: FF_X14_Y16_N15
\u2|ch8_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_reg~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_reg\(12));

-- Location: LCCOMB_X13_Y16_N26
\u2|Add7~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add7~26_combout\ = (\u1|ad_ch8\(13) & ((\u2|Add7~25\) # (GND))) # (!\u1|ad_ch8\(13) & (!\u2|Add7~25\))
-- \u2|Add7~27\ = CARRY((\u1|ad_ch8\(13)) # (!\u2|Add7~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch8\(13),
	datad => VCC,
	cin => \u2|Add7~25\,
	combout => \u2|Add7~26_combout\,
	cout => \u2|Add7~27\);

-- Location: IOIBUF_X21_Y0_N22
\ad_data[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ad_data(13),
	o => \ad_data[13]~input_o\);

-- Location: LCCOMB_X23_Y4_N16
\u1|ad_ch8~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch8~11_combout\ = (!\u1|ad_reset~q\ & \ad_data[13]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \ad_data[13]~input_o\,
	combout => \u1|ad_ch8~11_combout\);

-- Location: FF_X13_Y16_N27
\u1|ad_ch8[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~11_combout\,
	sload => VCC,
	ena => \u1|ad_ch8[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch8\(13));

-- Location: LCCOMB_X14_Y16_N22
\u2|ch8_reg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_reg~14_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch8\(15) & (\u2|Add7~26_combout\)) # (!\u1|ad_ch8\(15) & ((\u1|ad_ch8\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch8\(15),
	datab => \u2|Add7~26_combout\,
	datac => \u1|ad_ch8\(13),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch8_reg~14_combout\);

-- Location: FF_X14_Y16_N23
\u2|ch8_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_reg~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_reg\(13));

-- Location: LCCOMB_X13_Y14_N0
\u2|Mult7|mult_core|romout[3][15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[3][15]~16_combout\ = \u2|ch8_reg\(12) $ (\u2|ch8_reg\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch8_reg\(12),
	datad => \u2|ch8_reg\(13),
	combout => \u2|Mult7|mult_core|romout[3][15]~16_combout\);

-- Location: IOIBUF_X25_Y0_N8
\ad_data[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ad_data(14),
	o => \ad_data[14]~input_o\);

-- Location: LCCOMB_X25_Y4_N26
\u1|ad_ch8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch8~10_combout\ = (!\u1|ad_reset~q\ & \ad_data[14]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \ad_data[14]~input_o\,
	combout => \u1|ad_ch8~10_combout\);

-- Location: FF_X13_Y16_N29
\u1|ad_ch8[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~10_combout\,
	sload => VCC,
	ena => \u1|ad_ch8[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch8\(14));

-- Location: LCCOMB_X13_Y16_N28
\u2|Add7~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add7~28_combout\ = (\u1|ad_ch8\(14) & (!\u2|Add7~27\ & VCC)) # (!\u1|ad_ch8\(14) & (\u2|Add7~27\ $ (GND)))
-- \u2|Add7~29\ = CARRY((!\u1|ad_ch8\(14) & !\u2|Add7~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch8\(14),
	datad => VCC,
	cin => \u2|Add7~27\,
	combout => \u2|Add7~28_combout\,
	cout => \u2|Add7~29\);

-- Location: LCCOMB_X14_Y16_N28
\u2|ch8_reg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_reg~8_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch8\(15) & (\u2|Add7~28_combout\)) # (!\u1|ad_ch8\(15) & ((\u1|ad_ch8\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch8\(15),
	datab => \u1|ad_reset~q\,
	datac => \u2|Add7~28_combout\,
	datad => \u1|ad_ch8\(14),
	combout => \u2|ch8_reg~8_combout\);

-- Location: FF_X14_Y16_N29
\u2|ch8_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_reg~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_reg\(14));

-- Location: LCCOMB_X13_Y16_N30
\u2|Add7~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add7~30_combout\ = \u1|ad_ch8\(15) $ (!\u2|Add7~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch8\(15),
	cin => \u2|Add7~29\,
	combout => \u2|Add7~30_combout\);

-- Location: LCCOMB_X14_Y16_N10
\u2|ch8_reg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_reg~15_combout\ = (\u1|ad_ch8\(15) & (!\u1|ad_reset~q\ & \u2|Add7~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch8\(15),
	datab => \u1|ad_reset~q\,
	datad => \u2|Add7~30_combout\,
	combout => \u2|ch8_reg~15_combout\);

-- Location: FF_X14_Y16_N11
\u2|ch8_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_reg~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_reg\(15));

-- Location: LCCOMB_X14_Y16_N12
\u2|Mult7|mult_core|romout[3][13]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[3][13]~17_combout\ = (\u2|ch8_reg\(15) & ((\u2|ch8_reg\(14)) # (\u2|ch8_reg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch8_reg\(14),
	datac => \u2|ch8_reg\(13),
	datad => \u2|ch8_reg\(15),
	combout => \u2|Mult7|mult_core|romout[3][13]~17_combout\);

-- Location: LCCOMB_X12_Y16_N26
\u2|ch8_reg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_reg~12_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch8\(15) & ((\u2|Add7~20_combout\))) # (!\u1|ad_ch8\(15) & (\u1|ad_ch8\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch8\(15),
	datab => \u1|ad_ch8\(10),
	datac => \u2|Add7~20_combout\,
	datad => \u1|ad_reset~q\,
	combout => \u2|ch8_reg~12_combout\);

-- Location: FF_X12_Y16_N27
\u2|ch8_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_reg~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_reg\(10));

-- Location: IOIBUF_X18_Y0_N1
\ad_data[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ad_data(15),
	o => \ad_data[15]~input_o\);

-- Location: LCCOMB_X19_Y4_N8
\u1|ad_ch8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch8~0_combout\ = (!\u1|ad_reset~q\ & \ad_data[15]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \ad_data[15]~input_o\,
	combout => \u1|ad_ch8~0_combout\);

-- Location: FF_X13_Y16_N31
\u1|ad_ch8[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~0_combout\,
	sload => VCC,
	ena => \u1|ad_ch8[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch8\(15));

-- Location: LCCOMB_X12_Y16_N22
\u2|ch8_reg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_reg~10_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch8\(15) & (\u2|Add7~18_combout\)) # (!\u1|ad_ch8\(15) & ((\u1|ad_ch8\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add7~18_combout\,
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch8\(15),
	datad => \u1|ad_ch8\(9),
	combout => \u2|ch8_reg~10_combout\);

-- Location: FF_X12_Y16_N23
\u2|ch8_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_reg~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_reg\(9));

-- Location: LCCOMB_X12_Y14_N28
\u2|Mult7|mult_core|romout[2][16]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[2][16]~18_combout\ = \u2|ch8_reg\(10) $ (((!\u2|ch8_reg\(8) & \u2|ch8_reg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(8),
	datac => \u2|ch8_reg\(10),
	datad => \u2|ch8_reg\(9),
	combout => \u2|Mult7|mult_core|romout[2][16]~18_combout\);

-- Location: LCCOMB_X14_Y16_N16
\u2|Mult7|mult_core|romout[3][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[3][11]~combout\ = (\u2|ch8_reg\(13) & ((\u2|ch8_reg\(14) & (!\u2|ch8_reg\(12) & \u2|ch8_reg\(15))) # (!\u2|ch8_reg\(14) & (\u2|ch8_reg\(12) & !\u2|ch8_reg\(15))))) # (!\u2|ch8_reg\(13) & (\u2|ch8_reg\(15) $ (((\u2|ch8_reg\(14) & 
-- !\u2|ch8_reg\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(13),
	datab => \u2|ch8_reg\(14),
	datac => \u2|ch8_reg\(12),
	datad => \u2|ch8_reg\(15),
	combout => \u2|Mult7|mult_core|romout[3][11]~combout\);

-- Location: LCCOMB_X14_Y16_N6
\u2|Mult7|mult_core|romout[3][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[3][10]~combout\ = (\u2|ch8_reg\(12) & ((\u2|ch8_reg\(14) & (\u2|ch8_reg\(13) & !\u2|ch8_reg\(15))) # (!\u2|ch8_reg\(14) & ((\u2|ch8_reg\(15)))))) # (!\u2|ch8_reg\(12) & (\u2|ch8_reg\(14) $ (((\u2|ch8_reg\(13) & 
-- !\u2|ch8_reg\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(12),
	datab => \u2|ch8_reg\(14),
	datac => \u2|ch8_reg\(13),
	datad => \u2|ch8_reg\(15),
	combout => \u2|Mult7|mult_core|romout[3][10]~combout\);

-- Location: LCCOMB_X14_Y16_N8
\u2|Mult7|mult_core|romout[3][9]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[3][9]~20_combout\ = (\u2|ch8_reg\(13) & ((\u2|ch8_reg\(14) & ((!\u2|ch8_reg\(15)) # (!\u2|ch8_reg\(12)))) # (!\u2|ch8_reg\(14) & (!\u2|ch8_reg\(12) & !\u2|ch8_reg\(15))))) # (!\u2|ch8_reg\(13) & (\u2|ch8_reg\(15) $ 
-- (((!\u2|ch8_reg\(14) & \u2|ch8_reg\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(13),
	datab => \u2|ch8_reg\(14),
	datac => \u2|ch8_reg\(12),
	datad => \u2|ch8_reg\(15),
	combout => \u2|Mult7|mult_core|romout[3][9]~20_combout\);

-- Location: LCCOMB_X14_Y16_N26
\u2|Mult7|mult_core|romout[3][8]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[3][8]~22_combout\ = (\u2|ch8_reg\(14) & ((\u2|ch8_reg\(13) & ((\u2|ch8_reg\(12)) # (!\u2|ch8_reg\(15)))) # (!\u2|ch8_reg\(13) & ((\u2|ch8_reg\(15)) # (!\u2|ch8_reg\(12)))))) # (!\u2|ch8_reg\(14) & (\u2|ch8_reg\(12) $ 
-- (((\u2|ch8_reg\(13) & \u2|ch8_reg\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(13),
	datab => \u2|ch8_reg\(14),
	datac => \u2|ch8_reg\(12),
	datad => \u2|ch8_reg\(15),
	combout => \u2|Mult7|mult_core|romout[3][8]~22_combout\);

-- Location: LCCOMB_X14_Y16_N24
\u2|Mult7|mult_core|romout[3][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[3][7]~combout\ = \u2|ch8_reg\(13) $ (\u2|ch8_reg\(15) $ (((\u2|ch8_reg\(14) & \u2|ch8_reg\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(13),
	datab => \u2|ch8_reg\(14),
	datac => \u2|ch8_reg\(12),
	datad => \u2|ch8_reg\(15),
	combout => \u2|Mult7|mult_core|romout[3][7]~combout\);

-- Location: LCCOMB_X14_Y16_N0
\u2|Mult7|mult_core|romout[3][6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[3][6]~12_combout\ = \u2|ch8_reg\(12) $ (\u2|ch8_reg\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch8_reg\(12),
	datad => \u2|ch8_reg\(14),
	combout => \u2|Mult7|mult_core|romout[3][6]~12_combout\);

-- Location: LCCOMB_X13_Y14_N4
\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u2|Mult7|mult_core|romout[2][9]~13_combout\ & ((\u2|ch8_reg\(13) & (\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # (!\u2|ch8_reg\(13) & 
-- (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u2|Mult7|mult_core|romout[2][9]~13_combout\ & ((\u2|ch8_reg\(13) & (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u2|ch8_reg\(13) & 
-- ((\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u2|Mult7|mult_core|romout[2][9]~13_combout\ & (!\u2|ch8_reg\(13) & !\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u2|Mult7|mult_core|romout[2][9]~13_combout\ & 
-- ((!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u2|ch8_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[2][9]~13_combout\,
	datab => \u2|ch8_reg\(13),
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X13_Y14_N6
\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u2|Mult7|mult_core|romout[2][10]~combout\ $ (\u2|Mult7|mult_core|romout[3][6]~12_combout\ $ (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u2|Mult7|mult_core|romout[2][10]~combout\ & ((\u2|Mult7|mult_core|romout[3][6]~12_combout\) # (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u2|Mult7|mult_core|romout[2][10]~combout\ & (\u2|Mult7|mult_core|romout[3][6]~12_combout\ & !\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[2][10]~combout\,
	datab => \u2|Mult7|mult_core|romout[3][6]~12_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X13_Y14_N18
\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u2|Mult7|mult_core|romout[3][12]~combout\ $ (\u2|Mult7|mult_core|romout[2][16]~18_combout\ $ (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u2|Mult7|mult_core|romout[3][12]~combout\ & ((\u2|Mult7|mult_core|romout[2][16]~18_combout\) # (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~15\))) # 
-- (!\u2|Mult7|mult_core|romout[3][12]~combout\ & (\u2|Mult7|mult_core|romout[2][16]~18_combout\ & !\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[3][12]~combout\,
	datab => \u2|Mult7|mult_core|romout[2][16]~18_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X13_Y14_N20
\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u2|Mult7|mult_core|romout[2][17]~combout\ & ((\u2|Mult7|mult_core|romout[3][13]~17_combout\ & (\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u2|Mult7|mult_core|romout[3][13]~17_combout\ & (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~17\)))) # (!\u2|Mult7|mult_core|romout[2][17]~combout\ & ((\u2|Mult7|mult_core|romout[3][13]~17_combout\ & 
-- (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u2|Mult7|mult_core|romout[3][13]~17_combout\ & ((\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u2|Mult7|mult_core|romout[2][17]~combout\ & (!\u2|Mult7|mult_core|romout[3][13]~17_combout\ & !\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult7|mult_core|romout[2][17]~combout\ & ((!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u2|Mult7|mult_core|romout[3][13]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[2][17]~combout\,
	datab => \u2|Mult7|mult_core|romout[3][13]~17_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X13_Y14_N22
\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = ((\u2|Mult7|mult_core|romout[2][18]~combout\ $ (\u2|ch8_reg\(12) $ (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u2|Mult7|mult_core|romout[2][18]~combout\ & ((\u2|ch8_reg\(12)) # (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~19\))) # (!\u2|Mult7|mult_core|romout[2][18]~combout\ & 
-- (\u2|ch8_reg\(12) & !\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[2][18]~combout\,
	datab => \u2|ch8_reg\(12),
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X13_Y14_N24
\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u2|Mult7|mult_core|romout[2][19]~combout\ & ((\u2|Mult7|mult_core|romout[3][15]~16_combout\ & (\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u2|Mult7|mult_core|romout[3][15]~16_combout\ & (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~21\)))) # (!\u2|Mult7|mult_core|romout[2][19]~combout\ & ((\u2|Mult7|mult_core|romout[3][15]~16_combout\ & 
-- (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u2|Mult7|mult_core|romout[3][15]~16_combout\ & ((\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((\u2|Mult7|mult_core|romout[2][19]~combout\ & (!\u2|Mult7|mult_core|romout[3][15]~16_combout\ & !\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult7|mult_core|romout[2][19]~combout\ & ((!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u2|Mult7|mult_core|romout[3][15]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[2][19]~combout\,
	datab => \u2|Mult7|mult_core|romout[3][15]~16_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: IOIBUF_X9_Y0_N8
\ad_data[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ad_data(5),
	o => \ad_data[5]~input_o\);

-- Location: LCCOMB_X9_Y4_N24
\u1|ad_ch8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch8~9_combout\ = (!\u1|ad_reset~q\ & \ad_data[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \ad_data[5]~input_o\,
	combout => \u1|ad_ch8~9_combout\);

-- Location: FF_X13_Y16_N11
\u1|ad_ch8[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~9_combout\,
	sload => VCC,
	ena => \u1|ad_ch8[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch8\(5));

-- Location: LCCOMB_X12_Y16_N16
\u2|ch8_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_reg~7_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch8\(15) & (\u2|Add7~10_combout\)) # (!\u1|ad_ch8\(15) & ((\u1|ad_ch8\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch8\(15),
	datab => \u2|Add7~10_combout\,
	datac => \u1|ad_ch8\(5),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch8_reg~7_combout\);

-- Location: FF_X12_Y16_N17
\u2|ch8_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_reg~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_reg\(5));

-- Location: LCCOMB_X12_Y16_N8
\u2|ch8_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_reg~0_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch8\(15) & (\u2|Add7~8_combout\)) # (!\u1|ad_ch8\(15) & ((\u1|ad_ch8\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch8\(15),
	datab => \u1|ad_reset~q\,
	datac => \u2|Add7~8_combout\,
	datad => \u1|ad_ch8\(4),
	combout => \u2|ch8_reg~0_combout\);

-- Location: FF_X12_Y16_N9
\u2|ch8_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_reg\(4));

-- Location: LCCOMB_X12_Y16_N0
\u2|ch8_reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_reg~5_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch8\(15) & (\u2|Add7~14_combout\)) # (!\u1|ad_ch8\(15) & ((\u1|ad_ch8\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch8\(15),
	datab => \u1|ad_reset~q\,
	datac => \u2|Add7~14_combout\,
	datad => \u1|ad_ch8\(7),
	combout => \u2|ch8_reg~5_combout\);

-- Location: FF_X12_Y16_N1
\u2|ch8_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_reg~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_reg\(7));

-- Location: LCCOMB_X11_Y17_N24
\u2|Mult7|mult_core|romout[1][19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[1][19]~combout\ = (\u2|ch8_reg\(7) & ((\u2|ch8_reg\(6)) # ((\u2|ch8_reg\(5) & \u2|ch8_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(6),
	datab => \u2|ch8_reg\(5),
	datac => \u2|ch8_reg\(4),
	datad => \u2|ch8_reg\(7),
	combout => \u2|Mult7|mult_core|romout[1][19]~combout\);

-- Location: LCCOMB_X11_Y17_N6
\u2|Mult7|mult_core|romout[1][18]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[1][18]~23_combout\ = (\u2|ch8_reg\(6) & (\u2|ch8_reg\(5) & ((!\u2|ch8_reg\(7))))) # (!\u2|ch8_reg\(6) & (\u2|ch8_reg\(7) & ((!\u2|ch8_reg\(4)) # (!\u2|ch8_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(6),
	datab => \u2|ch8_reg\(5),
	datac => \u2|ch8_reg\(4),
	datad => \u2|ch8_reg\(7),
	combout => \u2|Mult7|mult_core|romout[1][18]~23_combout\);

-- Location: LCCOMB_X11_Y17_N20
\u2|Mult7|mult_core|romout[1][17]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[1][17]~24_combout\ = \u2|ch8_reg\(7) $ (((\u2|ch8_reg\(6) & (!\u2|ch8_reg\(5))) # (!\u2|ch8_reg\(6) & (\u2|ch8_reg\(5) & \u2|ch8_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(6),
	datab => \u2|ch8_reg\(5),
	datac => \u2|ch8_reg\(4),
	datad => \u2|ch8_reg\(7),
	combout => \u2|Mult7|mult_core|romout[1][17]~24_combout\);

-- Location: IOIBUF_X11_Y0_N22
\ad_data[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ad_data(3),
	o => \ad_data[3]~input_o\);

-- Location: LCCOMB_X12_Y3_N10
\u1|ad_ch8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch8~3_combout\ = (!\u1|ad_reset~q\ & \ad_data[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \ad_data[3]~input_o\,
	combout => \u1|ad_ch8~3_combout\);

-- Location: FF_X13_Y16_N7
\u1|ad_ch8[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~3_combout\,
	sload => VCC,
	ena => \u1|ad_ch8[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch8\(3));

-- Location: LCCOMB_X13_Y17_N24
\u2|ch8_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_reg~4_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch8\(15) & (\u2|Add7~6_combout\)) # (!\u1|ad_ch8\(15) & ((\u1|ad_ch8\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch8\(15),
	datac => \u2|Add7~6_combout\,
	datad => \u1|ad_ch8\(3),
	combout => \u2|ch8_reg~4_combout\);

-- Location: FF_X13_Y17_N25
\u2|ch8_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_reg~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_reg\(3));

-- Location: LCCOMB_X13_Y17_N22
\u2|ch8_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_reg~2_combout\ = (!\u1|ad_reset~q\ & \u1|ad_ch8\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u1|ad_ch8\(0),
	combout => \u2|ch8_reg~2_combout\);

-- Location: FF_X13_Y17_N23
\u2|ch8_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_reg~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_reg\(0));

-- Location: LCCOMB_X13_Y17_N20
\u2|ch8_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_reg~1_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch8\(15) & (\u2|Add7~2_combout\)) # (!\u1|ad_ch8\(15) & ((\u1|ad_ch8\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch8\(15),
	datac => \u2|Add7~2_combout\,
	datad => \u1|ad_ch8\(1),
	combout => \u2|ch8_reg~1_combout\);

-- Location: FF_X13_Y17_N21
\u2|ch8_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_reg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_reg\(1));

-- Location: LCCOMB_X13_Y17_N10
\u2|Mult7|mult_core|romout[0][19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[0][19]~combout\ = (\u2|ch8_reg\(3) & ((\u2|ch8_reg\(2)) # ((\u2|ch8_reg\(0) & \u2|ch8_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(2),
	datab => \u2|ch8_reg\(3),
	datac => \u2|ch8_reg\(0),
	datad => \u2|ch8_reg\(1),
	combout => \u2|Mult7|mult_core|romout[0][19]~combout\);

-- Location: LCCOMB_X13_Y17_N26
\u2|Mult7|mult_core|romout[0][18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[0][18]~combout\ = (\u2|ch8_reg\(2) & (!\u2|ch8_reg\(3) & ((\u2|ch8_reg\(1))))) # (!\u2|ch8_reg\(2) & (\u2|ch8_reg\(3) & ((!\u2|ch8_reg\(1)) # (!\u2|ch8_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(2),
	datab => \u2|ch8_reg\(3),
	datac => \u2|ch8_reg\(0),
	datad => \u2|ch8_reg\(1),
	combout => \u2|Mult7|mult_core|romout[0][18]~combout\);

-- Location: LCCOMB_X13_Y17_N0
\u2|Mult7|mult_core|romout[0][17]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[0][17]~1_combout\ = \u2|ch8_reg\(3) $ (((\u2|ch8_reg\(2) & ((!\u2|ch8_reg\(1)))) # (!\u2|ch8_reg\(2) & (\u2|ch8_reg\(0) & \u2|ch8_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(2),
	datab => \u2|ch8_reg\(3),
	datac => \u2|ch8_reg\(0),
	datad => \u2|ch8_reg\(1),
	combout => \u2|Mult7|mult_core|romout[0][17]~1_combout\);

-- Location: LCCOMB_X11_Y17_N30
\u2|Mult7|mult_core|romout[1][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[1][12]~combout\ = (\u2|ch8_reg\(6) & ((\u2|ch8_reg\(5) & ((\u2|ch8_reg\(4)) # (!\u2|ch8_reg\(7)))) # (!\u2|ch8_reg\(5) & (\u2|ch8_reg\(4) & !\u2|ch8_reg\(7))))) # (!\u2|ch8_reg\(6) & (!\u2|ch8_reg\(5) & ((\u2|ch8_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(6),
	datab => \u2|ch8_reg\(5),
	datac => \u2|ch8_reg\(4),
	datad => \u2|ch8_reg\(7),
	combout => \u2|Mult7|mult_core|romout[1][12]~combout\);

-- Location: LCCOMB_X13_Y17_N28
\u2|Mult7|mult_core|romout[0][15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[0][15]~3_combout\ = \u2|ch8_reg\(1) $ (\u2|ch8_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch8_reg\(1),
	datac => \u2|ch8_reg\(0),
	combout => \u2|Mult7|mult_core|romout[0][15]~3_combout\);

-- Location: LCCOMB_X11_Y17_N28
\u2|Mult7|mult_core|romout[1][9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[1][9]~5_combout\ = (\u2|ch8_reg\(5) & ((\u2|ch8_reg\(6) & ((!\u2|ch8_reg\(7)) # (!\u2|ch8_reg\(4)))) # (!\u2|ch8_reg\(6) & (!\u2|ch8_reg\(4) & !\u2|ch8_reg\(7))))) # (!\u2|ch8_reg\(5) & (\u2|ch8_reg\(7) $ (((!\u2|ch8_reg\(6) & 
-- \u2|ch8_reg\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(6),
	datab => \u2|ch8_reg\(5),
	datac => \u2|ch8_reg\(4),
	datad => \u2|ch8_reg\(7),
	combout => \u2|Mult7|mult_core|romout[1][9]~5_combout\);

-- Location: LCCOMB_X13_Y17_N16
\u2|Mult7|mult_core|romout[0][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[0][12]~combout\ = (\u2|ch8_reg\(2) & ((\u2|ch8_reg\(3) & (\u2|ch8_reg\(0) & \u2|ch8_reg\(1))) # (!\u2|ch8_reg\(3) & ((\u2|ch8_reg\(0)) # (\u2|ch8_reg\(1)))))) # (!\u2|ch8_reg\(2) & (\u2|ch8_reg\(3) & ((!\u2|ch8_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(2),
	datab => \u2|ch8_reg\(3),
	datac => \u2|ch8_reg\(0),
	datad => \u2|ch8_reg\(1),
	combout => \u2|Mult7|mult_core|romout[0][12]~combout\);

-- Location: LCCOMB_X13_Y17_N18
\u2|Mult7|mult_core|romout[0][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[0][11]~combout\ = (\u2|ch8_reg\(3) & (\u2|ch8_reg\(1) $ (((\u2|ch8_reg\(0)) # (!\u2|ch8_reg\(2)))))) # (!\u2|ch8_reg\(3) & ((\u2|ch8_reg\(2) & (!\u2|ch8_reg\(0) & !\u2|ch8_reg\(1))) # (!\u2|ch8_reg\(2) & (\u2|ch8_reg\(0) & 
-- \u2|ch8_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(2),
	datab => \u2|ch8_reg\(3),
	datac => \u2|ch8_reg\(0),
	datad => \u2|ch8_reg\(1),
	combout => \u2|Mult7|mult_core|romout[0][11]~combout\);

-- Location: IOIBUF_X9_Y0_N1
\ad_data[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ad_data(6),
	o => \ad_data[6]~input_o\);

-- Location: LCCOMB_X12_Y3_N0
\u1|ad_ch8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch8~8_combout\ = (!\u1|ad_reset~q\ & \ad_data[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \ad_data[6]~input_o\,
	combout => \u1|ad_ch8~8_combout\);

-- Location: FF_X13_Y16_N13
\u1|ad_ch8[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~8_combout\,
	sload => VCC,
	ena => \u1|ad_ch8[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch8\(6));

-- Location: LCCOMB_X12_Y16_N10
\u2|ch8_reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_reg~6_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch8\(15) & (\u2|Add7~12_combout\)) # (!\u1|ad_ch8\(15) & ((\u1|ad_ch8\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch8\(15),
	datab => \u2|Add7~12_combout\,
	datac => \u1|ad_ch8\(6),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch8_reg~6_combout\);

-- Location: FF_X12_Y16_N11
\u2|ch8_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_reg~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_reg\(6));

-- Location: LCCOMB_X11_Y17_N22
\u2|Mult7|mult_core|romout[1][6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[1][6]~8_combout\ = \u2|ch8_reg\(4) $ (\u2|ch8_reg\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch8_reg\(4),
	datad => \u2|ch8_reg\(6),
	combout => \u2|Mult7|mult_core|romout[1][6]~8_combout\);

-- Location: LCCOMB_X13_Y17_N14
\u2|Mult7|mult_core|romout[0][9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[0][9]~10_combout\ = (\u2|ch8_reg\(3) & ((\u2|ch8_reg\(2) & ((!\u2|ch8_reg\(1)) # (!\u2|ch8_reg\(0)))) # (!\u2|ch8_reg\(2) & (!\u2|ch8_reg\(0) & !\u2|ch8_reg\(1))))) # (!\u2|ch8_reg\(3) & (\u2|ch8_reg\(1) $ (((!\u2|ch8_reg\(2) & 
-- \u2|ch8_reg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(2),
	datab => \u2|ch8_reg\(3),
	datac => \u2|ch8_reg\(0),
	datad => \u2|ch8_reg\(1),
	combout => \u2|Mult7|mult_core|romout[0][9]~10_combout\);

-- Location: LCCOMB_X13_Y17_N12
\u2|Mult7|mult_core|romout[0][8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[0][8]~11_combout\ = (\u2|ch8_reg\(2) & ((\u2|ch8_reg\(3) & ((\u2|ch8_reg\(0)) # (!\u2|ch8_reg\(1)))) # (!\u2|ch8_reg\(3) & ((\u2|ch8_reg\(1)) # (!\u2|ch8_reg\(0)))))) # (!\u2|ch8_reg\(2) & (\u2|ch8_reg\(0) $ (((\u2|ch8_reg\(3) & 
-- \u2|ch8_reg\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(2),
	datab => \u2|ch8_reg\(3),
	datac => \u2|ch8_reg\(0),
	datad => \u2|ch8_reg\(1),
	combout => \u2|Mult7|mult_core|romout[0][8]~11_combout\);

-- Location: LCCOMB_X12_Y17_N0
\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u2|ch8_reg\(4) & \u2|Mult7|mult_core|romout[0][8]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(4),
	datab => \u2|Mult7|mult_core|romout[0][8]~11_combout\,
	datad => VCC,
	cout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X12_Y17_N2
\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u2|ch8_reg\(5) & (!\u2|Mult7|mult_core|romout[0][9]~10_combout\ & !\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\u2|ch8_reg\(5) & 
-- ((!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u2|Mult7|mult_core|romout[0][9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(5),
	datab => \u2|Mult7|mult_core|romout[0][9]~10_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X12_Y17_N4
\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u2|Mult7|mult_core|romout[0][10]~9_combout\ & ((\u2|Mult7|mult_core|romout[1][6]~8_combout\) # (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u2|Mult7|mult_core|romout[0][10]~9_combout\ & (\u2|Mult7|mult_core|romout[1][6]~8_combout\ & !\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[0][10]~9_combout\,
	datab => \u2|Mult7|mult_core|romout[1][6]~8_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X12_Y17_N6
\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u2|Mult7|mult_core|romout[1][7]~7_combout\ & (!\u2|Mult7|mult_core|romout[0][11]~combout\ & !\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u2|Mult7|mult_core|romout[1][7]~7_combout\ & ((!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u2|Mult7|mult_core|romout[0][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[1][7]~7_combout\,
	datab => \u2|Mult7|mult_core|romout[0][11]~combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X12_Y17_N8
\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u2|Mult7|mult_core|romout[1][8]~combout\ $ (\u2|Mult7|mult_core|romout[0][12]~combout\ $ (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u2|Mult7|mult_core|romout[1][8]~combout\ & ((\u2|Mult7|mult_core|romout[0][12]~combout\) # (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\u2|Mult7|mult_core|romout[1][8]~combout\ & (\u2|Mult7|mult_core|romout[0][12]~combout\ & !\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[1][8]~combout\,
	datab => \u2|Mult7|mult_core|romout[0][12]~combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X12_Y17_N12
\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u2|Mult7|mult_core|romout[1][10]~4_combout\ $ (\u2|ch8_reg\(0) $ (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u2|Mult7|mult_core|romout[1][10]~4_combout\ & ((\u2|ch8_reg\(0)) # (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # (!\u2|Mult7|mult_core|romout[1][10]~4_combout\ & 
-- (\u2|ch8_reg\(0) & !\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[1][10]~4_combout\,
	datab => \u2|ch8_reg\(0),
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X12_Y17_N14
\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u2|Mult7|mult_core|romout[1][11]~combout\ & ((\u2|Mult7|mult_core|romout[0][15]~3_combout\ & (\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u2|Mult7|mult_core|romout[0][15]~3_combout\ & (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u2|Mult7|mult_core|romout[1][11]~combout\ & ((\u2|Mult7|mult_core|romout[0][15]~3_combout\ & 
-- (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u2|Mult7|mult_core|romout[0][15]~3_combout\ & ((\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u2|Mult7|mult_core|romout[1][11]~combout\ & (!\u2|Mult7|mult_core|romout[0][15]~3_combout\ & !\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult7|mult_core|romout[1][11]~combout\ & ((!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u2|Mult7|mult_core|romout[0][15]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[1][11]~combout\,
	datab => \u2|Mult7|mult_core|romout[0][15]~3_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X12_Y17_N16
\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u2|Mult7|mult_core|romout[0][16]~2_combout\ $ (\u2|Mult7|mult_core|romout[1][12]~combout\ $ (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u2|Mult7|mult_core|romout[0][16]~2_combout\ & ((\u2|Mult7|mult_core|romout[1][12]~combout\) # (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u2|Mult7|mult_core|romout[0][16]~2_combout\ & (\u2|Mult7|mult_core|romout[1][12]~combout\ & !\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[0][16]~2_combout\,
	datab => \u2|Mult7|mult_core|romout[1][12]~combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X12_Y17_N22
\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u2|Mult7|mult_core|romout[1][15]~25_combout\ & ((\u2|Mult7|mult_core|romout[0][19]~combout\ & (\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u2|Mult7|mult_core|romout[0][19]~combout\ & (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~21\)))) # (!\u2|Mult7|mult_core|romout[1][15]~25_combout\ & ((\u2|Mult7|mult_core|romout[0][19]~combout\ & 
-- (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u2|Mult7|mult_core|romout[0][19]~combout\ & ((\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\u2|Mult7|mult_core|romout[1][15]~25_combout\ & (!\u2|Mult7|mult_core|romout[0][19]~combout\ & !\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult7|mult_core|romout[1][15]~25_combout\ & ((!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u2|Mult7|mult_core|romout[0][19]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[1][15]~25_combout\,
	datab => \u2|Mult7|mult_core|romout[0][19]~combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X12_Y17_N24
\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\u2|Mult7|mult_core|romout[1][16]~combout\ & (\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\u2|Mult7|mult_core|romout[1][16]~combout\ & 
-- (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u2|Mult7|mult_core|romout[1][16]~combout\ & !\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[1][16]~combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X12_Y17_N26
\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u2|Mult7|mult_core|romout[1][17]~24_combout\ & (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u2|Mult7|mult_core|romout[1][17]~24_combout\ & 
-- ((\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\u2|Mult7|mult_core|romout[1][17]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult7|mult_core|romout[1][17]~24_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X12_Y17_N28
\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = (\u2|Mult7|mult_core|romout[1][18]~23_combout\ & (\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~27\ $ (GND))) # (!\u2|Mult7|mult_core|romout[1][18]~23_combout\ & 
-- (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\u2|Mult7|mult_core|romout[1][18]~23_combout\ & !\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult7|mult_core|romout[1][18]~23_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X12_Y17_N30
\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~29\ $ (\u2|Mult7|mult_core|romout[1][19]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Mult7|mult_core|romout[1][19]~combout\,
	cin => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X14_Y14_N14
\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u2|ch8_reg\(8) & \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(8),
	datab => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X14_Y14_N16
\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\u2|ch8_reg\(9) & !\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # (!\u2|ch8_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \u2|ch8_reg\(9),
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X14_Y14_N18
\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u2|Mult7|mult_core|romout[2][6]~15_combout\ & ((\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u2|Mult7|mult_core|romout[2][6]~15_combout\ & (\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[2][6]~15_combout\,
	datab => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X14_Y14_N20
\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u2|Mult7|mult_core|romout[2][7]~combout\ & ((\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ & VCC)) # (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)))) # 
-- (!\u2|Mult7|mult_core|romout[2][7]~combout\ & ((\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # (GND)))))
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u2|Mult7|mult_core|romout[2][7]~combout\ & (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u2|Mult7|mult_core|romout[2][7]~combout\ & ((!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[2][7]~combout\,
	datab => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	combout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X14_Y14_N22
\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X14_Y14_N24
\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- (\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- !\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datab => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X14_Y14_N26
\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X14_Y14_N28
\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X14_Y13_N0
\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datab => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X14_Y13_N2
\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ (\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & ((\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datab => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X14_Y13_N4
\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & 
-- (\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & 
-- !\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datab => \u2|Mult7|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X14_Y13_N8
\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X14_Y13_N10
\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = (\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & !\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X14_Y13_N14
\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = (\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ $ (GND))) # 
-- (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ & VCC))
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ = CARRY((\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & !\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\);

-- Location: FF_X14_Y13_N15
\u2|ch8_data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_data_reg\(28));

-- Location: LCCOMB_X14_Y13_N30
\u2|ch8_vol~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol~5_combout\ = (\u2|ch8_data_reg\(28) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch8_data_reg\(28),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch8_vol~5_combout\);

-- Location: FF_X14_Y13_N31
\u2|ch8_vol[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_vol~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_vol\(13));

-- Location: LCCOMB_X17_Y12_N8
\u2|bcd8_ist|rhex[3][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|rhex[3][1]~feeder_combout\ = \u2|ch8_vol\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch8_vol\(13),
	combout => \u2|bcd8_ist|rhex[3][1]~feeder_combout\);

-- Location: FF_X17_Y12_N9
\u2|bcd8_ist|rhex[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|rhex[3][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhex[3][1]~q\);

-- Location: LCCOMB_X14_Y16_N2
\u2|Mult7|mult_core|romout[3][18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[3][18]~combout\ = (\u2|ch8_reg\(14) & (\u2|ch8_reg\(13) & ((!\u2|ch8_reg\(15))))) # (!\u2|ch8_reg\(14) & (\u2|ch8_reg\(15) & ((!\u2|ch8_reg\(12)) # (!\u2|ch8_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(13),
	datab => \u2|ch8_reg\(14),
	datac => \u2|ch8_reg\(12),
	datad => \u2|ch8_reg\(15),
	combout => \u2|Mult7|mult_core|romout[3][18]~combout\);

-- Location: LCCOMB_X14_Y16_N18
\u2|Mult7|mult_core|romout[3][16]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|romout[3][16]~26_combout\ = \u2|ch8_reg\(14) $ (((\u2|ch8_reg\(13) & !\u2|ch8_reg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_reg\(13),
	datac => \u2|ch8_reg\(12),
	datad => \u2|ch8_reg\(14),
	combout => \u2|Mult7|mult_core|romout[3][16]~26_combout\);

-- Location: LCCOMB_X13_Y14_N28
\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ = (\u2|Mult7|mult_core|romout[3][17]~combout\ & (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~25\)) # (!\u2|Mult7|mult_core|romout[3][17]~combout\ & 
-- ((\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~27\ = CARRY((!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (!\u2|Mult7|mult_core|romout[3][17]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult7|mult_core|romout[3][17]~combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~25\,
	combout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~27\);

-- Location: LCCOMB_X13_Y14_N30
\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ = \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~27\ $ (!\u2|Mult7|mult_core|romout[3][18]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Mult7|mult_core|romout[3][18]~combout\,
	cin => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~27\,
	combout => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X14_Y13_N16
\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ = (\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # 
-- (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (GND)))
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ = CARRY((!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (!\u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\,
	combout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\);

-- Location: LCCOMB_X14_Y13_N18
\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ = \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ $ (!\u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult7|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\,
	cin => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\,
	combout => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\);

-- Location: FF_X14_Y13_N19
\u2|ch8_data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_data_reg\(30));

-- Location: LCCOMB_X17_Y13_N20
\u2|ch8_vol~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol~7_combout\ = (!\u1|ad_reset~q\ & \u2|ch8_data_reg\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch8_data_reg\(30),
	combout => \u2|ch8_vol~7_combout\);

-- Location: FF_X17_Y13_N21
\u2|ch8_vol[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_vol~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_vol\(15));

-- Location: LCCOMB_X17_Y13_N30
\u2|bcd8_ist|rhex[3][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|rhex[3][3]~feeder_combout\ = \u2|ch8_vol\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch8_vol\(15),
	combout => \u2|bcd8_ist|rhex[3][3]~feeder_combout\);

-- Location: FF_X17_Y13_N31
\u2|bcd8_ist|rhex[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|rhex[3][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhex[3][3]~q\);

-- Location: FF_X14_Y13_N17
\u2|ch8_data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_data_reg\(29));

-- Location: LCCOMB_X16_Y12_N0
\u2|ch8_vol~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol~6_combout\ = (!\u1|ad_reset~q\ & \u2|ch8_data_reg\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_reset~q\,
	datad => \u2|ch8_data_reg\(29),
	combout => \u2|ch8_vol~6_combout\);

-- Location: FF_X16_Y12_N1
\u2|ch8_vol[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_vol~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_vol\(14));

-- Location: LCCOMB_X16_Y12_N20
\u2|bcd8_ist|rhex[3][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|rhex[3][2]~feeder_combout\ = \u2|ch8_vol\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch8_vol\(14),
	combout => \u2|bcd8_ist|rhex[3][2]~feeder_combout\);

-- Location: FF_X16_Y12_N21
\u2|bcd8_ist|rhex[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|rhex[3][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhex[3][2]~q\);

-- Location: LCCOMB_X17_Y12_N18
\u2|bcd8_ist|WideOr11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr11~0_combout\ = (\u2|bcd8_ist|rhex[3][1]~q\ & (\u2|bcd8_ist|rhex[3][3]~q\ $ (((\u2|bcd8_ist|rhex[3][2]~q\) # (!\u2|bcd8_ist|rhex[3][0]~q\))))) # (!\u2|bcd8_ist|rhex[3][1]~q\ & ((\u2|bcd8_ist|rhex[3][0]~q\ & (!\u2|bcd8_ist|rhex[3][3]~q\ 
-- & !\u2|bcd8_ist|rhex[3][2]~q\)) # (!\u2|bcd8_ist|rhex[3][0]~q\ & (\u2|bcd8_ist|rhex[3][3]~q\ & \u2|bcd8_ist|rhex[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[3][0]~q\,
	datab => \u2|bcd8_ist|rhex[3][1]~q\,
	datac => \u2|bcd8_ist|rhex[3][3]~q\,
	datad => \u2|bcd8_ist|rhex[3][2]~q\,
	combout => \u2|bcd8_ist|WideOr11~0_combout\);

-- Location: FF_X14_Y11_N7
\u2|bcd8_ist|rhexd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd8_ist|WideOr11~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexd\(4));

-- Location: LCCOMB_X14_Y11_N0
\u2|bcd8_ist|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add3~0_combout\ = (\u2|bcd8_ist|Add2~0_combout\ & (\u2|bcd8_ist|rhexd\(4) $ (VCC))) # (!\u2|bcd8_ist|Add2~0_combout\ & (\u2|bcd8_ist|rhexd\(4) & VCC))
-- \u2|bcd8_ist|Add3~1\ = CARRY((\u2|bcd8_ist|Add2~0_combout\ & \u2|bcd8_ist|rhexd\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add2~0_combout\,
	datab => \u2|bcd8_ist|rhexd\(4),
	datad => VCC,
	combout => \u2|bcd8_ist|Add3~0_combout\,
	cout => \u2|bcd8_ist|Add3~1\);

-- Location: LCCOMB_X13_Y11_N18
\u2|bcd8_ist|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add4~0_combout\ = \u2|bcd8_ist|Add3~0_combout\ $ (VCC)
-- \u2|bcd8_ist|Add4~1\ = CARRY(\u2|bcd8_ist|Add3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|Add3~0_combout\,
	datad => VCC,
	combout => \u2|bcd8_ist|Add4~0_combout\,
	cout => \u2|bcd8_ist|Add4~1\);

-- Location: LCCOMB_X17_Y12_N30
\u2|bcd8_ist|WideOr12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr12~0_combout\ = (\u2|bcd8_ist|rhex[3][1]~q\ & (\u2|bcd8_ist|rhex[3][0]~q\ & (!\u2|bcd8_ist|rhex[3][3]~q\ & !\u2|bcd8_ist|rhex[3][2]~q\))) # (!\u2|bcd8_ist|rhex[3][1]~q\ & (\u2|bcd8_ist|rhex[3][3]~q\ & (\u2|bcd8_ist|rhex[3][0]~q\ $ 
-- (!\u2|bcd8_ist|rhex[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[3][0]~q\,
	datab => \u2|bcd8_ist|rhex[3][1]~q\,
	datac => \u2|bcd8_ist|rhex[3][3]~q\,
	datad => \u2|bcd8_ist|rhex[3][2]~q\,
	combout => \u2|bcd8_ist|WideOr12~0_combout\);

-- Location: FF_X14_Y11_N5
\u2|bcd8_ist|rhexd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd8_ist|WideOr12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexd\(3));

-- Location: FF_X14_Y14_N21
\u2|ch8_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_data_reg\(15));

-- Location: LCCOMB_X14_Y14_N12
\u2|ch8_vol~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol~3_combout\ = (!\u1|ad_reset~q\ & \u2|ch8_data_reg\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch8_data_reg\(15),
	combout => \u2|ch8_vol~3_combout\);

-- Location: LCCOMB_X14_Y12_N22
\u2|ch8_vol_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\ = (\u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout\ & (!\u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout\ & 
-- ((\u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(0)) # (!\u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout\,
	datab => \u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout\,
	datac => \u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	datad => \u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	combout => \u2|ch8_vol_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\);

-- Location: FF_X14_Y12_N23
\u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_vol_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(1));

-- Location: LCCOMB_X14_Y12_N10
\u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout\ = \u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(0) $ (VCC)
-- \u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1\ = CARRY(\u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	datad => VCC,
	combout => \u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout\,
	cout => \u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1\);

-- Location: LCCOMB_X14_Y12_N14
\u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout\ = !\u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3\,
	combout => \u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout\);

-- Location: LCCOMB_X14_Y12_N0
\u2|ch8_vol_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\ = (!\u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout\ & (\u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout\ & 
-- ((\u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(0)) # (!\u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	datab => \u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout\,
	datac => \u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	datad => \u2|ch8_vol_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout\,
	combout => \u2|ch8_vol_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\);

-- Location: FF_X14_Y12_N1
\u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_vol_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(0));

-- Location: LCCOMB_X14_Y12_N16
\u2|ch8_vol_rtl_0|auto_generated|dffe3a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol_rtl_0|auto_generated|dffe3a[0]~feeder_combout\ = \u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	combout => \u2|ch8_vol_rtl_0|auto_generated|dffe3a[0]~feeder_combout\);

-- Location: FF_X14_Y12_N17
\u2|ch8_vol_rtl_0|auto_generated|dffe3a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_vol_rtl_0|auto_generated|dffe3a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_vol_rtl_0|auto_generated|dffe3a\(0));

-- Location: LCCOMB_X14_Y12_N2
\u2|ch8_vol_rtl_0|auto_generated|dffe3a[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol_rtl_0|auto_generated|dffe3a[1]~0_combout\ = !\u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch8_vol_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	combout => \u2|ch8_vol_rtl_0|auto_generated|dffe3a[1]~0_combout\);

-- Location: FF_X14_Y12_N3
\u2|ch8_vol_rtl_0|auto_generated|dffe3a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_vol_rtl_0|auto_generated|dffe3a[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_vol_rtl_0|auto_generated|dffe3a\(1));

-- Location: LCCOMB_X14_Y12_N24
\u2|ch8_vol_rtl_0|auto_generated|dffe3a[1]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ = !\u2|ch8_vol_rtl_0|auto_generated|dffe3a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch8_vol_rtl_0|auto_generated|dffe3a\(1),
	combout => \u2|ch8_vol_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\);

-- Location: FF_X14_Y14_N27
\u2|ch8_data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_data_reg\(18));

-- Location: LCCOMB_X14_Y14_N10
\u2|ch8_vol~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol~0_combout\ = (\u2|ch8_data_reg\(18) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch8_data_reg\(18),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch8_vol~0_combout\);

-- Location: FF_X14_Y14_N25
\u2|ch8_data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_data_reg\(17));

-- Location: LCCOMB_X14_Y14_N4
\u2|ch8_vol~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol~1_combout\ = (!\u1|ad_reset~q\ & \u2|ch8_data_reg\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch8_data_reg\(17),
	combout => \u2|ch8_vol~1_combout\);

-- Location: FF_X14_Y14_N23
\u2|ch8_data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_data_reg\(16));

-- Location: LCCOMB_X14_Y14_N2
\u2|ch8_vol~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol~2_combout\ = (\u2|ch8_data_reg\(16) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch8_data_reg\(16),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch8_vol~2_combout\);

-- Location: IOIBUF_X1_Y0_N15
\ad_data[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ad_data(11),
	o => \ad_data[11]~input_o\);

-- Location: LCCOMB_X11_Y3_N12
\u1|ad_ch8~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch8~13_combout\ = (!\u1|ad_reset~q\ & \ad_data[11]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \ad_data[11]~input_o\,
	combout => \u1|ad_ch8~13_combout\);

-- Location: LCCOMB_X14_Y3_N10
\u1|ad_ch7[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch7[11]~0_combout\ = (\u1|ad_reset~q\) # ((\u1|state.READ_CH7~q\ & !\u1|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|state.READ_CH7~q\,
	datac => \u1|ad_reset~q\,
	datad => \u1|Equal3~0_combout\,
	combout => \u1|ad_ch7[11]~0_combout\);

-- Location: FF_X13_Y4_N23
\u1|ad_ch7[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~13_combout\,
	sload => VCC,
	ena => \u1|ad_ch7[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch7\(11));

-- Location: FF_X14_Y4_N1
\u1|ad_ch7[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~0_combout\,
	sload => VCC,
	ena => \u1|ad_ch7[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch7\(15));

-- Location: LCCOMB_X14_Y4_N8
\u2|ch7_reg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_reg~11_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch7\(15) & (\u2|Add6~22_combout\)) # (!\u1|ad_ch7\(15) & ((\u1|ad_ch7\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add6~22_combout\,
	datab => \u1|ad_ch7\(11),
	datac => \u1|ad_ch7\(15),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch7_reg~11_combout\);

-- Location: FF_X14_Y4_N9
\u2|ch7_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_reg~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_reg\(11));

-- Location: FF_X14_Y4_N5
\u1|ad_ch7[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~14_combout\,
	sload => VCC,
	ena => \u1|ad_ch7[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch7\(10));

-- Location: FF_X13_Y4_N19
\u1|ad_ch7[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~15_combout\,
	sload => VCC,
	ena => \u1|ad_ch7[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch7\(9));

-- Location: FF_X13_Y4_N17
\u1|ad_ch7[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~16_combout\,
	sload => VCC,
	ena => \u1|ad_ch7[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch7\(8));

-- Location: FF_X13_Y4_N15
\u1|ad_ch7[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~7_combout\,
	sload => VCC,
	ena => \u1|ad_ch7[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch7\(7));

-- Location: FF_X14_Y4_N13
\u1|ad_ch7[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~2_combout\,
	sload => VCC,
	ena => \u1|ad_ch7[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch7\(4));

-- Location: FF_X13_Y4_N5
\u1|ad_ch7[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~4_combout\,
	sload => VCC,
	ena => \u1|ad_ch7[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch7\(2));

-- Location: FF_X13_Y4_N3
\u1|ad_ch7[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~5_combout\,
	sload => VCC,
	ena => \u1|ad_ch7[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch7\(1));

-- Location: LCCOMB_X13_Y4_N0
\u2|Add6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add6~1_cout\ = CARRY(!\u1|ad_ch7\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch7\(0),
	datad => VCC,
	cout => \u2|Add6~1_cout\);

-- Location: LCCOMB_X13_Y4_N2
\u2|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add6~2_combout\ = (\u1|ad_ch7\(1) & ((\u2|Add6~1_cout\) # (GND))) # (!\u1|ad_ch7\(1) & (!\u2|Add6~1_cout\))
-- \u2|Add6~3\ = CARRY((\u1|ad_ch7\(1)) # (!\u2|Add6~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch7\(1),
	datad => VCC,
	cin => \u2|Add6~1_cout\,
	combout => \u2|Add6~2_combout\,
	cout => \u2|Add6~3\);

-- Location: LCCOMB_X13_Y4_N4
\u2|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add6~4_combout\ = (\u1|ad_ch7\(2) & (!\u2|Add6~3\ & VCC)) # (!\u1|ad_ch7\(2) & (\u2|Add6~3\ $ (GND)))
-- \u2|Add6~5\ = CARRY((!\u1|ad_ch7\(2) & !\u2|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch7\(2),
	datad => VCC,
	cin => \u2|Add6~3\,
	combout => \u2|Add6~4_combout\,
	cout => \u2|Add6~5\);

-- Location: LCCOMB_X13_Y4_N10
\u2|Add6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add6~10_combout\ = (\u1|ad_ch7\(5) & ((\u2|Add6~9\) # (GND))) # (!\u1|ad_ch7\(5) & (!\u2|Add6~9\))
-- \u2|Add6~11\ = CARRY((\u1|ad_ch7\(5)) # (!\u2|Add6~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch7\(5),
	datad => VCC,
	cin => \u2|Add6~9\,
	combout => \u2|Add6~10_combout\,
	cout => \u2|Add6~11\);

-- Location: LCCOMB_X13_Y4_N12
\u2|Add6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add6~12_combout\ = (\u1|ad_ch7\(6) & (!\u2|Add6~11\ & VCC)) # (!\u1|ad_ch7\(6) & (\u2|Add6~11\ $ (GND)))
-- \u2|Add6~13\ = CARRY((!\u1|ad_ch7\(6) & !\u2|Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch7\(6),
	datad => VCC,
	cin => \u2|Add6~11\,
	combout => \u2|Add6~12_combout\,
	cout => \u2|Add6~13\);

-- Location: LCCOMB_X13_Y4_N16
\u2|Add6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add6~16_combout\ = (\u1|ad_ch7\(8) & (!\u2|Add6~15\ & VCC)) # (!\u1|ad_ch7\(8) & (\u2|Add6~15\ $ (GND)))
-- \u2|Add6~17\ = CARRY((!\u1|ad_ch7\(8) & !\u2|Add6~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch7\(8),
	datad => VCC,
	cin => \u2|Add6~15\,
	combout => \u2|Add6~16_combout\,
	cout => \u2|Add6~17\);

-- Location: LCCOMB_X13_Y4_N18
\u2|Add6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add6~18_combout\ = (\u1|ad_ch7\(9) & ((\u2|Add6~17\) # (GND))) # (!\u1|ad_ch7\(9) & (!\u2|Add6~17\))
-- \u2|Add6~19\ = CARRY((\u1|ad_ch7\(9)) # (!\u2|Add6~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch7\(9),
	datad => VCC,
	cin => \u2|Add6~17\,
	combout => \u2|Add6~18_combout\,
	cout => \u2|Add6~19\);

-- Location: LCCOMB_X13_Y4_N20
\u2|Add6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add6~20_combout\ = (\u1|ad_ch7\(10) & (!\u2|Add6~19\ & VCC)) # (!\u1|ad_ch7\(10) & (\u2|Add6~19\ $ (GND)))
-- \u2|Add6~21\ = CARRY((!\u1|ad_ch7\(10) & !\u2|Add6~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch7\(10),
	datad => VCC,
	cin => \u2|Add6~19\,
	combout => \u2|Add6~20_combout\,
	cout => \u2|Add6~21\);

-- Location: LCCOMB_X14_Y4_N22
\u2|ch7_reg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_reg~12_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch7\(15) & ((\u2|Add6~20_combout\))) # (!\u1|ad_ch7\(15) & (\u1|ad_ch7\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch7\(15),
	datac => \u1|ad_ch7\(10),
	datad => \u2|Add6~20_combout\,
	combout => \u2|ch7_reg~12_combout\);

-- Location: FF_X14_Y4_N23
\u2|ch7_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_reg~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_reg\(10));

-- Location: LCCOMB_X10_Y4_N20
\u2|ch7_reg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_reg~13_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch7\(15) & ((\u2|Add6~16_combout\))) # (!\u1|ad_ch7\(15) & (\u1|ad_ch7\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch7\(8),
	datab => \u1|ad_ch7\(15),
	datac => \u1|ad_reset~q\,
	datad => \u2|Add6~16_combout\,
	combout => \u2|ch7_reg~13_combout\);

-- Location: FF_X10_Y4_N21
\u2|ch7_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_reg~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_reg\(8));

-- Location: LCCOMB_X10_Y4_N28
\u2|Mult6|mult_core|romout[2][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[2][7]~combout\ = \u2|ch7_reg\(9) $ (\u2|ch7_reg\(11) $ (((\u2|ch7_reg\(10) & \u2|ch7_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(9),
	datab => \u2|ch7_reg\(11),
	datac => \u2|ch7_reg\(10),
	datad => \u2|ch7_reg\(8),
	combout => \u2|Mult6|mult_core|romout[2][7]~combout\);

-- Location: LCCOMB_X10_Y4_N30
\u2|Mult6|mult_core|romout[2][6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[2][6]~15_combout\ = \u2|ch7_reg\(10) $ (\u2|ch7_reg\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch7_reg\(10),
	datad => \u2|ch7_reg\(8),
	combout => \u2|Mult6|mult_core|romout[2][6]~15_combout\);

-- Location: LCCOMB_X14_Y4_N2
\u2|ch7_reg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_reg~10_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch7\(15) & ((\u2|Add6~18_combout\))) # (!\u1|ad_ch7\(15) & (\u1|ad_ch7\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch7\(9),
	datac => \u1|ad_ch7\(15),
	datad => \u2|Add6~18_combout\,
	combout => \u2|ch7_reg~10_combout\);

-- Location: FF_X14_Y4_N3
\u2|ch7_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_reg~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_reg\(9));

-- Location: LCCOMB_X11_Y3_N14
\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \u2|ch7_reg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \u2|ch7_reg\(8),
	datad => VCC,
	cout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X11_Y3_N16
\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\u2|ch7_reg\(9) & !\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # (!\u2|ch7_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \u2|ch7_reg\(9),
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X11_Y3_N18
\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\u2|Mult6|mult_core|romout[2][6]~15_combout\) # 
-- (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\u2|Mult6|mult_core|romout[2][6]~15_combout\ & 
-- !\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u2|Mult6|mult_core|romout[2][6]~15_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X11_Y3_N20
\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u2|Mult6|mult_core|romout[2][7]~combout\ & 
-- (\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ & VCC)) # (!\u2|Mult6|mult_core|romout[2][7]~combout\ & (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)))) # 
-- (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u2|Mult6|mult_core|romout[2][7]~combout\ & (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u2|Mult6|mult_core|romout[2][7]~combout\ & 
-- ((\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # (GND)))))
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u2|Mult6|mult_core|romout[2][7]~combout\ & 
-- !\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u2|Mult6|mult_core|romout[2][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u2|Mult6|mult_core|romout[2][7]~combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	combout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: FF_X11_Y3_N21
\u2|ch7_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_data_reg\(15));

-- Location: LCCOMB_X11_Y3_N10
\u2|ch7_vol~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_vol~3_combout\ = (!\u1|ad_reset~q\ & \u2|ch7_data_reg\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch7_data_reg\(15),
	combout => \u2|ch7_vol~3_combout\);

-- Location: LCCOMB_X13_Y3_N0
\u2|ch7_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_reg~1_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch7\(15) & ((\u2|Add6~2_combout\))) # (!\u1|ad_ch7\(15) & (\u1|ad_ch7\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch7\(1),
	datac => \u1|ad_ch7\(15),
	datad => \u2|Add6~2_combout\,
	combout => \u2|ch7_reg~1_combout\);

-- Location: FF_X13_Y3_N1
\u2|ch7_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_reg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_reg\(1));

-- Location: LCCOMB_X14_Y4_N30
\u2|ch7_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_reg~3_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch7\(15) & ((\u2|Add6~4_combout\))) # (!\u1|ad_ch7\(15) & (\u1|ad_ch7\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch7\(2),
	datac => \u2|Add6~4_combout\,
	datad => \u1|ad_ch7\(15),
	combout => \u2|ch7_reg~3_combout\);

-- Location: FF_X14_Y4_N31
\u2|ch7_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_reg~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_reg\(2));

-- Location: LCCOMB_X14_Y4_N6
\u1|ad_ch7[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch7[0]~feeder_combout\ = \u1|ad_ch8~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|ad_ch8~6_combout\,
	combout => \u1|ad_ch7[0]~feeder_combout\);

-- Location: FF_X14_Y4_N7
\u1|ad_ch7[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|ad_ch7[0]~feeder_combout\,
	ena => \u1|ad_ch7[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch7\(0));

-- Location: LCCOMB_X13_Y3_N2
\u2|ch7_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_reg~2_combout\ = (!\u1|ad_reset~q\ & \u1|ad_ch7\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u1|ad_ch7\(0),
	combout => \u2|ch7_reg~2_combout\);

-- Location: FF_X13_Y3_N3
\u2|ch7_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_reg~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_reg\(0));

-- Location: LCCOMB_X13_Y3_N12
\u2|Mult6|mult_core|romout[0][18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[0][18]~combout\ = (\u2|ch7_reg\(3) & (!\u2|ch7_reg\(2) & ((!\u2|ch7_reg\(0)) # (!\u2|ch7_reg\(1))))) # (!\u2|ch7_reg\(3) & (\u2|ch7_reg\(1) & (\u2|ch7_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(3),
	datab => \u2|ch7_reg\(1),
	datac => \u2|ch7_reg\(2),
	datad => \u2|ch7_reg\(0),
	combout => \u2|Mult6|mult_core|romout[0][18]~combout\);

-- Location: FF_X13_Y4_N11
\u1|ad_ch7[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~9_combout\,
	sload => VCC,
	ena => \u1|ad_ch7[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch7\(5));

-- Location: LCCOMB_X12_Y4_N24
\u2|ch7_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_reg~7_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch7\(15) & (\u2|Add6~10_combout\)) # (!\u1|ad_ch7\(15) & ((\u1|ad_ch7\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch7\(15),
	datab => \u1|ad_reset~q\,
	datac => \u2|Add6~10_combout\,
	datad => \u1|ad_ch7\(5),
	combout => \u2|ch7_reg~7_combout\);

-- Location: FF_X12_Y4_N25
\u2|ch7_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_reg~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_reg\(5));

-- Location: LCCOMB_X14_Y4_N10
\u2|ch7_reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_reg~5_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch7\(15) & (\u2|Add6~14_combout\)) # (!\u1|ad_ch7\(15) & ((\u1|ad_ch7\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add6~14_combout\,
	datab => \u1|ad_ch7\(7),
	datac => \u1|ad_ch7\(15),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch7_reg~5_combout\);

-- Location: FF_X14_Y4_N11
\u2|ch7_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_reg~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_reg\(7));

-- Location: LCCOMB_X9_Y3_N20
\u2|Mult6|mult_core|romout[1][13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[1][13]~0_combout\ = (\u2|ch7_reg\(7) & ((\u2|ch7_reg\(6)) # (\u2|ch7_reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(6),
	datab => \u2|ch7_reg\(5),
	datac => \u2|ch7_reg\(7),
	combout => \u2|Mult6|mult_core|romout[1][13]~0_combout\);

-- Location: LCCOMB_X13_Y3_N28
\u2|Mult6|mult_core|romout[0][16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[0][16]~2_combout\ = \u2|ch7_reg\(2) $ (((\u2|ch7_reg\(1) & !\u2|ch7_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(1),
	datac => \u2|ch7_reg\(2),
	datad => \u2|ch7_reg\(0),
	combout => \u2|Mult6|mult_core|romout[0][16]~2_combout\);

-- Location: LCCOMB_X14_Y4_N28
\u2|ch7_reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_reg~6_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch7\(15) & ((\u2|Add6~12_combout\))) # (!\u1|ad_ch7\(15) & (\u1|ad_ch7\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch7\(6),
	datab => \u2|Add6~12_combout\,
	datac => \u1|ad_ch7\(15),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch7_reg~6_combout\);

-- Location: FF_X14_Y4_N29
\u2|ch7_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_reg~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_reg\(6));

-- Location: LCCOMB_X9_Y3_N28
\u2|Mult6|mult_core|romout[1][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[1][11]~combout\ = (\u2|ch7_reg\(5) & ((\u2|ch7_reg\(4) & (!\u2|ch7_reg\(7) & !\u2|ch7_reg\(6))) # (!\u2|ch7_reg\(4) & (\u2|ch7_reg\(7) & \u2|ch7_reg\(6))))) # (!\u2|ch7_reg\(5) & (\u2|ch7_reg\(7) $ (((!\u2|ch7_reg\(4) & 
-- \u2|ch7_reg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(4),
	datab => \u2|ch7_reg\(5),
	datac => \u2|ch7_reg\(7),
	datad => \u2|ch7_reg\(6),
	combout => \u2|Mult6|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X9_Y3_N4
\u2|Mult6|mult_core|romout[1][9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[1][9]~5_combout\ = (\u2|ch7_reg\(5) & ((\u2|ch7_reg\(4) & (!\u2|ch7_reg\(7) & \u2|ch7_reg\(6))) # (!\u2|ch7_reg\(4) & ((\u2|ch7_reg\(6)) # (!\u2|ch7_reg\(7)))))) # (!\u2|ch7_reg\(5) & (\u2|ch7_reg\(7) $ (((\u2|ch7_reg\(4) & 
-- !\u2|ch7_reg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(4),
	datab => \u2|ch7_reg\(5),
	datac => \u2|ch7_reg\(7),
	datad => \u2|ch7_reg\(6),
	combout => \u2|Mult6|mult_core|romout[1][9]~5_combout\);

-- Location: LCCOMB_X9_Y3_N30
\u2|Mult6|mult_core|romout[1][8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[1][8]~combout\ = (\u2|ch7_reg\(4) & ((\u2|ch7_reg\(5) & ((\u2|ch7_reg\(6)) # (!\u2|ch7_reg\(7)))) # (!\u2|ch7_reg\(5) & ((\u2|ch7_reg\(7)) # (!\u2|ch7_reg\(6)))))) # (!\u2|ch7_reg\(4) & (\u2|ch7_reg\(6) $ (((\u2|ch7_reg\(5) & 
-- \u2|ch7_reg\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(4),
	datab => \u2|ch7_reg\(5),
	datac => \u2|ch7_reg\(7),
	datad => \u2|ch7_reg\(6),
	combout => \u2|Mult6|mult_core|romout[1][8]~combout\);

-- Location: LCCOMB_X13_Y3_N10
\u2|Mult6|mult_core|romout[0][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[0][11]~combout\ = (\u2|ch7_reg\(3) & (\u2|ch7_reg\(1) $ (((\u2|ch7_reg\(0)) # (!\u2|ch7_reg\(2)))))) # (!\u2|ch7_reg\(3) & ((\u2|ch7_reg\(1) & (!\u2|ch7_reg\(2) & \u2|ch7_reg\(0))) # (!\u2|ch7_reg\(1) & (\u2|ch7_reg\(2) & 
-- !\u2|ch7_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(3),
	datab => \u2|ch7_reg\(1),
	datac => \u2|ch7_reg\(2),
	datad => \u2|ch7_reg\(0),
	combout => \u2|Mult6|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X14_Y4_N20
\u2|ch7_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_reg~0_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch7\(15) & (\u2|Add6~8_combout\)) # (!\u1|ad_ch7\(15) & ((\u1|ad_ch7\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add6~8_combout\,
	datab => \u1|ad_ch7\(15),
	datac => \u1|ad_ch7\(4),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch7_reg~0_combout\);

-- Location: FF_X14_Y4_N21
\u2|ch7_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_reg\(4));

-- Location: LCCOMB_X9_Y3_N22
\u2|Mult6|mult_core|romout[1][6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[1][6]~8_combout\ = \u2|ch7_reg\(4) $ (\u2|ch7_reg\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch7_reg\(4),
	datad => \u2|ch7_reg\(6),
	combout => \u2|Mult6|mult_core|romout[1][6]~8_combout\);

-- Location: LCCOMB_X13_Y3_N24
\u2|Mult6|mult_core|romout[0][8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[0][8]~11_combout\ = (\u2|ch7_reg\(2) & ((\u2|ch7_reg\(3) & ((\u2|ch7_reg\(0)) # (!\u2|ch7_reg\(1)))) # (!\u2|ch7_reg\(3) & ((\u2|ch7_reg\(1)) # (!\u2|ch7_reg\(0)))))) # (!\u2|ch7_reg\(2) & (\u2|ch7_reg\(0) $ (((\u2|ch7_reg\(3) & 
-- \u2|ch7_reg\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(3),
	datab => \u2|ch7_reg\(1),
	datac => \u2|ch7_reg\(2),
	datad => \u2|ch7_reg\(0),
	combout => \u2|Mult6|mult_core|romout[0][8]~11_combout\);

-- Location: LCCOMB_X10_Y3_N0
\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u2|ch7_reg\(4) & \u2|Mult6|mult_core|romout[0][8]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(4),
	datab => \u2|Mult6|mult_core|romout[0][8]~11_combout\,
	datad => VCC,
	cout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X10_Y3_N2
\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u2|Mult6|mult_core|romout[0][9]~10_combout\ & (!\u2|ch7_reg\(5) & !\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\u2|Mult6|mult_core|romout[0][9]~10_combout\ 
-- & ((!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u2|ch7_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[0][9]~10_combout\,
	datab => \u2|ch7_reg\(5),
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X10_Y3_N4
\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u2|Mult6|mult_core|romout[0][10]~9_combout\ & ((\u2|Mult6|mult_core|romout[1][6]~8_combout\) # (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u2|Mult6|mult_core|romout[0][10]~9_combout\ & (\u2|Mult6|mult_core|romout[1][6]~8_combout\ & !\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[0][10]~9_combout\,
	datab => \u2|Mult6|mult_core|romout[1][6]~8_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X10_Y3_N6
\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u2|Mult6|mult_core|romout[1][7]~7_combout\ & (!\u2|Mult6|mult_core|romout[0][11]~combout\ & !\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u2|Mult6|mult_core|romout[1][7]~7_combout\ & ((!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u2|Mult6|mult_core|romout[0][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[1][7]~7_combout\,
	datab => \u2|Mult6|mult_core|romout[0][11]~combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X10_Y3_N18
\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u2|Mult6|mult_core|romout[0][17]~1_combout\ & ((\u2|Mult6|mult_core|romout[1][13]~0_combout\ & (\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u2|Mult6|mult_core|romout[1][13]~0_combout\ & (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u2|Mult6|mult_core|romout[0][17]~1_combout\ & ((\u2|Mult6|mult_core|romout[1][13]~0_combout\ & 
-- (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u2|Mult6|mult_core|romout[1][13]~0_combout\ & ((\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u2|Mult6|mult_core|romout[0][17]~1_combout\ & (!\u2|Mult6|mult_core|romout[1][13]~0_combout\ & !\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult6|mult_core|romout[0][17]~1_combout\ & ((!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u2|Mult6|mult_core|romout[1][13]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[0][17]~1_combout\,
	datab => \u2|Mult6|mult_core|romout[1][13]~0_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X10_Y3_N20
\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\u2|ch7_reg\(4) $ (\u2|Mult6|mult_core|romout[0][18]~combout\ $ (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u2|ch7_reg\(4) & ((\u2|Mult6|mult_core|romout[0][18]~combout\) # (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # (!\u2|ch7_reg\(4) & 
-- (\u2|Mult6|mult_core|romout[0][18]~combout\ & !\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(4),
	datab => \u2|Mult6|mult_core|romout[0][18]~combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: FF_X13_Y4_N25
\u1|ad_ch7[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~12_combout\,
	sload => VCC,
	ena => \u1|ad_ch7[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch7\(12));

-- Location: LCCOMB_X13_Y4_N24
\u2|Add6~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add6~24_combout\ = (\u1|ad_ch7\(12) & (!\u2|Add6~23\ & VCC)) # (!\u1|ad_ch7\(12) & (\u2|Add6~23\ $ (GND)))
-- \u2|Add6~25\ = CARRY((!\u1|ad_ch7\(12) & !\u2|Add6~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch7\(12),
	datad => VCC,
	cin => \u2|Add6~23\,
	combout => \u2|Add6~24_combout\,
	cout => \u2|Add6~25\);

-- Location: LCCOMB_X12_Y4_N8
\u2|ch7_reg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_reg~9_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch7\(15) & ((\u2|Add6~24_combout\))) # (!\u1|ad_ch7\(15) & (\u1|ad_ch7\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch7\(15),
	datab => \u1|ad_ch7\(12),
	datac => \u1|ad_reset~q\,
	datad => \u2|Add6~24_combout\,
	combout => \u2|ch7_reg~9_combout\);

-- Location: FF_X12_Y4_N9
\u2|ch7_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_reg~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_reg\(12));

-- Location: LCCOMB_X11_Y4_N2
\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u2|Mult6|mult_core|romout[2][8]~14_combout\ & (\u2|ch7_reg\(12) $ (VCC))) # (!\u2|Mult6|mult_core|romout[2][8]~14_combout\ & (\u2|ch7_reg\(12) & VCC))
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u2|Mult6|mult_core|romout[2][8]~14_combout\ & \u2|ch7_reg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[2][8]~14_combout\,
	datab => \u2|ch7_reg\(12),
	datad => VCC,
	combout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X11_Y3_N22
\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ 
-- (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\) # 
-- (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- !\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X11_Y3_N24
\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X11_Y3_N26
\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ (\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & ((\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & (\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datab => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: FF_X11_Y3_N27
\u2|ch7_data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_data_reg\(18));

-- Location: LCCOMB_X14_Y4_N18
\u2|ch7_vol~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_vol~0_combout\ = (!\u1|ad_reset~q\ & \u2|ch7_data_reg\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch7_data_reg\(18),
	combout => \u2|ch7_vol~0_combout\);

-- Location: FF_X11_Y3_N25
\u2|ch7_data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_data_reg\(17));

-- Location: LCCOMB_X12_Y3_N8
\u2|ch7_vol~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_vol~1_combout\ = (!\u1|ad_reset~q\ & \u2|ch7_data_reg\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch7_data_reg\(17),
	combout => \u2|ch7_vol~1_combout\);

-- Location: FF_X11_Y3_N23
\u2|ch7_data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_data_reg\(16));

-- Location: LCCOMB_X11_Y3_N8
\u2|ch7_vol~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_vol~2_combout\ = (\u2|ch7_data_reg\(16) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch7_data_reg\(16),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch7_vol~2_combout\);

-- Location: LCCOMB_X16_Y3_N4
\u1|ad_ch6[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch6[0]~0_combout\ = (\u1|ad_reset~q\) # ((!\u1|Equal3~0_combout\ & \u1|state.READ_CH6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|Equal3~0_combout\,
	datac => \u1|ad_reset~q\,
	datad => \u1|state.READ_CH6~q\,
	combout => \u1|ad_ch6[0]~0_combout\);

-- Location: FF_X24_Y15_N9
\u1|ad_ch6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~2_combout\,
	sload => VCC,
	ena => \u1|ad_ch6[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch6\(4));

-- Location: FF_X24_Y15_N5
\u1|ad_ch6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~4_combout\,
	sload => VCC,
	ena => \u1|ad_ch6[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch6\(2));

-- Location: FF_X24_Y15_N3
\u1|ad_ch6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~5_combout\,
	sload => VCC,
	ena => \u1|ad_ch6[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch6\(1));

-- Location: FF_X24_Y15_N1
\u1|ad_ch6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~6_combout\,
	sload => VCC,
	ena => \u1|ad_ch6[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch6\(0));

-- Location: LCCOMB_X24_Y15_N0
\u2|Add5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add5~1_cout\ = CARRY(!\u1|ad_ch6\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch6\(0),
	datad => VCC,
	cout => \u2|Add5~1_cout\);

-- Location: LCCOMB_X24_Y15_N2
\u2|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add5~2_combout\ = (\u1|ad_ch6\(1) & ((\u2|Add5~1_cout\) # (GND))) # (!\u1|ad_ch6\(1) & (!\u2|Add5~1_cout\))
-- \u2|Add5~3\ = CARRY((\u1|ad_ch6\(1)) # (!\u2|Add5~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch6\(1),
	datad => VCC,
	cin => \u2|Add5~1_cout\,
	combout => \u2|Add5~2_combout\,
	cout => \u2|Add5~3\);

-- Location: LCCOMB_X24_Y15_N4
\u2|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add5~4_combout\ = (\u1|ad_ch6\(2) & (!\u2|Add5~3\ & VCC)) # (!\u1|ad_ch6\(2) & (\u2|Add5~3\ $ (GND)))
-- \u2|Add5~5\ = CARRY((!\u1|ad_ch6\(2) & !\u2|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch6\(2),
	datad => VCC,
	cin => \u2|Add5~3\,
	combout => \u2|Add5~4_combout\,
	cout => \u2|Add5~5\);

-- Location: LCCOMB_X24_Y15_N8
\u2|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add5~8_combout\ = (\u1|ad_ch6\(4) & (!\u2|Add5~7\ & VCC)) # (!\u1|ad_ch6\(4) & (\u2|Add5~7\ $ (GND)))
-- \u2|Add5~9\ = CARRY((!\u1|ad_ch6\(4) & !\u2|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch6\(4),
	datad => VCC,
	cin => \u2|Add5~7\,
	combout => \u2|Add5~8_combout\,
	cout => \u2|Add5~9\);

-- Location: LCCOMB_X23_Y15_N6
\u2|ch6_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_reg~0_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch6\(15) & (\u2|Add5~8_combout\)) # (!\u1|ad_ch6\(15) & ((\u1|ad_ch6\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch6\(15),
	datab => \u1|ad_reset~q\,
	datac => \u2|Add5~8_combout\,
	datad => \u1|ad_ch6\(4),
	combout => \u2|ch6_reg~0_combout\);

-- Location: FF_X23_Y15_N7
\u2|ch6_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_reg\(4));

-- Location: FF_X24_Y15_N15
\u1|ad_ch6[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~7_combout\,
	sload => VCC,
	ena => \u1|ad_ch6[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch6\(7));

-- Location: LCCOMB_X24_Y15_N10
\u2|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add5~10_combout\ = (\u1|ad_ch6\(5) & ((\u2|Add5~9\) # (GND))) # (!\u1|ad_ch6\(5) & (!\u2|Add5~9\))
-- \u2|Add5~11\ = CARRY((\u1|ad_ch6\(5)) # (!\u2|Add5~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch6\(5),
	datad => VCC,
	cin => \u2|Add5~9\,
	combout => \u2|Add5~10_combout\,
	cout => \u2|Add5~11\);

-- Location: LCCOMB_X24_Y15_N12
\u2|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add5~12_combout\ = (\u1|ad_ch6\(6) & (!\u2|Add5~11\ & VCC)) # (!\u1|ad_ch6\(6) & (\u2|Add5~11\ $ (GND)))
-- \u2|Add5~13\ = CARRY((!\u1|ad_ch6\(6) & !\u2|Add5~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch6\(6),
	datad => VCC,
	cin => \u2|Add5~11\,
	combout => \u2|Add5~12_combout\,
	cout => \u2|Add5~13\);

-- Location: LCCOMB_X24_Y15_N14
\u2|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add5~14_combout\ = (\u1|ad_ch6\(7) & ((\u2|Add5~13\) # (GND))) # (!\u1|ad_ch6\(7) & (!\u2|Add5~13\))
-- \u2|Add5~15\ = CARRY((\u1|ad_ch6\(7)) # (!\u2|Add5~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch6\(7),
	datad => VCC,
	cin => \u2|Add5~13\,
	combout => \u2|Add5~14_combout\,
	cout => \u2|Add5~15\);

-- Location: LCCOMB_X23_Y15_N10
\u2|ch6_reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_reg~5_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch6\(15) & (\u2|Add5~14_combout\)) # (!\u1|ad_ch6\(15) & ((\u1|ad_ch6\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch6\(15),
	datab => \u1|ad_reset~q\,
	datac => \u2|Add5~14_combout\,
	datad => \u1|ad_ch6\(7),
	combout => \u2|ch6_reg~5_combout\);

-- Location: FF_X23_Y15_N11
\u2|ch6_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_reg~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_reg\(7));

-- Location: FF_X24_Y15_N13
\u1|ad_ch6[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~8_combout\,
	sload => VCC,
	ena => \u1|ad_ch6[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch6\(6));

-- Location: LCCOMB_X23_Y15_N8
\u2|ch6_reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_reg~6_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch6\(15) & (\u2|Add5~12_combout\)) # (!\u1|ad_ch6\(15) & ((\u1|ad_ch6\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch6\(15),
	datab => \u1|ad_reset~q\,
	datac => \u2|Add5~12_combout\,
	datad => \u1|ad_ch6\(6),
	combout => \u2|ch6_reg~6_combout\);

-- Location: FF_X23_Y15_N9
\u2|ch6_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_reg~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_reg\(6));

-- Location: LCCOMB_X23_Y16_N28
\u2|Mult5|mult_core|romout[1][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[1][11]~combout\ = (\u2|ch6_reg\(5) & ((\u2|ch6_reg\(4) & (!\u2|ch6_reg\(7) & !\u2|ch6_reg\(6))) # (!\u2|ch6_reg\(4) & (\u2|ch6_reg\(7) & \u2|ch6_reg\(6))))) # (!\u2|ch6_reg\(5) & (\u2|ch6_reg\(7) $ (((!\u2|ch6_reg\(4) & 
-- \u2|ch6_reg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(5),
	datab => \u2|ch6_reg\(4),
	datac => \u2|ch6_reg\(7),
	datad => \u2|ch6_reg\(6),
	combout => \u2|Mult5|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X25_Y16_N26
\u2|ch6_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_reg~2_combout\ = (!\u1|ad_reset~q\ & \u1|ad_ch6\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u1|ad_ch6\(0),
	combout => \u2|ch6_reg~2_combout\);

-- Location: FF_X25_Y16_N27
\u2|ch6_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_reg~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_reg\(0));

-- Location: FF_X24_Y15_N31
\u1|ad_ch6[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~0_combout\,
	sload => VCC,
	ena => \u1|ad_ch6[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch6\(15));

-- Location: LCCOMB_X25_Y15_N0
\u2|ch6_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_reg~1_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch6\(15) & ((\u2|Add5~2_combout\))) # (!\u1|ad_ch6\(15) & (\u1|ad_ch6\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch6\(15),
	datac => \u1|ad_ch6\(1),
	datad => \u2|Add5~2_combout\,
	combout => \u2|ch6_reg~1_combout\);

-- Location: FF_X25_Y15_N1
\u2|ch6_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_reg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_reg\(1));

-- Location: LCCOMB_X23_Y15_N0
\u2|ch6_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_reg~3_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch6\(15) & ((\u2|Add5~4_combout\))) # (!\u1|ad_ch6\(15) & (\u1|ad_ch6\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch6\(2),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch6\(15),
	datad => \u2|Add5~4_combout\,
	combout => \u2|ch6_reg~3_combout\);

-- Location: FF_X23_Y15_N1
\u2|ch6_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_reg~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_reg\(2));

-- Location: LCCOMB_X25_Y16_N16
\u2|Mult5|mult_core|romout[0][13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[0][13]~6_combout\ = (\u2|ch6_reg\(3) & ((\u2|ch6_reg\(1)) # (\u2|ch6_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(3),
	datab => \u2|ch6_reg\(1),
	datad => \u2|ch6_reg\(2),
	combout => \u2|Mult5|mult_core|romout[0][13]~6_combout\);

-- Location: LCCOMB_X25_Y16_N18
\u2|Mult5|mult_core|romout[0][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[0][12]~combout\ = (\u2|ch6_reg\(3) & ((\u2|ch6_reg\(1) & (\u2|ch6_reg\(0) & \u2|ch6_reg\(2))) # (!\u2|ch6_reg\(1) & ((!\u2|ch6_reg\(2)))))) # (!\u2|ch6_reg\(3) & (\u2|ch6_reg\(2) & ((\u2|ch6_reg\(1)) # (\u2|ch6_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(3),
	datab => \u2|ch6_reg\(1),
	datac => \u2|ch6_reg\(0),
	datad => \u2|ch6_reg\(2),
	combout => \u2|Mult5|mult_core|romout[0][12]~combout\);

-- Location: LCCOMB_X25_Y16_N12
\u2|Mult5|mult_core|romout[0][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[0][11]~combout\ = (\u2|ch6_reg\(3) & (\u2|ch6_reg\(1) $ (((\u2|ch6_reg\(0)) # (!\u2|ch6_reg\(2)))))) # (!\u2|ch6_reg\(3) & ((\u2|ch6_reg\(1) & (\u2|ch6_reg\(0) & !\u2|ch6_reg\(2))) # (!\u2|ch6_reg\(1) & (!\u2|ch6_reg\(0) & 
-- \u2|ch6_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(3),
	datab => \u2|ch6_reg\(1),
	datac => \u2|ch6_reg\(0),
	datad => \u2|ch6_reg\(2),
	combout => \u2|Mult5|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X23_Y16_N6
\u2|Mult5|mult_core|romout[1][6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[1][6]~8_combout\ = \u2|ch6_reg\(6) $ (\u2|ch6_reg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(6),
	datad => \u2|ch6_reg\(4),
	combout => \u2|Mult5|mult_core|romout[1][6]~8_combout\);

-- Location: LCCOMB_X25_Y16_N28
\u2|Mult5|mult_core|romout[0][9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[0][9]~10_combout\ = (\u2|ch6_reg\(3) & ((\u2|ch6_reg\(1) & (!\u2|ch6_reg\(0) & \u2|ch6_reg\(2))) # (!\u2|ch6_reg\(1) & ((\u2|ch6_reg\(2)) # (!\u2|ch6_reg\(0)))))) # (!\u2|ch6_reg\(3) & (\u2|ch6_reg\(1) $ (((\u2|ch6_reg\(0) & 
-- !\u2|ch6_reg\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(3),
	datab => \u2|ch6_reg\(1),
	datac => \u2|ch6_reg\(0),
	datad => \u2|ch6_reg\(2),
	combout => \u2|Mult5|mult_core|romout[0][9]~10_combout\);

-- Location: LCCOMB_X25_Y16_N14
\u2|Mult5|mult_core|romout[0][8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[0][8]~11_combout\ = (\u2|ch6_reg\(0) & ((\u2|ch6_reg\(3) & ((\u2|ch6_reg\(2)) # (!\u2|ch6_reg\(1)))) # (!\u2|ch6_reg\(3) & ((\u2|ch6_reg\(1)) # (!\u2|ch6_reg\(2)))))) # (!\u2|ch6_reg\(0) & (\u2|ch6_reg\(2) $ (((\u2|ch6_reg\(3) & 
-- \u2|ch6_reg\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(3),
	datab => \u2|ch6_reg\(1),
	datac => \u2|ch6_reg\(0),
	datad => \u2|ch6_reg\(2),
	combout => \u2|Mult5|mult_core|romout[0][8]~11_combout\);

-- Location: LCCOMB_X24_Y16_N0
\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u2|ch6_reg\(4) & \u2|Mult5|mult_core|romout[0][8]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(4),
	datab => \u2|Mult5|mult_core|romout[0][8]~11_combout\,
	datad => VCC,
	cout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X24_Y16_N2
\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u2|ch6_reg\(5) & (!\u2|Mult5|mult_core|romout[0][9]~10_combout\ & !\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\u2|ch6_reg\(5) & 
-- ((!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u2|Mult5|mult_core|romout[0][9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(5),
	datab => \u2|Mult5|mult_core|romout[0][9]~10_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X24_Y16_N4
\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u2|Mult5|mult_core|romout[0][10]~9_combout\ & ((\u2|Mult5|mult_core|romout[1][6]~8_combout\) # (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u2|Mult5|mult_core|romout[0][10]~9_combout\ & (\u2|Mult5|mult_core|romout[1][6]~8_combout\ & !\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[0][10]~9_combout\,
	datab => \u2|Mult5|mult_core|romout[1][6]~8_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X24_Y16_N6
\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u2|Mult5|mult_core|romout[1][7]~7_combout\ & (!\u2|Mult5|mult_core|romout[0][11]~combout\ & !\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u2|Mult5|mult_core|romout[1][7]~7_combout\ & ((!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u2|Mult5|mult_core|romout[0][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[1][7]~7_combout\,
	datab => \u2|Mult5|mult_core|romout[0][11]~combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X24_Y16_N8
\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u2|Mult5|mult_core|romout[1][8]~combout\ $ (\u2|Mult5|mult_core|romout[0][12]~combout\ $ (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u2|Mult5|mult_core|romout[1][8]~combout\ & ((\u2|Mult5|mult_core|romout[0][12]~combout\) # (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\u2|Mult5|mult_core|romout[1][8]~combout\ & (\u2|Mult5|mult_core|romout[0][12]~combout\ & !\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[1][8]~combout\,
	datab => \u2|Mult5|mult_core|romout[0][12]~combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X24_Y16_N10
\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u2|Mult5|mult_core|romout[1][9]~5_combout\ & ((\u2|Mult5|mult_core|romout[0][13]~6_combout\ & (\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u2|Mult5|mult_core|romout[0][13]~6_combout\ & (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u2|Mult5|mult_core|romout[1][9]~5_combout\ & ((\u2|Mult5|mult_core|romout[0][13]~6_combout\ & 
-- (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u2|Mult5|mult_core|romout[0][13]~6_combout\ & ((\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u2|Mult5|mult_core|romout[1][9]~5_combout\ & (!\u2|Mult5|mult_core|romout[0][13]~6_combout\ & !\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult5|mult_core|romout[1][9]~5_combout\ & ((!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u2|Mult5|mult_core|romout[0][13]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[1][9]~5_combout\,
	datab => \u2|Mult5|mult_core|romout[0][13]~6_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X24_Y16_N14
\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u2|Mult5|mult_core|romout[0][15]~3_combout\ & ((\u2|Mult5|mult_core|romout[1][11]~combout\ & (\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u2|Mult5|mult_core|romout[1][11]~combout\ & (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u2|Mult5|mult_core|romout[0][15]~3_combout\ & ((\u2|Mult5|mult_core|romout[1][11]~combout\ & 
-- (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u2|Mult5|mult_core|romout[1][11]~combout\ & ((\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u2|Mult5|mult_core|romout[0][15]~3_combout\ & (!\u2|Mult5|mult_core|romout[1][11]~combout\ & !\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult5|mult_core|romout[0][15]~3_combout\ & ((!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u2|Mult5|mult_core|romout[1][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[0][15]~3_combout\,
	datab => \u2|Mult5|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: FF_X24_Y15_N17
\u1|ad_ch6[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~16_combout\,
	sload => VCC,
	ena => \u1|ad_ch6[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch6\(8));

-- Location: LCCOMB_X24_Y15_N16
\u2|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add5~16_combout\ = (\u1|ad_ch6\(8) & (!\u2|Add5~15\ & VCC)) # (!\u1|ad_ch6\(8) & (\u2|Add5~15\ $ (GND)))
-- \u2|Add5~17\ = CARRY((!\u1|ad_ch6\(8) & !\u2|Add5~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch6\(8),
	datad => VCC,
	cin => \u2|Add5~15\,
	combout => \u2|Add5~16_combout\,
	cout => \u2|Add5~17\);

-- Location: LCCOMB_X23_Y15_N12
\u2|ch6_reg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_reg~13_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch6\(15) & ((\u2|Add5~16_combout\))) # (!\u1|ad_ch6\(15) & (\u1|ad_ch6\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch6\(8),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch6\(15),
	datad => \u2|Add5~16_combout\,
	combout => \u2|ch6_reg~13_combout\);

-- Location: FF_X23_Y15_N13
\u2|ch6_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_reg~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_reg\(8));

-- Location: LCCOMB_X28_Y16_N2
\u2|Mult5|mult_core|romout[2][6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[2][6]~15_combout\ = \u2|ch6_reg\(10) $ (\u2|ch6_reg\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(10),
	datad => \u2|ch6_reg\(8),
	combout => \u2|Mult5|mult_core|romout[2][6]~15_combout\);

-- Location: LCCOMB_X28_Y16_N14
\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u2|ch6_reg\(8) & \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(8),
	datab => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X28_Y16_N16
\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u2|ch6_reg\(9) & (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & !\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u2|ch6_reg\(9) & ((!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(9),
	datab => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X28_Y16_N18
\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\u2|Mult5|mult_core|romout[2][6]~15_combout\) # 
-- (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\u2|Mult5|mult_core|romout[2][6]~15_combout\ & 
-- !\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u2|Mult5|mult_core|romout[2][6]~15_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X28_Y16_N20
\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u2|Mult5|mult_core|romout[2][7]~combout\ & ((\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ & VCC)) # (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)))) # 
-- (!\u2|Mult5|mult_core|romout[2][7]~combout\ & ((\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # (GND)))))
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u2|Mult5|mult_core|romout[2][7]~combout\ & (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u2|Mult5|mult_core|romout[2][7]~combout\ & ((!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[2][7]~combout\,
	datab => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	combout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: FF_X28_Y16_N21
\u2|ch6_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_data_reg\(15));

-- Location: LCCOMB_X25_Y16_N24
\u2|ch6_vol~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_vol~3_combout\ = (!\u1|ad_reset~q\ & \u2|ch6_data_reg\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch6_data_reg\(15),
	combout => \u2|ch6_vol~3_combout\);

-- Location: FF_X24_Y15_N25
\u1|ad_ch6[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~12_combout\,
	sload => VCC,
	ena => \u1|ad_ch6[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch6\(12));

-- Location: FF_X24_Y15_N21
\u1|ad_ch6[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~14_combout\,
	sload => VCC,
	ena => \u1|ad_ch6[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch6\(10));

-- Location: FF_X24_Y15_N19
\u1|ad_ch6[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~15_combout\,
	sload => VCC,
	ena => \u1|ad_ch6[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch6\(9));

-- Location: LCCOMB_X24_Y15_N18
\u2|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add5~18_combout\ = (\u1|ad_ch6\(9) & ((\u2|Add5~17\) # (GND))) # (!\u1|ad_ch6\(9) & (!\u2|Add5~17\))
-- \u2|Add5~19\ = CARRY((\u1|ad_ch6\(9)) # (!\u2|Add5~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch6\(9),
	datad => VCC,
	cin => \u2|Add5~17\,
	combout => \u2|Add5~18_combout\,
	cout => \u2|Add5~19\);

-- Location: LCCOMB_X24_Y15_N20
\u2|Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add5~20_combout\ = (\u1|ad_ch6\(10) & (!\u2|Add5~19\ & VCC)) # (!\u1|ad_ch6\(10) & (\u2|Add5~19\ $ (GND)))
-- \u2|Add5~21\ = CARRY((!\u1|ad_ch6\(10) & !\u2|Add5~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch6\(10),
	datad => VCC,
	cin => \u2|Add5~19\,
	combout => \u2|Add5~20_combout\,
	cout => \u2|Add5~21\);

-- Location: LCCOMB_X24_Y15_N22
\u2|Add5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add5~22_combout\ = (\u1|ad_ch6\(11) & ((\u2|Add5~21\) # (GND))) # (!\u1|ad_ch6\(11) & (!\u2|Add5~21\))
-- \u2|Add5~23\ = CARRY((\u1|ad_ch6\(11)) # (!\u2|Add5~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch6\(11),
	datad => VCC,
	cin => \u2|Add5~21\,
	combout => \u2|Add5~22_combout\,
	cout => \u2|Add5~23\);

-- Location: LCCOMB_X24_Y15_N24
\u2|Add5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add5~24_combout\ = (\u1|ad_ch6\(12) & (!\u2|Add5~23\ & VCC)) # (!\u1|ad_ch6\(12) & (\u2|Add5~23\ $ (GND)))
-- \u2|Add5~25\ = CARRY((!\u1|ad_ch6\(12) & !\u2|Add5~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch6\(12),
	datad => VCC,
	cin => \u2|Add5~23\,
	combout => \u2|Add5~24_combout\,
	cout => \u2|Add5~25\);

-- Location: LCCOMB_X25_Y15_N26
\u2|ch6_reg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_reg~9_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch6\(15) & ((\u2|Add5~24_combout\))) # (!\u1|ad_ch6\(15) & (\u1|ad_ch6\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch6\(12),
	datac => \u2|Add5~24_combout\,
	datad => \u1|ad_ch6\(15),
	combout => \u2|ch6_reg~9_combout\);

-- Location: FF_X25_Y15_N27
\u2|ch6_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_reg~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_reg\(12));

-- Location: FF_X24_Y15_N29
\u1|ad_ch6[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~10_combout\,
	sload => VCC,
	ena => \u1|ad_ch6[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch6\(14));

-- Location: LCCOMB_X24_Y15_N26
\u2|Add5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add5~26_combout\ = (\u1|ad_ch6\(13) & ((\u2|Add5~25\) # (GND))) # (!\u1|ad_ch6\(13) & (!\u2|Add5~25\))
-- \u2|Add5~27\ = CARRY((\u1|ad_ch6\(13)) # (!\u2|Add5~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch6\(13),
	datad => VCC,
	cin => \u2|Add5~25\,
	combout => \u2|Add5~26_combout\,
	cout => \u2|Add5~27\);

-- Location: LCCOMB_X24_Y15_N28
\u2|Add5~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add5~28_combout\ = (\u1|ad_ch6\(14) & (!\u2|Add5~27\ & VCC)) # (!\u1|ad_ch6\(14) & (\u2|Add5~27\ $ (GND)))
-- \u2|Add5~29\ = CARRY((!\u1|ad_ch6\(14) & !\u2|Add5~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch6\(14),
	datad => VCC,
	cin => \u2|Add5~27\,
	combout => \u2|Add5~28_combout\,
	cout => \u2|Add5~29\);

-- Location: LCCOMB_X25_Y15_N12
\u2|ch6_reg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_reg~8_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch6\(15) & ((\u2|Add5~28_combout\))) # (!\u1|ad_ch6\(15) & (\u1|ad_ch6\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch6\(15),
	datac => \u1|ad_ch6\(14),
	datad => \u2|Add5~28_combout\,
	combout => \u2|ch6_reg~8_combout\);

-- Location: FF_X25_Y15_N13
\u2|ch6_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_reg~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_reg\(14));

-- Location: LCCOMB_X25_Y15_N4
\u2|Mult5|mult_core|romout[3][6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[3][6]~12_combout\ = \u2|ch6_reg\(12) $ (\u2|ch6_reg\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch6_reg\(12),
	datad => \u2|ch6_reg\(14),
	combout => \u2|Mult5|mult_core|romout[3][6]~12_combout\);

-- Location: FF_X24_Y15_N27
\u1|ad_ch6[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~11_combout\,
	sload => VCC,
	ena => \u1|ad_ch6[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch6\(13));

-- Location: LCCOMB_X25_Y15_N22
\u2|ch6_reg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_reg~14_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch6\(15) & ((\u2|Add5~26_combout\))) # (!\u1|ad_ch6\(15) & (\u1|ad_ch6\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch6\(15),
	datac => \u1|ad_ch6\(13),
	datad => \u2|Add5~26_combout\,
	combout => \u2|ch6_reg~14_combout\);

-- Location: FF_X25_Y15_N23
\u2|ch6_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_reg~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_reg\(13));

-- Location: FF_X24_Y15_N23
\u1|ad_ch6[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~13_combout\,
	sload => VCC,
	ena => \u1|ad_ch6[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch6\(11));

-- Location: LCCOMB_X25_Y15_N24
\u2|ch6_reg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_reg~11_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch6\(15) & (\u2|Add5~22_combout\)) # (!\u1|ad_ch6\(15) & ((\u1|ad_ch6\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u2|Add5~22_combout\,
	datac => \u1|ad_ch6\(11),
	datad => \u1|ad_ch6\(15),
	combout => \u2|ch6_reg~11_combout\);

-- Location: FF_X25_Y15_N25
\u2|ch6_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_reg~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_reg\(11));

-- Location: LCCOMB_X25_Y15_N14
\u2|ch6_reg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_reg~12_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch6\(15) & ((\u2|Add5~20_combout\))) # (!\u1|ad_ch6\(15) & (\u1|ad_ch6\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch6\(15),
	datac => \u1|ad_ch6\(10),
	datad => \u2|Add5~20_combout\,
	combout => \u2|ch6_reg~12_combout\);

-- Location: FF_X25_Y15_N15
\u2|ch6_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_reg~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_reg\(10));

-- Location: LCCOMB_X25_Y15_N30
\u2|Mult5|mult_core|romout[2][8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[2][8]~14_combout\ = (\u2|ch6_reg\(10) & ((\u2|ch6_reg\(9) & ((\u2|ch6_reg\(8)) # (!\u2|ch6_reg\(11)))) # (!\u2|ch6_reg\(9) & ((\u2|ch6_reg\(11)) # (!\u2|ch6_reg\(8)))))) # (!\u2|ch6_reg\(10) & (\u2|ch6_reg\(8) $ 
-- (((\u2|ch6_reg\(9) & \u2|ch6_reg\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(9),
	datab => \u2|ch6_reg\(11),
	datac => \u2|ch6_reg\(10),
	datad => \u2|ch6_reg\(8),
	combout => \u2|Mult5|mult_core|romout[2][8]~14_combout\);

-- Location: LCCOMB_X26_Y15_N2
\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u2|Mult5|mult_core|romout[2][9]~13_combout\ & ((\u2|ch6_reg\(13) & (\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # (!\u2|ch6_reg\(13) & 
-- (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u2|Mult5|mult_core|romout[2][9]~13_combout\ & ((\u2|ch6_reg\(13) & (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u2|ch6_reg\(13) & 
-- ((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u2|Mult5|mult_core|romout[2][9]~13_combout\ & (!\u2|ch6_reg\(13) & !\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u2|Mult5|mult_core|romout[2][9]~13_combout\ & 
-- ((!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u2|ch6_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[2][9]~13_combout\,
	datab => \u2|ch6_reg\(13),
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X26_Y15_N4
\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u2|Mult5|mult_core|romout[2][10]~combout\ $ (\u2|Mult5|mult_core|romout[3][6]~12_combout\ $ (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u2|Mult5|mult_core|romout[2][10]~combout\ & ((\u2|Mult5|mult_core|romout[3][6]~12_combout\) # (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u2|Mult5|mult_core|romout[2][10]~combout\ & (\u2|Mult5|mult_core|romout[3][6]~12_combout\ & !\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[2][10]~combout\,
	datab => \u2|Mult5|mult_core|romout[3][6]~12_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X23_Y16_N22
\u2|Mult5|mult_core|romout[1][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[1][12]~combout\ = (\u2|ch6_reg\(5) & (\u2|ch6_reg\(6) & ((\u2|ch6_reg\(4)) # (!\u2|ch6_reg\(7))))) # (!\u2|ch6_reg\(5) & ((\u2|ch6_reg\(7) & ((!\u2|ch6_reg\(6)))) # (!\u2|ch6_reg\(7) & (\u2|ch6_reg\(4) & \u2|ch6_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(5),
	datab => \u2|ch6_reg\(4),
	datac => \u2|ch6_reg\(7),
	datad => \u2|ch6_reg\(6),
	combout => \u2|Mult5|mult_core|romout[1][12]~combout\);

-- Location: LCCOMB_X24_Y16_N16
\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u2|Mult5|mult_core|romout[0][16]~2_combout\ $ (\u2|Mult5|mult_core|romout[1][12]~combout\ $ (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u2|Mult5|mult_core|romout[0][16]~2_combout\ & ((\u2|Mult5|mult_core|romout[1][12]~combout\) # (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u2|Mult5|mult_core|romout[0][16]~2_combout\ & (\u2|Mult5|mult_core|romout[1][12]~combout\ & !\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[0][16]~2_combout\,
	datab => \u2|Mult5|mult_core|romout[1][12]~combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X28_Y16_N22
\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X28_Y16_N24
\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- (\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- !\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datab => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X28_Y16_N26
\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: FF_X28_Y16_N27
\u2|ch6_data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_data_reg\(18));

-- Location: LCCOMB_X23_Y15_N28
\u2|ch6_vol~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_vol~0_combout\ = (!\u1|ad_reset~q\ & \u2|ch6_data_reg\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch6_data_reg\(18),
	combout => \u2|ch6_vol~0_combout\);

-- Location: FF_X28_Y16_N25
\u2|ch6_data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_data_reg\(17));

-- Location: LCCOMB_X28_Y16_N12
\u2|ch6_vol~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_vol~1_combout\ = (!\u1|ad_reset~q\ & \u2|ch6_data_reg\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch6_data_reg\(17),
	combout => \u2|ch6_vol~1_combout\);

-- Location: FF_X28_Y16_N23
\u2|ch6_data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_data_reg\(16));

-- Location: LCCOMB_X22_Y11_N4
\u2|ch6_vol~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_vol~2_combout\ = (!\u1|ad_reset~q\ & \u2|ch6_data_reg\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch6_data_reg\(16),
	combout => \u2|ch6_vol~2_combout\);

-- Location: LCCOMB_X14_Y3_N26
\u1|state~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|state~51_combout\ = (\u1|state.READ_CH4~q\ & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|state.READ_CH4~q\,
	datac => \u1|ad_reset~q\,
	combout => \u1|state~51_combout\);

-- Location: FF_X14_Y3_N27
\u1|state.READ_CH5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|state~51_combout\,
	ena => \u1|state~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|state.READ_CH5~q\);

-- Location: LCCOMB_X16_Y3_N12
\u1|ad_ch5[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch5[1]~0_combout\ = (\u1|ad_reset~q\) # ((!\u1|Equal3~0_combout\ & \u1|state.READ_CH5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|Equal3~0_combout\,
	datac => \u1|ad_reset~q\,
	datad => \u1|state.READ_CH5~q\,
	combout => \u1|ad_ch5[1]~0_combout\);

-- Location: FF_X21_Y17_N31
\u1|ad_ch5[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~0_combout\,
	sload => VCC,
	ena => \u1|ad_ch5[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch5\(15));

-- Location: FF_X21_Y17_N15
\u1|ad_ch5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~7_combout\,
	sload => VCC,
	ena => \u1|ad_ch5[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch5\(7));

-- Location: LCCOMB_X22_Y17_N20
\u2|ch5_reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_reg~5_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch5\(15) & (\u2|Add4~14_combout\)) # (!\u1|ad_ch5\(15) & ((\u1|ad_ch5\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add4~14_combout\,
	datab => \u1|ad_ch5\(15),
	datac => \u1|ad_reset~q\,
	datad => \u1|ad_ch5\(7),
	combout => \u2|ch5_reg~5_combout\);

-- Location: FF_X22_Y17_N21
\u2|ch5_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_reg~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_reg\(7));

-- Location: FF_X21_Y17_N9
\u1|ad_ch5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~2_combout\,
	sload => VCC,
	ena => \u1|ad_ch5[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch5\(4));

-- Location: LCCOMB_X22_Y17_N0
\u2|ch5_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_reg~0_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch5\(15) & (\u2|Add4~8_combout\)) # (!\u1|ad_ch5\(15) & ((\u1|ad_ch5\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add4~8_combout\,
	datab => \u1|ad_ch5\(15),
	datac => \u1|ad_reset~q\,
	datad => \u1|ad_ch5\(4),
	combout => \u2|ch5_reg~0_combout\);

-- Location: FF_X22_Y17_N1
\u2|ch5_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_reg\(4));

-- Location: FF_X21_Y17_N13
\u1|ad_ch5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~8_combout\,
	sload => VCC,
	ena => \u1|ad_ch5[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch5\(6));

-- Location: FF_X21_Y17_N5
\u1|ad_ch5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~4_combout\,
	sload => VCC,
	ena => \u1|ad_ch5[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch5\(2));

-- Location: FF_X21_Y17_N3
\u1|ad_ch5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~5_combout\,
	sload => VCC,
	ena => \u1|ad_ch5[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch5\(1));

-- Location: FF_X21_Y17_N1
\u1|ad_ch5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~6_combout\,
	sload => VCC,
	ena => \u1|ad_ch5[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch5\(0));

-- Location: LCCOMB_X21_Y17_N0
\u2|Add4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add4~1_cout\ = CARRY(!\u1|ad_ch5\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch5\(0),
	datad => VCC,
	cout => \u2|Add4~1_cout\);

-- Location: LCCOMB_X21_Y17_N2
\u2|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add4~2_combout\ = (\u1|ad_ch5\(1) & ((\u2|Add4~1_cout\) # (GND))) # (!\u1|ad_ch5\(1) & (!\u2|Add4~1_cout\))
-- \u2|Add4~3\ = CARRY((\u1|ad_ch5\(1)) # (!\u2|Add4~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch5\(1),
	datad => VCC,
	cin => \u2|Add4~1_cout\,
	combout => \u2|Add4~2_combout\,
	cout => \u2|Add4~3\);

-- Location: LCCOMB_X21_Y17_N12
\u2|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add4~12_combout\ = (\u1|ad_ch5\(6) & (!\u2|Add4~11\ & VCC)) # (!\u1|ad_ch5\(6) & (\u2|Add4~11\ $ (GND)))
-- \u2|Add4~13\ = CARRY((!\u1|ad_ch5\(6) & !\u2|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch5\(6),
	datad => VCC,
	cin => \u2|Add4~11\,
	combout => \u2|Add4~12_combout\,
	cout => \u2|Add4~13\);

-- Location: LCCOMB_X24_Y17_N24
\u2|ch5_reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_reg~6_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch5\(15) & ((\u2|Add4~12_combout\))) # (!\u1|ad_ch5\(15) & (\u1|ad_ch5\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch5\(15),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch5\(6),
	datad => \u2|Add4~12_combout\,
	combout => \u2|ch5_reg~6_combout\);

-- Location: FF_X24_Y17_N25
\u2|ch5_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_reg~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_reg\(6));

-- Location: LCCOMB_X25_Y19_N8
\u2|Mult4|mult_core|romout[1][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[1][11]~combout\ = (\u2|ch5_reg\(5) & ((\u2|ch5_reg\(7) & (!\u2|ch5_reg\(4) & \u2|ch5_reg\(6))) # (!\u2|ch5_reg\(7) & (\u2|ch5_reg\(4) & !\u2|ch5_reg\(6))))) # (!\u2|ch5_reg\(5) & (\u2|ch5_reg\(7) $ (((!\u2|ch5_reg\(4) & 
-- \u2|ch5_reg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(5),
	datab => \u2|ch5_reg\(7),
	datac => \u2|ch5_reg\(4),
	datad => \u2|ch5_reg\(6),
	combout => \u2|Mult4|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X25_Y19_N18
\u2|Mult4|mult_core|romout[1][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[1][10]~4_combout\ = (\u2|ch5_reg\(5) & (\u2|ch5_reg\(7) $ (\u2|ch5_reg\(4) $ (!\u2|ch5_reg\(6))))) # (!\u2|ch5_reg\(5) & ((\u2|ch5_reg\(4) & (\u2|ch5_reg\(7) & !\u2|ch5_reg\(6))) # (!\u2|ch5_reg\(4) & ((\u2|ch5_reg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(5),
	datab => \u2|ch5_reg\(7),
	datac => \u2|ch5_reg\(4),
	datad => \u2|ch5_reg\(6),
	combout => \u2|Mult4|mult_core|romout[1][10]~4_combout\);

-- Location: LCCOMB_X25_Y19_N28
\u2|Mult4|mult_core|romout[1][9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[1][9]~5_combout\ = (\u2|ch5_reg\(5) & ((\u2|ch5_reg\(7) & (!\u2|ch5_reg\(4) & \u2|ch5_reg\(6))) # (!\u2|ch5_reg\(7) & ((\u2|ch5_reg\(6)) # (!\u2|ch5_reg\(4)))))) # (!\u2|ch5_reg\(5) & (\u2|ch5_reg\(7) $ (((\u2|ch5_reg\(4) & 
-- !\u2|ch5_reg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(5),
	datab => \u2|ch5_reg\(7),
	datac => \u2|ch5_reg\(4),
	datad => \u2|ch5_reg\(6),
	combout => \u2|Mult4|mult_core|romout[1][9]~5_combout\);

-- Location: LCCOMB_X25_Y19_N22
\u2|Mult4|mult_core|romout[1][8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[1][8]~combout\ = (\u2|ch5_reg\(4) & ((\u2|ch5_reg\(5) & ((\u2|ch5_reg\(6)) # (!\u2|ch5_reg\(7)))) # (!\u2|ch5_reg\(5) & ((\u2|ch5_reg\(7)) # (!\u2|ch5_reg\(6)))))) # (!\u2|ch5_reg\(4) & (\u2|ch5_reg\(6) $ (((\u2|ch5_reg\(5) & 
-- \u2|ch5_reg\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(5),
	datab => \u2|ch5_reg\(7),
	datac => \u2|ch5_reg\(4),
	datad => \u2|ch5_reg\(6),
	combout => \u2|Mult4|mult_core|romout[1][8]~combout\);

-- Location: LCCOMB_X21_Y19_N0
\u2|ch5_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_reg~2_combout\ = (!\u1|ad_reset~q\ & \u1|ad_ch5\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u1|ad_ch5\(0),
	combout => \u2|ch5_reg~2_combout\);

-- Location: FF_X21_Y19_N1
\u2|ch5_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_reg~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_reg\(0));

-- Location: FF_X21_Y17_N7
\u1|ad_ch5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~3_combout\,
	sload => VCC,
	ena => \u1|ad_ch5[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch5\(3));

-- Location: LCCOMB_X21_Y19_N4
\u2|ch5_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_reg~4_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch5\(15) & (\u2|Add4~6_combout\)) # (!\u1|ad_ch5\(15) & ((\u1|ad_ch5\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add4~6_combout\,
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch5\(15),
	datad => \u1|ad_ch5\(3),
	combout => \u2|ch5_reg~4_combout\);

-- Location: FF_X21_Y19_N5
\u2|ch5_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_reg~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_reg\(3));

-- Location: LCCOMB_X22_Y17_N18
\u2|ch5_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_reg~1_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch5\(15) & (\u2|Add4~2_combout\)) # (!\u1|ad_ch5\(15) & ((\u1|ad_ch5\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch5\(15),
	datab => \u1|ad_reset~q\,
	datac => \u2|Add4~2_combout\,
	datad => \u1|ad_ch5\(1),
	combout => \u2|ch5_reg~1_combout\);

-- Location: FF_X22_Y17_N19
\u2|ch5_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_reg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_reg\(1));

-- Location: LCCOMB_X21_Y19_N30
\u2|Mult4|mult_core|romout[0][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[0][11]~combout\ = (\u2|ch5_reg\(3) & (\u2|ch5_reg\(1) $ (((\u2|ch5_reg\(0)) # (!\u2|ch5_reg\(2)))))) # (!\u2|ch5_reg\(3) & ((\u2|ch5_reg\(2) & (!\u2|ch5_reg\(0) & !\u2|ch5_reg\(1))) # (!\u2|ch5_reg\(2) & (\u2|ch5_reg\(0) & 
-- \u2|ch5_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(2),
	datab => \u2|ch5_reg\(0),
	datac => \u2|ch5_reg\(3),
	datad => \u2|ch5_reg\(1),
	combout => \u2|Mult4|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X25_Y19_N14
\u2|Mult4|mult_core|romout[1][6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[1][6]~8_combout\ = \u2|ch5_reg\(4) $ (\u2|ch5_reg\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch5_reg\(4),
	datad => \u2|ch5_reg\(6),
	combout => \u2|Mult4|mult_core|romout[1][6]~8_combout\);

-- Location: LCCOMB_X21_Y19_N2
\u2|Mult4|mult_core|romout[0][9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[0][9]~10_combout\ = (\u2|ch5_reg\(3) & ((\u2|ch5_reg\(2) & ((!\u2|ch5_reg\(1)) # (!\u2|ch5_reg\(0)))) # (!\u2|ch5_reg\(2) & (!\u2|ch5_reg\(0) & !\u2|ch5_reg\(1))))) # (!\u2|ch5_reg\(3) & (\u2|ch5_reg\(1) $ (((!\u2|ch5_reg\(2) & 
-- \u2|ch5_reg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(2),
	datab => \u2|ch5_reg\(0),
	datac => \u2|ch5_reg\(3),
	datad => \u2|ch5_reg\(1),
	combout => \u2|Mult4|mult_core|romout[0][9]~10_combout\);

-- Location: LCCOMB_X21_Y19_N24
\u2|Mult4|mult_core|romout[0][8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[0][8]~11_combout\ = (\u2|ch5_reg\(2) & ((\u2|ch5_reg\(0) & ((\u2|ch5_reg\(3)) # (\u2|ch5_reg\(1)))) # (!\u2|ch5_reg\(0) & ((!\u2|ch5_reg\(1)) # (!\u2|ch5_reg\(3)))))) # (!\u2|ch5_reg\(2) & (\u2|ch5_reg\(0) $ (((\u2|ch5_reg\(3) & 
-- \u2|ch5_reg\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(2),
	datab => \u2|ch5_reg\(0),
	datac => \u2|ch5_reg\(3),
	datad => \u2|ch5_reg\(1),
	combout => \u2|Mult4|mult_core|romout[0][8]~11_combout\);

-- Location: LCCOMB_X24_Y19_N0
\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u2|ch5_reg\(4) & \u2|Mult4|mult_core|romout[0][8]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(4),
	datab => \u2|Mult4|mult_core|romout[0][8]~11_combout\,
	datad => VCC,
	cout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X24_Y19_N2
\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u2|ch5_reg\(5) & (!\u2|Mult4|mult_core|romout[0][9]~10_combout\ & !\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\u2|ch5_reg\(5) & 
-- ((!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u2|Mult4|mult_core|romout[0][9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(5),
	datab => \u2|Mult4|mult_core|romout[0][9]~10_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X24_Y19_N4
\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u2|Mult4|mult_core|romout[0][10]~9_combout\ & ((\u2|Mult4|mult_core|romout[1][6]~8_combout\) # (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u2|Mult4|mult_core|romout[0][10]~9_combout\ & (\u2|Mult4|mult_core|romout[1][6]~8_combout\ & !\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[0][10]~9_combout\,
	datab => \u2|Mult4|mult_core|romout[1][6]~8_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X24_Y19_N6
\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u2|Mult4|mult_core|romout[1][7]~7_combout\ & (!\u2|Mult4|mult_core|romout[0][11]~combout\ & !\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u2|Mult4|mult_core|romout[1][7]~7_combout\ & ((!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u2|Mult4|mult_core|romout[0][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[1][7]~7_combout\,
	datab => \u2|Mult4|mult_core|romout[0][11]~combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X24_Y19_N10
\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u2|Mult4|mult_core|romout[0][13]~6_combout\ & ((\u2|Mult4|mult_core|romout[1][9]~5_combout\ & (\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u2|Mult4|mult_core|romout[1][9]~5_combout\ & (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u2|Mult4|mult_core|romout[0][13]~6_combout\ & ((\u2|Mult4|mult_core|romout[1][9]~5_combout\ & 
-- (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u2|Mult4|mult_core|romout[1][9]~5_combout\ & ((\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u2|Mult4|mult_core|romout[0][13]~6_combout\ & (!\u2|Mult4|mult_core|romout[1][9]~5_combout\ & !\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult4|mult_core|romout[0][13]~6_combout\ & ((!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u2|Mult4|mult_core|romout[1][9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[0][13]~6_combout\,
	datab => \u2|Mult4|mult_core|romout[1][9]~5_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X24_Y19_N12
\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u2|ch5_reg\(0) $ (\u2|Mult4|mult_core|romout[1][10]~4_combout\ $ (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u2|ch5_reg\(0) & ((\u2|Mult4|mult_core|romout[1][10]~4_combout\) # (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # (!\u2|ch5_reg\(0) & 
-- (\u2|Mult4|mult_core|romout[1][10]~4_combout\ & !\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(0),
	datab => \u2|Mult4|mult_core|romout[1][10]~4_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X24_Y19_N14
\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u2|Mult4|mult_core|romout[0][15]~3_combout\ & ((\u2|Mult4|mult_core|romout[1][11]~combout\ & (\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u2|Mult4|mult_core|romout[1][11]~combout\ & (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u2|Mult4|mult_core|romout[0][15]~3_combout\ & ((\u2|Mult4|mult_core|romout[1][11]~combout\ & 
-- (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u2|Mult4|mult_core|romout[1][11]~combout\ & ((\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u2|Mult4|mult_core|romout[0][15]~3_combout\ & (!\u2|Mult4|mult_core|romout[1][11]~combout\ & !\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult4|mult_core|romout[0][15]~3_combout\ & ((!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u2|Mult4|mult_core|romout[1][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[0][15]~3_combout\,
	datab => \u2|Mult4|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: FF_X21_Y17_N17
\u1|ad_ch5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~16_combout\,
	sload => VCC,
	ena => \u1|ad_ch5[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch5\(8));

-- Location: LCCOMB_X22_Y17_N24
\u2|ch5_reg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_reg~13_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch5\(15) & (\u2|Add4~16_combout\)) # (!\u1|ad_ch5\(15) & ((\u1|ad_ch5\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add4~16_combout\,
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch5\(8),
	datad => \u1|ad_ch5\(15),
	combout => \u2|ch5_reg~13_combout\);

-- Location: FF_X22_Y17_N25
\u2|ch5_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_reg~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_reg\(8));

-- Location: LCCOMB_X23_Y19_N14
\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \u2|ch5_reg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \u2|ch5_reg\(8),
	datad => VCC,
	cout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X23_Y19_N16
\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u2|ch5_reg\(9) & (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & !\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u2|ch5_reg\(9) & ((!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(9),
	datab => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X23_Y19_N18
\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u2|Mult4|mult_core|romout[2][6]~15_combout\ & ((\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u2|Mult4|mult_core|romout[2][6]~15_combout\ & (\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[2][6]~15_combout\,
	datab => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X23_Y19_N20
\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u2|Mult4|mult_core|romout[2][7]~combout\ & ((\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ & VCC)) # (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)))) # 
-- (!\u2|Mult4|mult_core|romout[2][7]~combout\ & ((\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # (GND)))))
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u2|Mult4|mult_core|romout[2][7]~combout\ & (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u2|Mult4|mult_core|romout[2][7]~combout\ & ((!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[2][7]~combout\,
	datab => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	combout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: FF_X23_Y19_N21
\u2|ch5_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_data_reg\(15));

-- Location: LCCOMB_X23_Y19_N8
\u2|ch5_vol~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_vol~3_combout\ = (!\u1|ad_reset~q\ & \u2|ch5_data_reg\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch5_data_reg\(15),
	combout => \u2|ch5_vol~3_combout\);

-- Location: FF_X21_Y17_N25
\u1|ad_ch5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~12_combout\,
	sload => VCC,
	ena => \u1|ad_ch5[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch5\(12));

-- Location: FF_X21_Y17_N21
\u1|ad_ch5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~14_combout\,
	sload => VCC,
	ena => \u1|ad_ch5[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch5\(10));

-- Location: FF_X21_Y17_N19
\u1|ad_ch5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~15_combout\,
	sload => VCC,
	ena => \u1|ad_ch5[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch5\(9));

-- Location: LCCOMB_X21_Y17_N22
\u2|Add4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add4~22_combout\ = (\u1|ad_ch5\(11) & ((\u2|Add4~21\) # (GND))) # (!\u1|ad_ch5\(11) & (!\u2|Add4~21\))
-- \u2|Add4~23\ = CARRY((\u1|ad_ch5\(11)) # (!\u2|Add4~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch5\(11),
	datad => VCC,
	cin => \u2|Add4~21\,
	combout => \u2|Add4~22_combout\,
	cout => \u2|Add4~23\);

-- Location: LCCOMB_X22_Y17_N4
\u2|ch5_reg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_reg~9_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch5\(15) & (\u2|Add4~24_combout\)) # (!\u1|ad_ch5\(15) & ((\u1|ad_ch5\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch5\(15),
	datab => \u2|Add4~24_combout\,
	datac => \u1|ad_reset~q\,
	datad => \u1|ad_ch5\(12),
	combout => \u2|ch5_reg~9_combout\);

-- Location: FF_X22_Y17_N5
\u2|ch5_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_reg~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_reg\(12));

-- Location: FF_X21_Y17_N29
\u1|ad_ch5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~10_combout\,
	sload => VCC,
	ena => \u1|ad_ch5[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch5\(14));

-- Location: LCCOMB_X22_Y17_N6
\u2|ch5_reg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_reg~8_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch5\(15) & (\u2|Add4~28_combout\)) # (!\u1|ad_ch5\(15) & ((\u1|ad_ch5\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add4~28_combout\,
	datab => \u1|ad_ch5\(15),
	datac => \u1|ad_reset~q\,
	datad => \u1|ad_ch5\(14),
	combout => \u2|ch5_reg~8_combout\);

-- Location: FF_X22_Y17_N7
\u2|ch5_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_reg~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_reg\(14));

-- Location: LCCOMB_X24_Y17_N22
\u2|Mult4|mult_core|romout[3][6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[3][6]~12_combout\ = \u2|ch5_reg\(12) $ (\u2|ch5_reg\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch5_reg\(12),
	datad => \u2|ch5_reg\(14),
	combout => \u2|Mult4|mult_core|romout[3][6]~12_combout\);

-- Location: FF_X21_Y17_N27
\u1|ad_ch5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~11_combout\,
	sload => VCC,
	ena => \u1|ad_ch5[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch5\(13));

-- Location: LCCOMB_X24_Y17_N12
\u2|ch5_reg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_reg~14_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch5\(15) & (\u2|Add4~26_combout\)) # (!\u1|ad_ch5\(15) & ((\u1|ad_ch5\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add4~26_combout\,
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch5\(15),
	datad => \u1|ad_ch5\(13),
	combout => \u2|ch5_reg~14_combout\);

-- Location: FF_X24_Y17_N13
\u2|ch5_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_reg~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_reg\(13));

-- Location: LCCOMB_X23_Y17_N4
\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u2|Mult4|mult_core|romout[2][10]~combout\ $ (\u2|Mult4|mult_core|romout[3][6]~12_combout\ $ (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u2|Mult4|mult_core|romout[2][10]~combout\ & ((\u2|Mult4|mult_core|romout[3][6]~12_combout\) # (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u2|Mult4|mult_core|romout[2][10]~combout\ & (\u2|Mult4|mult_core|romout[3][6]~12_combout\ & !\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[2][10]~combout\,
	datab => \u2|Mult4|mult_core|romout[3][6]~12_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X25_Y19_N12
\u2|Mult4|mult_core|romout[1][13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[1][13]~0_combout\ = (\u2|ch5_reg\(7) & ((\u2|ch5_reg\(5)) # (\u2|ch5_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(5),
	datac => \u2|ch5_reg\(7),
	datad => \u2|ch5_reg\(6),
	combout => \u2|Mult4|mult_core|romout[1][13]~0_combout\);

-- Location: LCCOMB_X25_Y19_N26
\u2|Mult4|mult_core|romout[1][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[1][12]~combout\ = (\u2|ch5_reg\(5) & (\u2|ch5_reg\(6) & ((\u2|ch5_reg\(4)) # (!\u2|ch5_reg\(7))))) # (!\u2|ch5_reg\(5) & ((\u2|ch5_reg\(7) & ((!\u2|ch5_reg\(6)))) # (!\u2|ch5_reg\(7) & (\u2|ch5_reg\(4) & \u2|ch5_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(5),
	datab => \u2|ch5_reg\(7),
	datac => \u2|ch5_reg\(4),
	datad => \u2|ch5_reg\(6),
	combout => \u2|Mult4|mult_core|romout[1][12]~combout\);

-- Location: LCCOMB_X24_Y19_N16
\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u2|Mult4|mult_core|romout[0][16]~2_combout\ $ (\u2|Mult4|mult_core|romout[1][12]~combout\ $ (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u2|Mult4|mult_core|romout[0][16]~2_combout\ & ((\u2|Mult4|mult_core|romout[1][12]~combout\) # (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u2|Mult4|mult_core|romout[0][16]~2_combout\ & (\u2|Mult4|mult_core|romout[1][12]~combout\ & !\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[0][16]~2_combout\,
	datab => \u2|Mult4|mult_core|romout[1][12]~combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X24_Y19_N18
\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u2|Mult4|mult_core|romout[0][17]~1_combout\ & ((\u2|Mult4|mult_core|romout[1][13]~0_combout\ & (\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u2|Mult4|mult_core|romout[1][13]~0_combout\ & (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u2|Mult4|mult_core|romout[0][17]~1_combout\ & ((\u2|Mult4|mult_core|romout[1][13]~0_combout\ & 
-- (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u2|Mult4|mult_core|romout[1][13]~0_combout\ & ((\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u2|Mult4|mult_core|romout[0][17]~1_combout\ & (!\u2|Mult4|mult_core|romout[1][13]~0_combout\ & !\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult4|mult_core|romout[0][17]~1_combout\ & ((!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u2|Mult4|mult_core|romout[1][13]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[0][17]~1_combout\,
	datab => \u2|Mult4|mult_core|romout[1][13]~0_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X23_Y19_N22
\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X23_Y19_N24
\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X23_Y19_N26
\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: FF_X23_Y19_N27
\u2|ch5_data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_data_reg\(18));

-- Location: LCCOMB_X23_Y19_N4
\u2|ch5_vol~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_vol~0_combout\ = (!\u1|ad_reset~q\ & \u2|ch5_data_reg\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_reset~q\,
	datac => \u2|ch5_data_reg\(18),
	combout => \u2|ch5_vol~0_combout\);

-- Location: FF_X23_Y19_N25
\u2|ch5_data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_data_reg\(17));

-- Location: LCCOMB_X23_Y19_N2
\u2|ch5_vol~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_vol~1_combout\ = (!\u1|ad_reset~q\ & \u2|ch5_data_reg\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch5_data_reg\(17),
	combout => \u2|ch5_vol~1_combout\);

-- Location: FF_X23_Y19_N23
\u2|ch5_data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_data_reg\(16));

-- Location: LCCOMB_X22_Y19_N12
\u2|ch5_vol~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_vol~2_combout\ = (!\u1|ad_reset~q\ & \u2|ch5_data_reg\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch5_data_reg\(16),
	combout => \u2|ch5_vol~2_combout\);

-- Location: LCCOMB_X16_Y3_N22
\u1|ad_ch4[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch4[3]~0_combout\ = (\u1|ad_reset~q\) # ((!\u1|Equal3~0_combout\ & \u1|state.READ_CH4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|Equal3~0_combout\,
	datac => \u1|ad_reset~q\,
	datad => \u1|state.READ_CH4~q\,
	combout => \u1|ad_ch4[3]~0_combout\);

-- Location: FF_X18_Y3_N23
\u1|ad_ch4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~13_combout\,
	sload => VCC,
	ena => \u1|ad_ch4[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch4\(11));

-- Location: FF_X18_Y4_N19
\u1|ad_ch4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~15_combout\,
	sload => VCC,
	ena => \u1|ad_ch4[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch4\(9));

-- Location: FF_X18_Y4_N17
\u1|ad_ch4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~16_combout\,
	sload => VCC,
	ena => \u1|ad_ch4[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch4\(8));

-- Location: FF_X18_Y4_N15
\u1|ad_ch4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~7_combout\,
	sload => VCC,
	ena => \u1|ad_ch4[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch4\(7));

-- Location: FF_X18_Y4_N9
\u1|ad_ch4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~2_combout\,
	sload => VCC,
	ena => \u1|ad_ch4[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch4\(4));

-- Location: FF_X18_Y4_N5
\u1|ad_ch4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~4_combout\,
	sload => VCC,
	ena => \u1|ad_ch4[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch4\(2));

-- Location: FF_X19_Y4_N23
\u1|ad_ch4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~5_combout\,
	sload => VCC,
	ena => \u1|ad_ch4[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch4\(1));

-- Location: FF_X18_Y4_N1
\u1|ad_ch4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~6_combout\,
	sload => VCC,
	ena => \u1|ad_ch4[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch4\(0));

-- Location: LCCOMB_X18_Y4_N0
\u2|Add3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add3~1_cout\ = CARRY(!\u1|ad_ch4\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch4\(0),
	datad => VCC,
	cout => \u2|Add3~1_cout\);

-- Location: LCCOMB_X18_Y4_N2
\u2|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add3~2_combout\ = (\u1|ad_ch4\(1) & ((\u2|Add3~1_cout\) # (GND))) # (!\u1|ad_ch4\(1) & (!\u2|Add3~1_cout\))
-- \u2|Add3~3\ = CARRY((\u1|ad_ch4\(1)) # (!\u2|Add3~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch4\(1),
	datad => VCC,
	cin => \u2|Add3~1_cout\,
	combout => \u2|Add3~2_combout\,
	cout => \u2|Add3~3\);

-- Location: LCCOMB_X18_Y4_N4
\u2|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add3~4_combout\ = (\u1|ad_ch4\(2) & (!\u2|Add3~3\ & VCC)) # (!\u1|ad_ch4\(2) & (\u2|Add3~3\ $ (GND)))
-- \u2|Add3~5\ = CARRY((!\u1|ad_ch4\(2) & !\u2|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch4\(2),
	datad => VCC,
	cin => \u2|Add3~3\,
	combout => \u2|Add3~4_combout\,
	cout => \u2|Add3~5\);

-- Location: LCCOMB_X18_Y4_N6
\u2|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add3~6_combout\ = (\u1|ad_ch4\(3) & ((\u2|Add3~5\) # (GND))) # (!\u1|ad_ch4\(3) & (!\u2|Add3~5\))
-- \u2|Add3~7\ = CARRY((\u1|ad_ch4\(3)) # (!\u2|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch4\(3),
	datad => VCC,
	cin => \u2|Add3~5\,
	combout => \u2|Add3~6_combout\,
	cout => \u2|Add3~7\);

-- Location: LCCOMB_X18_Y4_N10
\u2|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add3~10_combout\ = (\u1|ad_ch4\(5) & ((\u2|Add3~9\) # (GND))) # (!\u1|ad_ch4\(5) & (!\u2|Add3~9\))
-- \u2|Add3~11\ = CARRY((\u1|ad_ch4\(5)) # (!\u2|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch4\(5),
	datad => VCC,
	cin => \u2|Add3~9\,
	combout => \u2|Add3~10_combout\,
	cout => \u2|Add3~11\);

-- Location: LCCOMB_X18_Y4_N12
\u2|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add3~12_combout\ = (\u1|ad_ch4\(6) & (!\u2|Add3~11\ & VCC)) # (!\u1|ad_ch4\(6) & (\u2|Add3~11\ $ (GND)))
-- \u2|Add3~13\ = CARRY((!\u1|ad_ch4\(6) & !\u2|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch4\(6),
	datad => VCC,
	cin => \u2|Add3~11\,
	combout => \u2|Add3~12_combout\,
	cout => \u2|Add3~13\);

-- Location: LCCOMB_X18_Y4_N14
\u2|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add3~14_combout\ = (\u1|ad_ch4\(7) & ((\u2|Add3~13\) # (GND))) # (!\u1|ad_ch4\(7) & (!\u2|Add3~13\))
-- \u2|Add3~15\ = CARRY((\u1|ad_ch4\(7)) # (!\u2|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch4\(7),
	datad => VCC,
	cin => \u2|Add3~13\,
	combout => \u2|Add3~14_combout\,
	cout => \u2|Add3~15\);

-- Location: LCCOMB_X18_Y4_N16
\u2|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add3~16_combout\ = (\u1|ad_ch4\(8) & (!\u2|Add3~15\ & VCC)) # (!\u1|ad_ch4\(8) & (\u2|Add3~15\ $ (GND)))
-- \u2|Add3~17\ = CARRY((!\u1|ad_ch4\(8) & !\u2|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch4\(8),
	datad => VCC,
	cin => \u2|Add3~15\,
	combout => \u2|Add3~16_combout\,
	cout => \u2|Add3~17\);

-- Location: LCCOMB_X18_Y4_N18
\u2|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add3~18_combout\ = (\u1|ad_ch4\(9) & ((\u2|Add3~17\) # (GND))) # (!\u1|ad_ch4\(9) & (!\u2|Add3~17\))
-- \u2|Add3~19\ = CARRY((\u1|ad_ch4\(9)) # (!\u2|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch4\(9),
	datad => VCC,
	cin => \u2|Add3~17\,
	combout => \u2|Add3~18_combout\,
	cout => \u2|Add3~19\);

-- Location: LCCOMB_X18_Y4_N20
\u2|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add3~20_combout\ = (\u1|ad_ch4\(10) & (!\u2|Add3~19\ & VCC)) # (!\u1|ad_ch4\(10) & (\u2|Add3~19\ $ (GND)))
-- \u2|Add3~21\ = CARRY((!\u1|ad_ch4\(10) & !\u2|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch4\(10),
	datad => VCC,
	cin => \u2|Add3~19\,
	combout => \u2|Add3~20_combout\,
	cout => \u2|Add3~21\);

-- Location: LCCOMB_X18_Y4_N22
\u2|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add3~22_combout\ = (\u1|ad_ch4\(11) & ((\u2|Add3~21\) # (GND))) # (!\u1|ad_ch4\(11) & (!\u2|Add3~21\))
-- \u2|Add3~23\ = CARRY((\u1|ad_ch4\(11)) # (!\u2|Add3~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch4\(11),
	datad => VCC,
	cin => \u2|Add3~21\,
	combout => \u2|Add3~22_combout\,
	cout => \u2|Add3~23\);

-- Location: LCCOMB_X18_Y3_N4
\u2|ch4_reg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_reg~11_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch4\(15) & ((\u2|Add3~22_combout\))) # (!\u1|ad_ch4\(15) & (\u1|ad_ch4\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch4\(15),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch4\(11),
	datad => \u2|Add3~22_combout\,
	combout => \u2|ch4_reg~11_combout\);

-- Location: FF_X18_Y3_N5
\u2|ch4_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_reg~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_reg\(11));

-- Location: LCCOMB_X19_Y4_N10
\u2|ch4_reg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_reg~10_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch4\(15) & (\u2|Add3~18_combout\)) # (!\u1|ad_ch4\(15) & ((\u1|ad_ch4\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch4\(15),
	datab => \u2|Add3~18_combout\,
	datac => \u1|ad_reset~q\,
	datad => \u1|ad_ch4\(9),
	combout => \u2|ch4_reg~10_combout\);

-- Location: FF_X19_Y4_N11
\u2|ch4_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_reg~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_reg\(9));

-- Location: LCCOMB_X18_Y3_N8
\u1|ad_ch4[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch4[10]~feeder_combout\ = \u1|ad_ch8~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|ad_ch8~14_combout\,
	combout => \u1|ad_ch4[10]~feeder_combout\);

-- Location: FF_X18_Y3_N9
\u1|ad_ch4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|ad_ch4[10]~feeder_combout\,
	ena => \u1|ad_ch4[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch4\(10));

-- Location: LCCOMB_X18_Y3_N2
\u2|ch4_reg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_reg~12_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch4\(15) & ((\u2|Add3~20_combout\))) # (!\u1|ad_ch4\(15) & (\u1|ad_ch4\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch4\(15),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch4\(10),
	datad => \u2|Add3~20_combout\,
	combout => \u2|ch4_reg~12_combout\);

-- Location: FF_X18_Y3_N3
\u2|ch4_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_reg~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_reg\(10));

-- Location: LCCOMB_X18_Y3_N18
\u2|Mult3|mult_core|romout[2][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[2][7]~combout\ = \u2|ch4_reg\(11) $ (\u2|ch4_reg\(9) $ (((\u2|ch4_reg\(8) & \u2|ch4_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(8),
	datab => \u2|ch4_reg\(11),
	datac => \u2|ch4_reg\(9),
	datad => \u2|ch4_reg\(10),
	combout => \u2|Mult3|mult_core|romout[2][7]~combout\);

-- Location: LCCOMB_X19_Y4_N20
\u2|ch4_reg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_reg~13_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch4\(15) & ((\u2|Add3~16_combout\))) # (!\u1|ad_ch4\(15) & (\u1|ad_ch4\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch4\(15),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch4\(8),
	datad => \u2|Add3~16_combout\,
	combout => \u2|ch4_reg~13_combout\);

-- Location: FF_X19_Y4_N21
\u2|ch4_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_reg~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_reg\(8));

-- Location: LCCOMB_X19_Y4_N16
\u2|Mult3|mult_core|romout[2][6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[2][6]~15_combout\ = \u2|ch4_reg\(8) $ (\u2|ch4_reg\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch4_reg\(8),
	datac => \u2|ch4_reg\(10),
	combout => \u2|Mult3|mult_core|romout[2][6]~15_combout\);

-- Location: LCCOMB_X19_Y4_N2
\u2|ch4_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_reg~3_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch4\(15) & ((\u2|Add3~4_combout\))) # (!\u1|ad_ch4\(15) & (\u1|ad_ch4\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch4\(15),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch4\(2),
	datad => \u2|Add3~4_combout\,
	combout => \u2|ch4_reg~3_combout\);

-- Location: FF_X19_Y4_N3
\u2|ch4_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_reg~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_reg\(2));

-- Location: FF_X18_Y4_N7
\u1|ad_ch4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~3_combout\,
	sload => VCC,
	ena => \u1|ad_ch4[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch4\(3));

-- Location: LCCOMB_X19_Y4_N28
\u2|ch4_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_reg~4_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch4\(15) & ((\u2|Add3~6_combout\))) # (!\u1|ad_ch4\(15) & (\u1|ad_ch4\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch4\(15),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch4\(3),
	datad => \u2|Add3~6_combout\,
	combout => \u2|ch4_reg~4_combout\);

-- Location: FF_X19_Y4_N29
\u2|ch4_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_reg~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_reg\(3));

-- Location: LCCOMB_X19_Y4_N0
\u2|ch4_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_reg~1_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch4\(15) & ((\u2|Add3~2_combout\))) # (!\u1|ad_ch4\(15) & (\u1|ad_ch4\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch4\(15),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch4\(1),
	datad => \u2|Add3~2_combout\,
	combout => \u2|ch4_reg~1_combout\);

-- Location: FF_X19_Y4_N1
\u2|ch4_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_reg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_reg\(1));

-- Location: LCCOMB_X19_Y5_N4
\u2|Mult3|mult_core|romout[0][13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[0][13]~6_combout\ = (\u2|ch4_reg\(3) & ((\u2|ch4_reg\(2)) # (\u2|ch4_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch4_reg\(2),
	datac => \u2|ch4_reg\(3),
	datad => \u2|ch4_reg\(1),
	combout => \u2|Mult3|mult_core|romout[0][13]~6_combout\);

-- Location: FF_X18_Y4_N31
\u1|ad_ch4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~0_combout\,
	sload => VCC,
	ena => \u1|ad_ch4[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch4\(15));

-- Location: LCCOMB_X19_Y4_N6
\u2|ch4_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_reg~0_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch4\(15) & (\u2|Add3~8_combout\)) # (!\u1|ad_ch4\(15) & ((\u1|ad_ch4\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add3~8_combout\,
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch4\(15),
	datad => \u1|ad_ch4\(4),
	combout => \u2|ch4_reg~0_combout\);

-- Location: FF_X19_Y4_N7
\u2|ch4_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_reg\(4));

-- Location: FF_X18_Y4_N13
\u1|ad_ch4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~8_combout\,
	sload => VCC,
	ena => \u1|ad_ch4[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch4\(6));

-- Location: LCCOMB_X19_Y4_N26
\u2|ch4_reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_reg~6_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch4\(15) & ((\u2|Add3~12_combout\))) # (!\u1|ad_ch4\(15) & (\u1|ad_ch4\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch4\(15),
	datab => \u1|ad_ch4\(6),
	datac => \u1|ad_reset~q\,
	datad => \u2|Add3~12_combout\,
	combout => \u2|ch4_reg~6_combout\);

-- Location: FF_X19_Y4_N27
\u2|ch4_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_reg~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_reg\(6));

-- Location: LCCOMB_X21_Y4_N0
\u2|ch4_reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_reg~5_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch4\(15) & ((\u2|Add3~14_combout\))) # (!\u1|ad_ch4\(15) & (\u1|ad_ch4\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch4\(7),
	datac => \u1|ad_ch4\(15),
	datad => \u2|Add3~14_combout\,
	combout => \u2|ch4_reg~5_combout\);

-- Location: FF_X21_Y4_N1
\u2|ch4_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_reg~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_reg\(7));

-- Location: LCCOMB_X21_Y5_N22
\u2|Mult3|mult_core|romout[1][8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[1][8]~combout\ = (\u2|ch4_reg\(4) & ((\u2|ch4_reg\(5) & ((\u2|ch4_reg\(6)) # (!\u2|ch4_reg\(7)))) # (!\u2|ch4_reg\(5) & ((\u2|ch4_reg\(7)) # (!\u2|ch4_reg\(6)))))) # (!\u2|ch4_reg\(4) & (\u2|ch4_reg\(6) $ (((\u2|ch4_reg\(5) & 
-- \u2|ch4_reg\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(5),
	datab => \u2|ch4_reg\(4),
	datac => \u2|ch4_reg\(6),
	datad => \u2|ch4_reg\(7),
	combout => \u2|Mult3|mult_core|romout[1][8]~combout\);

-- Location: LCCOMB_X19_Y5_N28
\u2|Mult3|mult_core|romout[0][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[0][11]~combout\ = (\u2|ch4_reg\(3) & (\u2|ch4_reg\(1) $ (((\u2|ch4_reg\(0)) # (!\u2|ch4_reg\(2)))))) # (!\u2|ch4_reg\(3) & ((\u2|ch4_reg\(0) & (!\u2|ch4_reg\(2) & \u2|ch4_reg\(1))) # (!\u2|ch4_reg\(0) & (\u2|ch4_reg\(2) & 
-- !\u2|ch4_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(0),
	datab => \u2|ch4_reg\(2),
	datac => \u2|ch4_reg\(3),
	datad => \u2|ch4_reg\(1),
	combout => \u2|Mult3|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X21_Y5_N6
\u2|Mult3|mult_core|romout[1][6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[1][6]~8_combout\ = \u2|ch4_reg\(6) $ (\u2|ch4_reg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch4_reg\(6),
	datad => \u2|ch4_reg\(4),
	combout => \u2|Mult3|mult_core|romout[1][6]~8_combout\);

-- Location: FF_X18_Y4_N11
\u1|ad_ch4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~9_combout\,
	sload => VCC,
	ena => \u1|ad_ch4[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch4\(5));

-- Location: LCCOMB_X19_Y4_N24
\u2|ch4_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_reg~7_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch4\(15) & ((\u2|Add3~10_combout\))) # (!\u1|ad_ch4\(15) & (\u1|ad_ch4\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch4\(15),
	datab => \u1|ad_ch4\(5),
	datac => \u1|ad_reset~q\,
	datad => \u2|Add3~10_combout\,
	combout => \u2|ch4_reg~7_combout\);

-- Location: FF_X19_Y4_N25
\u2|ch4_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_reg~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_reg\(5));

-- Location: LCCOMB_X19_Y5_N14
\u2|Mult3|mult_core|romout[0][8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[0][8]~11_combout\ = (\u2|ch4_reg\(0) & ((\u2|ch4_reg\(2) & ((\u2|ch4_reg\(3)) # (\u2|ch4_reg\(1)))) # (!\u2|ch4_reg\(2) & ((!\u2|ch4_reg\(1)) # (!\u2|ch4_reg\(3)))))) # (!\u2|ch4_reg\(0) & (\u2|ch4_reg\(2) $ (((\u2|ch4_reg\(3) & 
-- \u2|ch4_reg\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(0),
	datab => \u2|ch4_reg\(2),
	datac => \u2|ch4_reg\(3),
	datad => \u2|ch4_reg\(1),
	combout => \u2|Mult3|mult_core|romout[0][8]~11_combout\);

-- Location: LCCOMB_X22_Y5_N0
\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u2|ch4_reg\(4) & \u2|Mult3|mult_core|romout[0][8]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(4),
	datab => \u2|Mult3|mult_core|romout[0][8]~11_combout\,
	datad => VCC,
	cout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X22_Y5_N2
\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u2|Mult3|mult_core|romout[0][9]~10_combout\ & (!\u2|ch4_reg\(5) & !\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\u2|Mult3|mult_core|romout[0][9]~10_combout\ 
-- & ((!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u2|ch4_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[0][9]~10_combout\,
	datab => \u2|ch4_reg\(5),
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X22_Y5_N4
\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u2|Mult3|mult_core|romout[0][10]~9_combout\ & ((\u2|Mult3|mult_core|romout[1][6]~8_combout\) # (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u2|Mult3|mult_core|romout[0][10]~9_combout\ & (\u2|Mult3|mult_core|romout[1][6]~8_combout\ & !\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[0][10]~9_combout\,
	datab => \u2|Mult3|mult_core|romout[1][6]~8_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X22_Y5_N6
\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u2|Mult3|mult_core|romout[1][7]~7_combout\ & (!\u2|Mult3|mult_core|romout[0][11]~combout\ & !\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u2|Mult3|mult_core|romout[1][7]~7_combout\ & ((!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u2|Mult3|mult_core|romout[0][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[1][7]~7_combout\,
	datab => \u2|Mult3|mult_core|romout[0][11]~combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X22_Y5_N10
\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u2|Mult3|mult_core|romout[1][9]~5_combout\ & ((\u2|Mult3|mult_core|romout[0][13]~6_combout\ & (\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u2|Mult3|mult_core|romout[0][13]~6_combout\ & (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u2|Mult3|mult_core|romout[1][9]~5_combout\ & ((\u2|Mult3|mult_core|romout[0][13]~6_combout\ & 
-- (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u2|Mult3|mult_core|romout[0][13]~6_combout\ & ((\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u2|Mult3|mult_core|romout[1][9]~5_combout\ & (!\u2|Mult3|mult_core|romout[0][13]~6_combout\ & !\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult3|mult_core|romout[1][9]~5_combout\ & ((!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u2|Mult3|mult_core|romout[0][13]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[1][9]~5_combout\,
	datab => \u2|Mult3|mult_core|romout[0][13]~6_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X22_Y4_N14
\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \u2|ch4_reg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \u2|ch4_reg\(8),
	datad => VCC,
	cout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X22_Y4_N16
\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u2|ch4_reg\(9) & (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & !\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u2|ch4_reg\(9) & ((!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(9),
	datab => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X22_Y4_N18
\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\u2|Mult3|mult_core|romout[2][6]~15_combout\) # 
-- (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\u2|Mult3|mult_core|romout[2][6]~15_combout\ & 
-- !\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u2|Mult3|mult_core|romout[2][6]~15_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X22_Y4_N20
\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u2|Mult3|mult_core|romout[2][7]~combout\ & 
-- (\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ & VCC)) # (!\u2|Mult3|mult_core|romout[2][7]~combout\ & (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)))) # 
-- (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u2|Mult3|mult_core|romout[2][7]~combout\ & (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u2|Mult3|mult_core|romout[2][7]~combout\ & 
-- ((\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # (GND)))))
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u2|Mult3|mult_core|romout[2][7]~combout\ & 
-- !\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u2|Mult3|mult_core|romout[2][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u2|Mult3|mult_core|romout[2][7]~combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	combout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: FF_X22_Y4_N21
\u2|ch4_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_data_reg\(15));

-- Location: LCCOMB_X22_Y4_N12
\u2|ch4_vol~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_vol~3_combout\ = (!\u1|ad_reset~q\ & \u2|ch4_data_reg\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch4_data_reg\(15),
	combout => \u2|ch4_vol~3_combout\);

-- Location: FF_X18_Y4_N29
\u1|ad_ch4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~10_combout\,
	sload => VCC,
	ena => \u1|ad_ch4[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch4\(14));

-- Location: FF_X18_Y4_N25
\u1|ad_ch4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~12_combout\,
	sload => VCC,
	ena => \u1|ad_ch4[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch4\(12));

-- Location: LCCOMB_X18_Y4_N24
\u2|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add3~24_combout\ = (\u1|ad_ch4\(12) & (!\u2|Add3~23\ & VCC)) # (!\u1|ad_ch4\(12) & (\u2|Add3~23\ $ (GND)))
-- \u2|Add3~25\ = CARRY((!\u1|ad_ch4\(12) & !\u2|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch4\(12),
	datad => VCC,
	cin => \u2|Add3~23\,
	combout => \u2|Add3~24_combout\,
	cout => \u2|Add3~25\);

-- Location: LCCOMB_X18_Y4_N26
\u2|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add3~26_combout\ = (\u1|ad_ch4\(13) & ((\u2|Add3~25\) # (GND))) # (!\u1|ad_ch4\(13) & (!\u2|Add3~25\))
-- \u2|Add3~27\ = CARRY((\u1|ad_ch4\(13)) # (!\u2|Add3~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch4\(13),
	datad => VCC,
	cin => \u2|Add3~25\,
	combout => \u2|Add3~26_combout\,
	cout => \u2|Add3~27\);

-- Location: LCCOMB_X18_Y4_N28
\u2|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add3~28_combout\ = (\u1|ad_ch4\(14) & (!\u2|Add3~27\ & VCC)) # (!\u1|ad_ch4\(14) & (\u2|Add3~27\ $ (GND)))
-- \u2|Add3~29\ = CARRY((!\u1|ad_ch4\(14) & !\u2|Add3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch4\(14),
	datad => VCC,
	cin => \u2|Add3~27\,
	combout => \u2|Add3~28_combout\,
	cout => \u2|Add3~29\);

-- Location: LCCOMB_X19_Y4_N18
\u2|ch4_reg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_reg~8_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch4\(15) & ((\u2|Add3~28_combout\))) # (!\u1|ad_ch4\(15) & (\u1|ad_ch4\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch4\(15),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch4\(14),
	datad => \u2|Add3~28_combout\,
	combout => \u2|ch4_reg~8_combout\);

-- Location: FF_X19_Y4_N19
\u2|ch4_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_reg~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_reg\(14));

-- Location: LCCOMB_X19_Y4_N12
\u2|ch4_reg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_reg~9_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch4\(15) & ((\u2|Add3~24_combout\))) # (!\u1|ad_ch4\(15) & (\u1|ad_ch4\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch4\(15),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch4\(12),
	datad => \u2|Add3~24_combout\,
	combout => \u2|ch4_reg~9_combout\);

-- Location: FF_X19_Y4_N13
\u2|ch4_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_reg~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_reg\(12));

-- Location: LCCOMB_X19_Y3_N24
\u2|Mult3|mult_core|romout[3][6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[3][6]~12_combout\ = \u2|ch4_reg\(14) $ (\u2|ch4_reg\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch4_reg\(14),
	datad => \u2|ch4_reg\(12),
	combout => \u2|Mult3|mult_core|romout[3][6]~12_combout\);

-- Location: FF_X18_Y4_N27
\u1|ad_ch4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~11_combout\,
	sload => VCC,
	ena => \u1|ad_ch4[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch4\(13));

-- Location: LCCOMB_X19_Y4_N14
\u2|ch4_reg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_reg~14_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch4\(15) & ((\u2|Add3~26_combout\))) # (!\u1|ad_ch4\(15) & (\u1|ad_ch4\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch4\(15),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch4\(13),
	datad => \u2|Add3~26_combout\,
	combout => \u2|ch4_reg~14_combout\);

-- Location: FF_X19_Y4_N15
\u2|ch4_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_reg~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_reg\(13));

-- Location: LCCOMB_X21_Y3_N0
\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u2|Mult3|mult_core|romout[2][8]~14_combout\ & (\u2|ch4_reg\(12) $ (VCC))) # (!\u2|Mult3|mult_core|romout[2][8]~14_combout\ & (\u2|ch4_reg\(12) & VCC))
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u2|Mult3|mult_core|romout[2][8]~14_combout\ & \u2|ch4_reg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[2][8]~14_combout\,
	datab => \u2|ch4_reg\(12),
	datad => VCC,
	combout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X21_Y3_N4
\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u2|Mult3|mult_core|romout[2][10]~combout\ $ (\u2|Mult3|mult_core|romout[3][6]~12_combout\ $ (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u2|Mult3|mult_core|romout[2][10]~combout\ & ((\u2|Mult3|mult_core|romout[3][6]~12_combout\) # (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u2|Mult3|mult_core|romout[2][10]~combout\ & (\u2|Mult3|mult_core|romout[3][6]~12_combout\ & !\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[2][10]~combout\,
	datab => \u2|Mult3|mult_core|romout[3][6]~12_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X21_Y5_N28
\u2|Mult3|mult_core|romout[1][13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[1][13]~0_combout\ = (\u2|ch4_reg\(7) & ((\u2|ch4_reg\(5)) # (\u2|ch4_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(5),
	datac => \u2|ch4_reg\(6),
	datad => \u2|ch4_reg\(7),
	combout => \u2|Mult3|mult_core|romout[1][13]~0_combout\);

-- Location: LCCOMB_X21_Y5_N18
\u2|Mult3|mult_core|romout[1][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[1][12]~combout\ = (\u2|ch4_reg\(5) & (\u2|ch4_reg\(6) & ((\u2|ch4_reg\(4)) # (!\u2|ch4_reg\(7))))) # (!\u2|ch4_reg\(5) & ((\u2|ch4_reg\(6) & (\u2|ch4_reg\(4) & !\u2|ch4_reg\(7))) # (!\u2|ch4_reg\(6) & ((\u2|ch4_reg\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(5),
	datab => \u2|ch4_reg\(4),
	datac => \u2|ch4_reg\(6),
	datad => \u2|ch4_reg\(7),
	combout => \u2|Mult3|mult_core|romout[1][12]~combout\);

-- Location: LCCOMB_X21_Y5_N24
\u2|Mult3|mult_core|romout[1][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[1][11]~combout\ = (\u2|ch4_reg\(5) & ((\u2|ch4_reg\(4) & (!\u2|ch4_reg\(6) & !\u2|ch4_reg\(7))) # (!\u2|ch4_reg\(4) & (\u2|ch4_reg\(6) & \u2|ch4_reg\(7))))) # (!\u2|ch4_reg\(5) & (\u2|ch4_reg\(7) $ (((!\u2|ch4_reg\(4) & 
-- \u2|ch4_reg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(5),
	datab => \u2|ch4_reg\(4),
	datac => \u2|ch4_reg\(6),
	datad => \u2|ch4_reg\(7),
	combout => \u2|Mult3|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X21_Y5_N30
\u2|Mult3|mult_core|romout[1][10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[1][10]~4_combout\ = (\u2|ch4_reg\(5) & (\u2|ch4_reg\(4) $ (\u2|ch4_reg\(6) $ (!\u2|ch4_reg\(7))))) # (!\u2|ch4_reg\(5) & ((\u2|ch4_reg\(4) & (!\u2|ch4_reg\(6) & \u2|ch4_reg\(7))) # (!\u2|ch4_reg\(4) & (\u2|ch4_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(5),
	datab => \u2|ch4_reg\(4),
	datac => \u2|ch4_reg\(6),
	datad => \u2|ch4_reg\(7),
	combout => \u2|Mult3|mult_core|romout[1][10]~4_combout\);

-- Location: LCCOMB_X22_Y5_N18
\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u2|Mult3|mult_core|romout[0][17]~1_combout\ & ((\u2|Mult3|mult_core|romout[1][13]~0_combout\ & (\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u2|Mult3|mult_core|romout[1][13]~0_combout\ & (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u2|Mult3|mult_core|romout[0][17]~1_combout\ & ((\u2|Mult3|mult_core|romout[1][13]~0_combout\ & 
-- (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u2|Mult3|mult_core|romout[1][13]~0_combout\ & ((\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u2|Mult3|mult_core|romout[0][17]~1_combout\ & (!\u2|Mult3|mult_core|romout[1][13]~0_combout\ & !\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult3|mult_core|romout[0][17]~1_combout\ & ((!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u2|Mult3|mult_core|romout[1][13]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[0][17]~1_combout\,
	datab => \u2|Mult3|mult_core|romout[1][13]~0_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X22_Y4_N22
\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ 
-- (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\) # 
-- (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- !\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X22_Y4_N24
\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X22_Y4_N26
\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: FF_X22_Y4_N27
\u2|ch4_data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_data_reg\(18));

-- Location: LCCOMB_X16_Y7_N10
\u2|ch4_vol~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_vol~0_combout\ = (!\u1|ad_reset~q\ & \u2|ch4_data_reg\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_reset~q\,
	datac => \u2|ch4_data_reg\(18),
	combout => \u2|ch4_vol~0_combout\);

-- Location: FF_X22_Y4_N25
\u2|ch4_data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_data_reg\(17));

-- Location: LCCOMB_X18_Y8_N28
\u2|ch4_vol~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_vol~1_combout\ = (\u2|ch4_data_reg\(17) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch4_data_reg\(17),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch4_vol~1_combout\);

-- Location: FF_X22_Y4_N23
\u2|ch4_data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_data_reg\(16));

-- Location: LCCOMB_X21_Y4_N24
\u2|ch4_vol~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_vol~2_combout\ = (!\u1|ad_reset~q\ & \u2|ch4_data_reg\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch4_data_reg\(16),
	combout => \u2|ch4_vol~2_combout\);

-- Location: LCCOMB_X14_Y3_N16
\u1|ad_ch3[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch3[7]~0_combout\ = (\u1|ad_reset~q\) # ((!\u1|Equal3~0_combout\ & \u1|state.READ_CH3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal3~0_combout\,
	datac => \u1|ad_reset~q\,
	datad => \u1|state.READ_CH3~q\,
	combout => \u1|ad_ch3[7]~0_combout\);

-- Location: FF_X17_Y9_N17
\u1|ad_ch3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~16_combout\,
	sload => VCC,
	ena => \u1|ad_ch3[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch3\(8));

-- Location: FF_X17_Y9_N15
\u1|ad_ch3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~7_combout\,
	sload => VCC,
	ena => \u1|ad_ch3[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch3\(7));

-- Location: FF_X13_Y8_N27
\u1|ad_ch3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~2_combout\,
	sload => VCC,
	ena => \u1|ad_ch3[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch3\(4));

-- Location: FF_X17_Y9_N5
\u1|ad_ch3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~4_combout\,
	sload => VCC,
	ena => \u1|ad_ch3[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch3\(2));

-- Location: FF_X17_Y9_N3
\u1|ad_ch3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~5_combout\,
	sload => VCC,
	ena => \u1|ad_ch3[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch3\(1));

-- Location: FF_X17_Y9_N1
\u1|ad_ch3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~6_combout\,
	sload => VCC,
	ena => \u1|ad_ch3[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch3\(0));

-- Location: LCCOMB_X17_Y9_N0
\u2|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add2~1_cout\ = CARRY(!\u1|ad_ch3\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch3\(0),
	datad => VCC,
	cout => \u2|Add2~1_cout\);

-- Location: LCCOMB_X17_Y9_N2
\u2|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add2~2_combout\ = (\u1|ad_ch3\(1) & ((\u2|Add2~1_cout\) # (GND))) # (!\u1|ad_ch3\(1) & (!\u2|Add2~1_cout\))
-- \u2|Add2~3\ = CARRY((\u1|ad_ch3\(1)) # (!\u2|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch3\(1),
	datad => VCC,
	cin => \u2|Add2~1_cout\,
	combout => \u2|Add2~2_combout\,
	cout => \u2|Add2~3\);

-- Location: LCCOMB_X17_Y9_N6
\u2|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add2~6_combout\ = (\u1|ad_ch3\(3) & ((\u2|Add2~5\) # (GND))) # (!\u1|ad_ch3\(3) & (!\u2|Add2~5\))
-- \u2|Add2~7\ = CARRY((\u1|ad_ch3\(3)) # (!\u2|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch3\(3),
	datad => VCC,
	cin => \u2|Add2~5\,
	combout => \u2|Add2~6_combout\,
	cout => \u2|Add2~7\);

-- Location: LCCOMB_X17_Y9_N10
\u2|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add2~10_combout\ = (\u1|ad_ch3\(5) & ((\u2|Add2~9\) # (GND))) # (!\u1|ad_ch3\(5) & (!\u2|Add2~9\))
-- \u2|Add2~11\ = CARRY((\u1|ad_ch3\(5)) # (!\u2|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch3\(5),
	datad => VCC,
	cin => \u2|Add2~9\,
	combout => \u2|Add2~10_combout\,
	cout => \u2|Add2~11\);

-- Location: LCCOMB_X17_Y9_N12
\u2|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add2~12_combout\ = (\u1|ad_ch3\(6) & (!\u2|Add2~11\ & VCC)) # (!\u1|ad_ch3\(6) & (\u2|Add2~11\ $ (GND)))
-- \u2|Add2~13\ = CARRY((!\u1|ad_ch3\(6) & !\u2|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch3\(6),
	datad => VCC,
	cin => \u2|Add2~11\,
	combout => \u2|Add2~12_combout\,
	cout => \u2|Add2~13\);

-- Location: LCCOMB_X17_Y9_N16
\u2|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add2~16_combout\ = (\u1|ad_ch3\(8) & (!\u2|Add2~15\ & VCC)) # (!\u1|ad_ch3\(8) & (\u2|Add2~15\ $ (GND)))
-- \u2|Add2~17\ = CARRY((!\u1|ad_ch3\(8) & !\u2|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch3\(8),
	datad => VCC,
	cin => \u2|Add2~15\,
	combout => \u2|Add2~16_combout\,
	cout => \u2|Add2~17\);

-- Location: LCCOMB_X9_Y9_N28
\u2|ch3_reg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_reg~13_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch3\(15) & ((\u2|Add2~16_combout\))) # (!\u1|ad_ch3\(15) & (\u1|ad_ch3\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch3\(15),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch3\(8),
	datad => \u2|Add2~16_combout\,
	combout => \u2|ch3_reg~13_combout\);

-- Location: FF_X9_Y9_N29
\u2|ch3_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_reg~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_reg\(8));

-- Location: FF_X17_Y9_N21
\u1|ad_ch3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~14_combout\,
	sload => VCC,
	ena => \u1|ad_ch3[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch3\(10));

-- Location: FF_X17_Y9_N19
\u1|ad_ch3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~15_combout\,
	sload => VCC,
	ena => \u1|ad_ch3[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch3\(9));

-- Location: LCCOMB_X17_Y9_N18
\u2|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add2~18_combout\ = (\u1|ad_ch3\(9) & ((\u2|Add2~17\) # (GND))) # (!\u1|ad_ch3\(9) & (!\u2|Add2~17\))
-- \u2|Add2~19\ = CARRY((\u1|ad_ch3\(9)) # (!\u2|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch3\(9),
	datad => VCC,
	cin => \u2|Add2~17\,
	combout => \u2|Add2~18_combout\,
	cout => \u2|Add2~19\);

-- Location: LCCOMB_X17_Y9_N20
\u2|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add2~20_combout\ = (\u1|ad_ch3\(10) & (!\u2|Add2~19\ & VCC)) # (!\u1|ad_ch3\(10) & (\u2|Add2~19\ $ (GND)))
-- \u2|Add2~21\ = CARRY((!\u1|ad_ch3\(10) & !\u2|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch3\(10),
	datad => VCC,
	cin => \u2|Add2~19\,
	combout => \u2|Add2~20_combout\,
	cout => \u2|Add2~21\);

-- Location: LCCOMB_X9_Y9_N2
\u2|ch3_reg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_reg~12_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch3\(15) & ((\u2|Add2~20_combout\))) # (!\u1|ad_ch3\(15) & (\u1|ad_ch3\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch3\(15),
	datab => \u1|ad_ch3\(10),
	datac => \u1|ad_reset~q\,
	datad => \u2|Add2~20_combout\,
	combout => \u2|ch3_reg~12_combout\);

-- Location: FF_X9_Y9_N3
\u2|ch3_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_reg~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_reg\(10));

-- Location: FF_X17_Y9_N23
\u1|ad_ch3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~13_combout\,
	sload => VCC,
	ena => \u1|ad_ch3[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch3\(11));

-- Location: LCCOMB_X17_Y9_N22
\u2|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add2~22_combout\ = (\u1|ad_ch3\(11) & ((\u2|Add2~21\) # (GND))) # (!\u1|ad_ch3\(11) & (!\u2|Add2~21\))
-- \u2|Add2~23\ = CARRY((\u1|ad_ch3\(11)) # (!\u2|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch3\(11),
	datad => VCC,
	cin => \u2|Add2~21\,
	combout => \u2|Add2~22_combout\,
	cout => \u2|Add2~23\);

-- Location: LCCOMB_X9_Y9_N24
\u2|ch3_reg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_reg~11_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch3\(15) & ((\u2|Add2~22_combout\))) # (!\u1|ad_ch3\(15) & (\u1|ad_ch3\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch3\(15),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch3\(11),
	datad => \u2|Add2~22_combout\,
	combout => \u2|ch3_reg~11_combout\);

-- Location: FF_X9_Y9_N25
\u2|ch3_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_reg~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_reg\(11));

-- Location: LCCOMB_X9_Y9_N8
\u2|Mult2|mult_core|romout[2][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[2][7]~combout\ = \u2|ch3_reg\(9) $ (\u2|ch3_reg\(11) $ (((\u2|ch3_reg\(8) & \u2|ch3_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(9),
	datab => \u2|ch3_reg\(8),
	datac => \u2|ch3_reg\(10),
	datad => \u2|ch3_reg\(11),
	combout => \u2|Mult2|mult_core|romout[2][7]~combout\);

-- Location: FF_X17_Y9_N13
\u1|ad_ch3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~8_combout\,
	sload => VCC,
	ena => \u1|ad_ch3[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch3\(6));

-- Location: LCCOMB_X9_Y9_N20
\u2|ch3_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_reg~7_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch3\(15) & (\u2|Add2~12_combout\)) # (!\u1|ad_ch3\(15) & ((\u1|ad_ch3\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch3\(15),
	datab => \u2|Add2~12_combout\,
	datac => \u1|ad_reset~q\,
	datad => \u1|ad_ch3\(6),
	combout => \u2|ch3_reg~7_combout\);

-- Location: FF_X9_Y9_N21
\u2|ch3_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_reg~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_reg\(6));

-- Location: LCCOMB_X13_Y8_N0
\u1|ad_ch3[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch3[15]~feeder_combout\ = \u1|ad_ch8~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|ad_ch8~0_combout\,
	combout => \u1|ad_ch3[15]~feeder_combout\);

-- Location: FF_X13_Y8_N1
\u1|ad_ch3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|ad_ch3[15]~feeder_combout\,
	ena => \u1|ad_ch3[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch3\(15));

-- Location: LCCOMB_X10_Y9_N30
\u2|ch3_reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_reg~5_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch3\(15) & (\u2|Add2~14_combout\)) # (!\u1|ad_ch3\(15) & ((\u1|ad_ch3\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add2~14_combout\,
	datab => \u1|ad_ch3\(7),
	datac => \u1|ad_reset~q\,
	datad => \u1|ad_ch3\(15),
	combout => \u2|ch3_reg~5_combout\);

-- Location: FF_X10_Y9_N31
\u2|ch3_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_reg~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_reg\(7));

-- Location: LCCOMB_X10_Y9_N12
\u2|ch3_reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_reg~6_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch3\(15) & ((\u2|Add2~10_combout\))) # (!\u1|ad_ch3\(15) & (\u1|ad_ch3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch3\(5),
	datab => \u1|ad_reset~q\,
	datac => \u2|Add2~10_combout\,
	datad => \u1|ad_ch3\(15),
	combout => \u2|ch3_reg~6_combout\);

-- Location: FF_X10_Y9_N13
\u2|ch3_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_reg~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_reg\(5));

-- Location: LCCOMB_X10_Y9_N4
\u2|Mult2|mult_core|romout[1][10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[1][10]~5_combout\ = (\u2|ch3_reg\(4) & ((\u2|ch3_reg\(6) & (!\u2|ch3_reg\(7) & \u2|ch3_reg\(5))) # (!\u2|ch3_reg\(6) & (\u2|ch3_reg\(7))))) # (!\u2|ch3_reg\(4) & (\u2|ch3_reg\(6) $ (((!\u2|ch3_reg\(7) & \u2|ch3_reg\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(4),
	datab => \u2|ch3_reg\(6),
	datac => \u2|ch3_reg\(7),
	datad => \u2|ch3_reg\(5),
	combout => \u2|Mult2|mult_core|romout[1][10]~5_combout\);

-- Location: LCCOMB_X12_Y9_N0
\u2|ch3_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_reg~4_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch3\(15) & ((\u2|Add2~6_combout\))) # (!\u1|ad_ch3\(15) & (\u1|ad_ch3\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch3\(3),
	datab => \u1|ad_reset~q\,
	datac => \u2|Add2~6_combout\,
	datad => \u1|ad_ch3\(15),
	combout => \u2|ch3_reg~4_combout\);

-- Location: FF_X12_Y9_N1
\u2|ch3_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_reg~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_reg\(3));

-- Location: LCCOMB_X12_Y9_N26
\u2|ch3_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_reg~3_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch3\(15) & (\u2|Add2~4_combout\)) # (!\u1|ad_ch3\(15) & ((\u1|ad_ch3\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add2~4_combout\,
	datab => \u1|ad_ch3\(2),
	datac => \u1|ad_reset~q\,
	datad => \u1|ad_ch3\(15),
	combout => \u2|ch3_reg~3_combout\);

-- Location: FF_X12_Y9_N27
\u2|ch3_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_reg~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_reg\(2));

-- Location: LCCOMB_X12_Y9_N6
\u2|ch3_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_reg~1_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch3\(15) & ((\u2|Add2~2_combout\))) # (!\u1|ad_ch3\(15) & (\u1|ad_ch3\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch3\(1),
	datab => \u2|Add2~2_combout\,
	datac => \u1|ad_reset~q\,
	datad => \u1|ad_ch3\(15),
	combout => \u2|ch3_reg~1_combout\);

-- Location: FF_X12_Y9_N7
\u2|ch3_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_reg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_reg\(1));

-- Location: LCCOMB_X12_Y9_N18
\u2|Mult2|mult_core|romout[0][13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[0][13]~7_combout\ = (\u2|ch3_reg\(3) & ((\u2|ch3_reg\(2)) # (\u2|ch3_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch3_reg\(3),
	datac => \u2|ch3_reg\(2),
	datad => \u2|ch3_reg\(1),
	combout => \u2|Mult2|mult_core|romout[0][13]~7_combout\);

-- Location: LCCOMB_X12_Y9_N8
\u2|ch3_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_reg~2_combout\ = (!\u1|ad_reset~q\ & \u1|ad_ch3\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u1|ad_ch3\(0),
	combout => \u2|ch3_reg~2_combout\);

-- Location: FF_X12_Y9_N9
\u2|ch3_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_reg~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_reg\(0));

-- Location: LCCOMB_X12_Y9_N24
\u2|Mult2|mult_core|romout[0][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[0][12]~combout\ = (\u2|ch3_reg\(2) & ((\u2|ch3_reg\(3) & (\u2|ch3_reg\(0) & \u2|ch3_reg\(1))) # (!\u2|ch3_reg\(3) & ((\u2|ch3_reg\(0)) # (\u2|ch3_reg\(1)))))) # (!\u2|ch3_reg\(2) & (\u2|ch3_reg\(3) & ((!\u2|ch3_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(2),
	datab => \u2|ch3_reg\(3),
	datac => \u2|ch3_reg\(0),
	datad => \u2|ch3_reg\(1),
	combout => \u2|Mult2|mult_core|romout[0][12]~combout\);

-- Location: LCCOMB_X10_Y9_N8
\u2|ch3_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_reg~0_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch3\(15) & (\u2|Add2~8_combout\)) # (!\u1|ad_ch3\(15) & ((\u1|ad_ch3\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add2~8_combout\,
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch3\(4),
	datad => \u1|ad_ch3\(15),
	combout => \u2|ch3_reg~0_combout\);

-- Location: FF_X10_Y9_N9
\u2|ch3_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_reg\(4));

-- Location: LCCOMB_X10_Y9_N6
\u2|Mult2|mult_core|romout[1][7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[1][7]~9_combout\ = \u2|ch3_reg\(5) $ (\u2|ch3_reg\(7) $ (((\u2|ch3_reg\(4) & \u2|ch3_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(5),
	datab => \u2|ch3_reg\(4),
	datac => \u2|ch3_reg\(7),
	datad => \u2|ch3_reg\(6),
	combout => \u2|Mult2|mult_core|romout[1][7]~9_combout\);

-- Location: LCCOMB_X12_Y9_N16
\u2|Mult2|mult_core|romout[0][10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[0][10]~11_combout\ = (\u2|ch3_reg\(2) & (\u2|ch3_reg\(0) $ (((\u2|ch3_reg\(3)) # (!\u2|ch3_reg\(1)))))) # (!\u2|ch3_reg\(2) & ((\u2|ch3_reg\(3) & (\u2|ch3_reg\(0))) # (!\u2|ch3_reg\(3) & (!\u2|ch3_reg\(0) & \u2|ch3_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(2),
	datab => \u2|ch3_reg\(3),
	datac => \u2|ch3_reg\(0),
	datad => \u2|ch3_reg\(1),
	combout => \u2|Mult2|mult_core|romout[0][10]~11_combout\);

-- Location: LCCOMB_X12_Y9_N22
\u2|Mult2|mult_core|romout[0][9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[0][9]~12_combout\ = (\u2|ch3_reg\(3) & ((\u2|ch3_reg\(2) & ((!\u2|ch3_reg\(1)) # (!\u2|ch3_reg\(0)))) # (!\u2|ch3_reg\(2) & (!\u2|ch3_reg\(0) & !\u2|ch3_reg\(1))))) # (!\u2|ch3_reg\(3) & (\u2|ch3_reg\(1) $ (((!\u2|ch3_reg\(2) & 
-- \u2|ch3_reg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(2),
	datab => \u2|ch3_reg\(3),
	datac => \u2|ch3_reg\(0),
	datad => \u2|ch3_reg\(1),
	combout => \u2|Mult2|mult_core|romout[0][9]~12_combout\);

-- Location: LCCOMB_X12_Y9_N28
\u2|Mult2|mult_core|romout[0][8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[0][8]~13_combout\ = (\u2|ch3_reg\(2) & ((\u2|ch3_reg\(3) & ((\u2|ch3_reg\(0)) # (!\u2|ch3_reg\(1)))) # (!\u2|ch3_reg\(3) & ((\u2|ch3_reg\(1)) # (!\u2|ch3_reg\(0)))))) # (!\u2|ch3_reg\(2) & (\u2|ch3_reg\(0) $ (((\u2|ch3_reg\(3) & 
-- \u2|ch3_reg\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(2),
	datab => \u2|ch3_reg\(3),
	datac => \u2|ch3_reg\(0),
	datad => \u2|ch3_reg\(1),
	combout => \u2|Mult2|mult_core|romout[0][8]~13_combout\);

-- Location: LCCOMB_X11_Y9_N0
\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u2|ch3_reg\(4) & \u2|Mult2|mult_core|romout[0][8]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(4),
	datab => \u2|Mult2|mult_core|romout[0][8]~13_combout\,
	datad => VCC,
	cout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X11_Y9_N2
\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u2|ch3_reg\(5) & (!\u2|Mult2|mult_core|romout[0][9]~12_combout\ & !\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\u2|ch3_reg\(5) & 
-- ((!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u2|Mult2|mult_core|romout[0][9]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(5),
	datab => \u2|Mult2|mult_core|romout[0][9]~12_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X11_Y9_N4
\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u2|Mult2|mult_core|romout[1][6]~10_combout\ & ((\u2|Mult2|mult_core|romout[0][10]~11_combout\) # (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u2|Mult2|mult_core|romout[1][6]~10_combout\ & (\u2|Mult2|mult_core|romout[0][10]~11_combout\ & !\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|romout[1][6]~10_combout\,
	datab => \u2|Mult2|mult_core|romout[0][10]~11_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X11_Y9_N6
\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u2|Mult2|mult_core|romout[0][11]~combout\ & (!\u2|Mult2|mult_core|romout[1][7]~9_combout\ & !\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u2|Mult2|mult_core|romout[0][11]~combout\ & ((!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u2|Mult2|mult_core|romout[1][7]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|romout[0][11]~combout\,
	datab => \u2|Mult2|mult_core|romout[1][7]~9_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X11_Y9_N10
\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u2|Mult2|mult_core|romout[1][9]~6_combout\ & ((\u2|Mult2|mult_core|romout[0][13]~7_combout\ & (\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u2|Mult2|mult_core|romout[0][13]~7_combout\ & (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u2|Mult2|mult_core|romout[1][9]~6_combout\ & ((\u2|Mult2|mult_core|romout[0][13]~7_combout\ & 
-- (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u2|Mult2|mult_core|romout[0][13]~7_combout\ & ((\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u2|Mult2|mult_core|romout[1][9]~6_combout\ & (!\u2|Mult2|mult_core|romout[0][13]~7_combout\ & !\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult2|mult_core|romout[1][9]~6_combout\ & ((!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u2|Mult2|mult_core|romout[0][13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|romout[1][9]~6_combout\,
	datab => \u2|Mult2|mult_core|romout[0][13]~7_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X11_Y9_N12
\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u2|ch3_reg\(0) $ (\u2|Mult2|mult_core|romout[1][10]~5_combout\ $ (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u2|ch3_reg\(0) & ((\u2|Mult2|mult_core|romout[1][10]~5_combout\) # (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # (!\u2|ch3_reg\(0) & 
-- (\u2|Mult2|mult_core|romout[1][10]~5_combout\ & !\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(0),
	datab => \u2|Mult2|mult_core|romout[1][10]~5_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X8_Y9_N14
\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \u2|ch3_reg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \u2|ch3_reg\(8),
	datad => VCC,
	cout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X8_Y9_N16
\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u2|ch3_reg\(9) & (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & !\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u2|ch3_reg\(9) & ((!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(9),
	datab => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X8_Y9_N18
\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u2|Mult2|mult_core|romout[2][6]~15_combout\ & ((\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u2|Mult2|mult_core|romout[2][6]~15_combout\ & (\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|romout[2][6]~15_combout\,
	datab => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X8_Y9_N20
\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u2|Mult2|mult_core|romout[2][7]~combout\ & 
-- (\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ & VCC)) # (!\u2|Mult2|mult_core|romout[2][7]~combout\ & (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)))) # 
-- (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u2|Mult2|mult_core|romout[2][7]~combout\ & (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u2|Mult2|mult_core|romout[2][7]~combout\ & 
-- ((\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # (GND)))))
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u2|Mult2|mult_core|romout[2][7]~combout\ & 
-- !\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u2|Mult2|mult_core|romout[2][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u2|Mult2|mult_core|romout[2][7]~combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	combout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: FF_X8_Y9_N21
\u2|ch3_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_data_reg\(15));

-- Location: LCCOMB_X9_Y9_N10
\u2|ch3_vol~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_vol~3_combout\ = (!\u1|ad_reset~q\ & \u2|ch3_data_reg\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch3_data_reg\(15),
	combout => \u2|ch3_vol~3_combout\);

-- Location: FF_X17_Y9_N29
\u1|ad_ch3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~10_combout\,
	sload => VCC,
	ena => \u1|ad_ch3[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch3\(14));

-- Location: FF_X17_Y9_N25
\u1|ad_ch3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~12_combout\,
	sload => VCC,
	ena => \u1|ad_ch3[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch3\(12));

-- Location: LCCOMB_X17_Y9_N24
\u2|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add2~24_combout\ = (\u1|ad_ch3\(12) & (!\u2|Add2~23\ & VCC)) # (!\u1|ad_ch3\(12) & (\u2|Add2~23\ $ (GND)))
-- \u2|Add2~25\ = CARRY((!\u1|ad_ch3\(12) & !\u2|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch3\(12),
	datad => VCC,
	cin => \u2|Add2~23\,
	combout => \u2|Add2~24_combout\,
	cout => \u2|Add2~25\);

-- Location: LCCOMB_X17_Y9_N26
\u2|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add2~26_combout\ = (\u1|ad_ch3\(13) & ((\u2|Add2~25\) # (GND))) # (!\u1|ad_ch3\(13) & (!\u2|Add2~25\))
-- \u2|Add2~27\ = CARRY((\u1|ad_ch3\(13)) # (!\u2|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch3\(13),
	datad => VCC,
	cin => \u2|Add2~25\,
	combout => \u2|Add2~26_combout\,
	cout => \u2|Add2~27\);

-- Location: LCCOMB_X17_Y9_N28
\u2|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add2~28_combout\ = (\u1|ad_ch3\(14) & (!\u2|Add2~27\ & VCC)) # (!\u1|ad_ch3\(14) & (\u2|Add2~27\ $ (GND)))
-- \u2|Add2~29\ = CARRY((!\u1|ad_ch3\(14) & !\u2|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch3\(14),
	datad => VCC,
	cin => \u2|Add2~27\,
	combout => \u2|Add2~28_combout\,
	cout => \u2|Add2~29\);

-- Location: LCCOMB_X9_Y9_N12
\u2|ch3_reg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_reg~9_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch3\(15) & ((\u2|Add2~28_combout\))) # (!\u1|ad_ch3\(15) & (\u1|ad_ch3\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch3\(14),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch3\(15),
	datad => \u2|Add2~28_combout\,
	combout => \u2|ch3_reg~9_combout\);

-- Location: FF_X9_Y9_N13
\u2|ch3_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_reg~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_reg\(14));

-- Location: LCCOMB_X9_Y9_N18
\u2|ch3_reg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_reg~8_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch3\(15) & ((\u2|Add2~24_combout\))) # (!\u1|ad_ch3\(15) & (\u1|ad_ch3\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch3\(15),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch3\(12),
	datad => \u2|Add2~24_combout\,
	combout => \u2|ch3_reg~8_combout\);

-- Location: FF_X9_Y9_N19
\u2|ch3_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_reg~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_reg\(12));

-- Location: LCCOMB_X6_Y9_N4
\u2|Mult2|mult_core|romout[3][6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[3][6]~14_combout\ = \u2|ch3_reg\(14) $ (\u2|ch3_reg\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch3_reg\(14),
	datad => \u2|ch3_reg\(12),
	combout => \u2|Mult2|mult_core|romout[3][6]~14_combout\);

-- Location: FF_X17_Y9_N27
\u1|ad_ch3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~11_combout\,
	sload => VCC,
	ena => \u1|ad_ch3[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch3\(13));

-- Location: LCCOMB_X9_Y9_N14
\u2|ch3_reg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_reg~14_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch3\(15) & (\u2|Add2~26_combout\)) # (!\u1|ad_ch3\(15) & ((\u1|ad_ch3\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch3\(15),
	datab => \u2|Add2~26_combout\,
	datac => \u1|ad_reset~q\,
	datad => \u1|ad_ch3\(13),
	combout => \u2|ch3_reg~14_combout\);

-- Location: FF_X9_Y9_N15
\u2|ch3_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_reg~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_reg\(13));

-- Location: LCCOMB_X9_Y9_N22
\u2|ch3_reg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_reg~10_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch3\(15) & ((\u2|Add2~18_combout\))) # (!\u1|ad_ch3\(15) & (\u1|ad_ch3\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch3\(15),
	datab => \u1|ad_ch3\(9),
	datac => \u1|ad_reset~q\,
	datad => \u2|Add2~18_combout\,
	combout => \u2|ch3_reg~10_combout\);

-- Location: FF_X9_Y9_N23
\u2|ch3_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_reg~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_reg\(9));

-- Location: LCCOMB_X6_Y9_N30
\u2|Mult2|mult_core|romout[2][8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[2][8]~combout\ = (\u2|ch3_reg\(8) & ((\u2|ch3_reg\(10) & ((\u2|ch3_reg\(9)) # (\u2|ch3_reg\(11)))) # (!\u2|ch3_reg\(10) & ((!\u2|ch3_reg\(11)) # (!\u2|ch3_reg\(9)))))) # (!\u2|ch3_reg\(8) & (\u2|ch3_reg\(10) $ (((\u2|ch3_reg\(9) 
-- & \u2|ch3_reg\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(8),
	datab => \u2|ch3_reg\(10),
	datac => \u2|ch3_reg\(9),
	datad => \u2|ch3_reg\(11),
	combout => \u2|Mult2|mult_core|romout[2][8]~combout\);

-- Location: LCCOMB_X7_Y9_N4
\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u2|Mult2|mult_core|romout[2][10]~combout\ $ (\u2|Mult2|mult_core|romout[3][6]~14_combout\ $ (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u2|Mult2|mult_core|romout[2][10]~combout\ & ((\u2|Mult2|mult_core|romout[3][6]~14_combout\) # (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u2|Mult2|mult_core|romout[2][10]~combout\ & (\u2|Mult2|mult_core|romout[3][6]~14_combout\ & !\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|romout[2][10]~combout\,
	datab => \u2|Mult2|mult_core|romout[3][6]~14_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X12_Y9_N12
\u2|Mult2|mult_core|romout[0][17]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[0][17]~1_combout\ = \u2|ch3_reg\(3) $ (((\u2|ch3_reg\(2) & ((!\u2|ch3_reg\(1)))) # (!\u2|ch3_reg\(2) & (\u2|ch3_reg\(0) & \u2|ch3_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(2),
	datab => \u2|ch3_reg\(3),
	datac => \u2|ch3_reg\(0),
	datad => \u2|ch3_reg\(1),
	combout => \u2|Mult2|mult_core|romout[0][17]~1_combout\);

-- Location: LCCOMB_X10_Y9_N28
\u2|Mult2|mult_core|romout[1][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[1][12]~combout\ = (\u2|ch3_reg\(5) & (\u2|ch3_reg\(6) & ((\u2|ch3_reg\(4)) # (!\u2|ch3_reg\(7))))) # (!\u2|ch3_reg\(5) & ((\u2|ch3_reg\(7) & ((!\u2|ch3_reg\(6)))) # (!\u2|ch3_reg\(7) & (\u2|ch3_reg\(4) & \u2|ch3_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(5),
	datab => \u2|ch3_reg\(4),
	datac => \u2|ch3_reg\(7),
	datad => \u2|ch3_reg\(6),
	combout => \u2|Mult2|mult_core|romout[1][12]~combout\);

-- Location: LCCOMB_X10_Y9_N18
\u2|Mult2|mult_core|romout[1][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[1][11]~3_combout\ = (\u2|ch3_reg\(5) & ((\u2|ch3_reg\(4) & (!\u2|ch3_reg\(7) & !\u2|ch3_reg\(6))) # (!\u2|ch3_reg\(4) & (\u2|ch3_reg\(7) & \u2|ch3_reg\(6))))) # (!\u2|ch3_reg\(5) & (\u2|ch3_reg\(7) $ (((!\u2|ch3_reg\(4) & 
-- \u2|ch3_reg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(5),
	datab => \u2|ch3_reg\(4),
	datac => \u2|ch3_reg\(7),
	datad => \u2|ch3_reg\(6),
	combout => \u2|Mult2|mult_core|romout[1][11]~3_combout\);

-- Location: LCCOMB_X11_Y9_N16
\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u2|Mult2|mult_core|romout[0][16]~2_combout\ $ (\u2|Mult2|mult_core|romout[1][12]~combout\ $ (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u2|Mult2|mult_core|romout[0][16]~2_combout\ & ((\u2|Mult2|mult_core|romout[1][12]~combout\) # (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u2|Mult2|mult_core|romout[0][16]~2_combout\ & (\u2|Mult2|mult_core|romout[1][12]~combout\ & !\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|romout[0][16]~2_combout\,
	datab => \u2|Mult2|mult_core|romout[1][12]~combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X11_Y9_N18
\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u2|Mult2|mult_core|romout[1][13]~0_combout\ & ((\u2|Mult2|mult_core|romout[0][17]~1_combout\ & (\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u2|Mult2|mult_core|romout[0][17]~1_combout\ & (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u2|Mult2|mult_core|romout[1][13]~0_combout\ & ((\u2|Mult2|mult_core|romout[0][17]~1_combout\ & 
-- (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u2|Mult2|mult_core|romout[0][17]~1_combout\ & ((\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u2|Mult2|mult_core|romout[1][13]~0_combout\ & (!\u2|Mult2|mult_core|romout[0][17]~1_combout\ & !\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult2|mult_core|romout[1][13]~0_combout\ & ((!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u2|Mult2|mult_core|romout[0][17]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|romout[1][13]~0_combout\,
	datab => \u2|Mult2|mult_core|romout[0][17]~1_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X8_Y9_N22
\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X8_Y9_N24
\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X8_Y9_N26
\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: FF_X8_Y9_N27
\u2|ch3_data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_data_reg\(18));

-- Location: LCCOMB_X9_Y9_N0
\u2|ch3_vol~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_vol~0_combout\ = (!\u1|ad_reset~q\ & \u2|ch3_data_reg\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_reset~q\,
	datac => \u2|ch3_data_reg\(18),
	combout => \u2|ch3_vol~0_combout\);

-- Location: FF_X8_Y9_N25
\u2|ch3_data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_data_reg\(17));

-- Location: LCCOMB_X8_Y9_N4
\u2|ch3_vol~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_vol~1_combout\ = (!\u1|ad_reset~q\ & \u2|ch3_data_reg\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch3_data_reg\(17),
	combout => \u2|ch3_vol~1_combout\);

-- Location: FF_X8_Y9_N23
\u2|ch3_data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_data_reg\(16));

-- Location: LCCOMB_X11_Y11_N28
\u2|ch3_vol~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_vol~2_combout\ = (!\u1|ad_reset~q\ & \u2|ch3_data_reg\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch3_data_reg\(16),
	combout => \u2|ch3_vol~2_combout\);

-- Location: LCCOMB_X14_Y3_N6
\u1|ad_ch2[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch2[15]~0_combout\ = (\u1|ad_reset~q\) # ((!\u1|Equal3~0_combout\ & \u1|state.READ_CH2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal3~0_combout\,
	datac => \u1|ad_reset~q\,
	datad => \u1|state.READ_CH2~q\,
	combout => \u1|ad_ch2[15]~0_combout\);

-- Location: FF_X17_Y5_N17
\u1|ad_ch2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~16_combout\,
	sload => VCC,
	ena => \u1|ad_ch2[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch2\(8));

-- Location: FF_X17_Y5_N15
\u1|ad_ch2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~7_combout\,
	sload => VCC,
	ena => \u1|ad_ch2[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch2\(7));

-- Location: FF_X17_Y5_N9
\u1|ad_ch2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~2_combout\,
	sload => VCC,
	ena => \u1|ad_ch2[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch2\(4));

-- Location: FF_X17_Y5_N5
\u1|ad_ch2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~4_combout\,
	sload => VCC,
	ena => \u1|ad_ch2[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch2\(2));

-- Location: FF_X17_Y5_N3
\u1|ad_ch2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~5_combout\,
	sload => VCC,
	ena => \u1|ad_ch2[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch2\(1));

-- Location: FF_X17_Y5_N1
\u1|ad_ch2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~6_combout\,
	sload => VCC,
	ena => \u1|ad_ch2[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch2\(0));

-- Location: LCCOMB_X17_Y5_N0
\u2|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add1~1_cout\ = CARRY(!\u1|ad_ch2\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch2\(0),
	datad => VCC,
	cout => \u2|Add1~1_cout\);

-- Location: LCCOMB_X17_Y5_N2
\u2|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add1~2_combout\ = (\u1|ad_ch2\(1) & ((\u2|Add1~1_cout\) # (GND))) # (!\u1|ad_ch2\(1) & (!\u2|Add1~1_cout\))
-- \u2|Add1~3\ = CARRY((\u1|ad_ch2\(1)) # (!\u2|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch2\(1),
	datad => VCC,
	cin => \u2|Add1~1_cout\,
	combout => \u2|Add1~2_combout\,
	cout => \u2|Add1~3\);

-- Location: LCCOMB_X17_Y5_N4
\u2|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add1~4_combout\ = (\u1|ad_ch2\(2) & (!\u2|Add1~3\ & VCC)) # (!\u1|ad_ch2\(2) & (\u2|Add1~3\ $ (GND)))
-- \u2|Add1~5\ = CARRY((!\u1|ad_ch2\(2) & !\u2|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch2\(2),
	datad => VCC,
	cin => \u2|Add1~3\,
	combout => \u2|Add1~4_combout\,
	cout => \u2|Add1~5\);

-- Location: LCCOMB_X17_Y5_N8
\u2|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add1~8_combout\ = (\u1|ad_ch2\(4) & (!\u2|Add1~7\ & VCC)) # (!\u1|ad_ch2\(4) & (\u2|Add1~7\ $ (GND)))
-- \u2|Add1~9\ = CARRY((!\u1|ad_ch2\(4) & !\u2|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch2\(4),
	datad => VCC,
	cin => \u2|Add1~7\,
	combout => \u2|Add1~8_combout\,
	cout => \u2|Add1~9\);

-- Location: LCCOMB_X17_Y5_N10
\u2|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add1~10_combout\ = (\u1|ad_ch2\(5) & ((\u2|Add1~9\) # (GND))) # (!\u1|ad_ch2\(5) & (!\u2|Add1~9\))
-- \u2|Add1~11\ = CARRY((\u1|ad_ch2\(5)) # (!\u2|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch2\(5),
	datad => VCC,
	cin => \u2|Add1~9\,
	combout => \u2|Add1~10_combout\,
	cout => \u2|Add1~11\);

-- Location: LCCOMB_X17_Y5_N12
\u2|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add1~12_combout\ = (\u1|ad_ch2\(6) & (!\u2|Add1~11\ & VCC)) # (!\u1|ad_ch2\(6) & (\u2|Add1~11\ $ (GND)))
-- \u2|Add1~13\ = CARRY((!\u1|ad_ch2\(6) & !\u2|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch2\(6),
	datad => VCC,
	cin => \u2|Add1~11\,
	combout => \u2|Add1~12_combout\,
	cout => \u2|Add1~13\);

-- Location: LCCOMB_X17_Y5_N14
\u2|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add1~14_combout\ = (\u1|ad_ch2\(7) & ((\u2|Add1~13\) # (GND))) # (!\u1|ad_ch2\(7) & (!\u2|Add1~13\))
-- \u2|Add1~15\ = CARRY((\u1|ad_ch2\(7)) # (!\u2|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch2\(7),
	datad => VCC,
	cin => \u2|Add1~13\,
	combout => \u2|Add1~14_combout\,
	cout => \u2|Add1~15\);

-- Location: LCCOMB_X17_Y5_N16
\u2|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add1~16_combout\ = (\u1|ad_ch2\(8) & (!\u2|Add1~15\ & VCC)) # (!\u1|ad_ch2\(8) & (\u2|Add1~15\ $ (GND)))
-- \u2|Add1~17\ = CARRY((!\u1|ad_ch2\(8) & !\u2|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch2\(8),
	datad => VCC,
	cin => \u2|Add1~15\,
	combout => \u2|Add1~16_combout\,
	cout => \u2|Add1~17\);

-- Location: LCCOMB_X16_Y2_N8
\u2|ch2_reg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_reg~13_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch2\(15) & ((\u2|Add1~16_combout\))) # (!\u1|ad_ch2\(15) & (\u1|ad_ch2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch2\(15),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch2\(8),
	datad => \u2|Add1~16_combout\,
	combout => \u2|ch2_reg~13_combout\);

-- Location: FF_X16_Y2_N9
\u2|ch2_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_reg~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_reg\(8));

-- Location: FF_X17_Y5_N21
\u1|ad_ch2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~14_combout\,
	sload => VCC,
	ena => \u1|ad_ch2[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch2\(10));

-- Location: FF_X17_Y5_N19
\u1|ad_ch2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~15_combout\,
	sload => VCC,
	ena => \u1|ad_ch2[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch2\(9));

-- Location: LCCOMB_X17_Y5_N20
\u2|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add1~20_combout\ = (\u1|ad_ch2\(10) & (!\u2|Add1~19\ & VCC)) # (!\u1|ad_ch2\(10) & (\u2|Add1~19\ $ (GND)))
-- \u2|Add1~21\ = CARRY((!\u1|ad_ch2\(10) & !\u2|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch2\(10),
	datad => VCC,
	cin => \u2|Add1~19\,
	combout => \u2|Add1~20_combout\,
	cout => \u2|Add1~21\);

-- Location: LCCOMB_X17_Y5_N22
\u2|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add1~22_combout\ = (\u1|ad_ch2\(11) & ((\u2|Add1~21\) # (GND))) # (!\u1|ad_ch2\(11) & (!\u2|Add1~21\))
-- \u2|Add1~23\ = CARRY((\u1|ad_ch2\(11)) # (!\u2|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch2\(11),
	datad => VCC,
	cin => \u2|Add1~21\,
	combout => \u2|Add1~22_combout\,
	cout => \u2|Add1~23\);

-- Location: FF_X17_Y5_N31
\u1|ad_ch2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~0_combout\,
	sload => VCC,
	ena => \u1|ad_ch2[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch2\(15));

-- Location: LCCOMB_X16_Y2_N30
\u2|ch2_reg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_reg~11_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch2\(15) & ((\u2|Add1~22_combout\))) # (!\u1|ad_ch2\(15) & (\u1|ad_ch2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch2\(11),
	datab => \u2|Add1~22_combout\,
	datac => \u1|ad_ch2\(15),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch2_reg~11_combout\);

-- Location: FF_X16_Y2_N31
\u2|ch2_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_reg~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_reg\(11));

-- Location: LCCOMB_X16_Y2_N24
\u2|ch2_reg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_reg~10_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch2\(15) & (\u2|Add1~18_combout\)) # (!\u1|ad_ch2\(15) & ((\u1|ad_ch2\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add1~18_combout\,
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch2\(15),
	datad => \u1|ad_ch2\(9),
	combout => \u2|ch2_reg~10_combout\);

-- Location: FF_X16_Y2_N25
\u2|ch2_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_reg~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_reg\(9));

-- Location: LCCOMB_X16_Y2_N0
\u2|Mult1|mult_core|romout[2][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[2][7]~combout\ = \u2|ch2_reg\(11) $ (\u2|ch2_reg\(9) $ (((\u2|ch2_reg\(10) & \u2|ch2_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(10),
	datab => \u2|ch2_reg\(8),
	datac => \u2|ch2_reg\(11),
	datad => \u2|ch2_reg\(9),
	combout => \u2|Mult1|mult_core|romout[2][7]~combout\);

-- Location: LCCOMB_X16_Y3_N28
\u2|Mult1|mult_core|romout[2][6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[2][6]~10_combout\ = \u2|ch2_reg\(10) $ (\u2|ch2_reg\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(10),
	datac => \u2|ch2_reg\(8),
	combout => \u2|Mult1|mult_core|romout[2][6]~10_combout\);

-- Location: LCCOMB_X17_Y4_N28
\u2|ch2_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_reg~7_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch2\(15) & ((\u2|Add1~12_combout\))) # (!\u1|ad_ch2\(15) & (\u1|ad_ch2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch2\(6),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch2\(15),
	datad => \u2|Add1~12_combout\,
	combout => \u2|ch2_reg~7_combout\);

-- Location: FF_X17_Y4_N29
\u2|ch2_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_reg~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_reg\(6));

-- Location: LCCOMB_X17_Y4_N8
\u2|ch2_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_reg~0_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch2\(15) & ((\u2|Add1~8_combout\))) # (!\u1|ad_ch2\(15) & (\u1|ad_ch2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch2\(15),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch2\(4),
	datad => \u2|Add1~8_combout\,
	combout => \u2|ch2_reg~0_combout\);

-- Location: FF_X17_Y4_N9
\u2|ch2_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_reg\(4));

-- Location: LCCOMB_X18_Y5_N20
\u2|ch2_reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_reg~5_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch2\(15) & (\u2|Add1~14_combout\)) # (!\u1|ad_ch2\(15) & ((\u1|ad_ch2\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch2\(15),
	datac => \u2|Add1~14_combout\,
	datad => \u1|ad_ch2\(7),
	combout => \u2|ch2_reg~5_combout\);

-- Location: FF_X18_Y5_N21
\u2|ch2_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_reg~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_reg\(7));

-- Location: LCCOMB_X17_Y4_N18
\u2|Mult1|mult_core|romout[1][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[1][9]~4_combout\ = (\u2|ch2_reg\(5) & ((\u2|ch2_reg\(6) & ((!\u2|ch2_reg\(7)) # (!\u2|ch2_reg\(4)))) # (!\u2|ch2_reg\(6) & (!\u2|ch2_reg\(4) & !\u2|ch2_reg\(7))))) # (!\u2|ch2_reg\(5) & (\u2|ch2_reg\(7) $ (((!\u2|ch2_reg\(6) & 
-- \u2|ch2_reg\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(5),
	datab => \u2|ch2_reg\(6),
	datac => \u2|ch2_reg\(4),
	datad => \u2|ch2_reg\(7),
	combout => \u2|Mult1|mult_core|romout[1][9]~4_combout\);

-- Location: LCCOMB_X16_Y5_N16
\u2|ch2_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_reg~1_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch2\(15) & ((\u2|Add1~2_combout\))) # (!\u1|ad_ch2\(15) & (\u1|ad_ch2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch2\(1),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch2\(15),
	datad => \u2|Add1~2_combout\,
	combout => \u2|ch2_reg~1_combout\);

-- Location: FF_X16_Y5_N17
\u2|ch2_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_reg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_reg\(1));

-- Location: LCCOMB_X16_Y5_N20
\u2|ch2_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_reg~3_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch2\(15) & ((\u2|Add1~4_combout\))) # (!\u1|ad_ch2\(15) & (\u1|ad_ch2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch2\(15),
	datab => \u1|ad_ch2\(2),
	datac => \u1|ad_reset~q\,
	datad => \u2|Add1~4_combout\,
	combout => \u2|ch2_reg~3_combout\);

-- Location: FF_X16_Y5_N21
\u2|ch2_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_reg~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_reg\(2));

-- Location: LCCOMB_X16_Y5_N2
\u2|ch2_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_reg~2_combout\ = (!\u1|ad_reset~q\ & \u1|ad_ch2\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch2\(0),
	combout => \u2|ch2_reg~2_combout\);

-- Location: FF_X16_Y5_N3
\u2|ch2_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_reg~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_reg\(0));

-- Location: LCCOMB_X16_Y5_N26
\u2|Mult1|mult_core|romout[0][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[0][12]~combout\ = (\u2|ch2_reg\(3) & ((\u2|ch2_reg\(1) & (\u2|ch2_reg\(2) & \u2|ch2_reg\(0))) # (!\u2|ch2_reg\(1) & (!\u2|ch2_reg\(2))))) # (!\u2|ch2_reg\(3) & (\u2|ch2_reg\(2) & ((\u2|ch2_reg\(1)) # (\u2|ch2_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(3),
	datab => \u2|ch2_reg\(1),
	datac => \u2|ch2_reg\(2),
	datad => \u2|ch2_reg\(0),
	combout => \u2|Mult1|mult_core|romout[0][12]~combout\);

-- Location: LCCOMB_X16_Y5_N12
\u2|Mult1|mult_core|romout[0][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[0][11]~combout\ = (\u2|ch2_reg\(3) & (\u2|ch2_reg\(1) $ (((\u2|ch2_reg\(0)) # (!\u2|ch2_reg\(2)))))) # (!\u2|ch2_reg\(3) & ((\u2|ch2_reg\(1) & (!\u2|ch2_reg\(2) & \u2|ch2_reg\(0))) # (!\u2|ch2_reg\(1) & (\u2|ch2_reg\(2) & 
-- !\u2|ch2_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(3),
	datab => \u2|ch2_reg\(1),
	datac => \u2|ch2_reg\(2),
	datad => \u2|ch2_reg\(0),
	combout => \u2|Mult1|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X16_Y5_N22
\u2|Mult1|mult_core|romout[0][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[0][10]~combout\ = (\u2|ch2_reg\(3) & ((\u2|ch2_reg\(2) $ (\u2|ch2_reg\(0))))) # (!\u2|ch2_reg\(3) & ((\u2|ch2_reg\(1) & (\u2|ch2_reg\(2) $ (!\u2|ch2_reg\(0)))) # (!\u2|ch2_reg\(1) & (\u2|ch2_reg\(2) & !\u2|ch2_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(3),
	datab => \u2|ch2_reg\(1),
	datac => \u2|ch2_reg\(2),
	datad => \u2|ch2_reg\(0),
	combout => \u2|Mult1|mult_core|romout[0][10]~combout\);

-- Location: FF_X17_Y5_N11
\u1|ad_ch2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~9_combout\,
	sload => VCC,
	ena => \u1|ad_ch2[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch2\(5));

-- Location: LCCOMB_X17_Y4_N10
\u2|ch2_reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_reg~6_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch2\(15) & (\u2|Add1~10_combout\)) # (!\u1|ad_ch2\(15) & ((\u1|ad_ch2\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch2\(15),
	datab => \u1|ad_reset~q\,
	datac => \u2|Add1~10_combout\,
	datad => \u1|ad_ch2\(5),
	combout => \u2|ch2_reg~6_combout\);

-- Location: FF_X17_Y4_N11
\u2|ch2_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_reg~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_reg\(5));

-- Location: LCCOMB_X16_Y4_N0
\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u2|Mult1|mult_core|romout[0][8]~combout\ & \u2|ch2_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|romout[0][8]~combout\,
	datab => \u2|ch2_reg\(4),
	datad => VCC,
	cout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X16_Y4_N2
\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u2|Mult1|mult_core|romout[0][9]~combout\ & (!\u2|ch2_reg\(5) & !\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\u2|Mult1|mult_core|romout[0][9]~combout\ & 
-- ((!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u2|ch2_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|romout[0][9]~combout\,
	datab => \u2|ch2_reg\(5),
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X16_Y4_N4
\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u2|Mult1|mult_core|romout[1][6]~8_combout\ & ((\u2|Mult1|mult_core|romout[0][10]~combout\) # (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u2|Mult1|mult_core|romout[1][6]~8_combout\ & (\u2|Mult1|mult_core|romout[0][10]~combout\ & !\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|romout[1][6]~8_combout\,
	datab => \u2|Mult1|mult_core|romout[0][10]~combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X16_Y4_N6
\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u2|Mult1|mult_core|romout[1][7]~7_combout\ & (!\u2|Mult1|mult_core|romout[0][11]~combout\ & !\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u2|Mult1|mult_core|romout[1][7]~7_combout\ & ((!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u2|Mult1|mult_core|romout[0][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|romout[1][7]~7_combout\,
	datab => \u2|Mult1|mult_core|romout[0][11]~combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X16_Y4_N8
\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u2|Mult1|mult_core|romout[1][8]~6_combout\ $ (\u2|Mult1|mult_core|romout[0][12]~combout\ $ (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u2|Mult1|mult_core|romout[1][8]~6_combout\ & ((\u2|Mult1|mult_core|romout[0][12]~combout\) # (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\u2|Mult1|mult_core|romout[1][8]~6_combout\ & (\u2|Mult1|mult_core|romout[0][12]~combout\ & !\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|romout[1][8]~6_combout\,
	datab => \u2|Mult1|mult_core|romout[0][12]~combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X16_Y4_N10
\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u2|Mult1|mult_core|romout[0][13]~5_combout\ & ((\u2|Mult1|mult_core|romout[1][9]~4_combout\ & (\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u2|Mult1|mult_core|romout[1][9]~4_combout\ & (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u2|Mult1|mult_core|romout[0][13]~5_combout\ & ((\u2|Mult1|mult_core|romout[1][9]~4_combout\ & 
-- (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u2|Mult1|mult_core|romout[1][9]~4_combout\ & ((\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u2|Mult1|mult_core|romout[0][13]~5_combout\ & (!\u2|Mult1|mult_core|romout[1][9]~4_combout\ & !\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult1|mult_core|romout[0][13]~5_combout\ & ((!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u2|Mult1|mult_core|romout[1][9]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|romout[0][13]~5_combout\,
	datab => \u2|Mult1|mult_core|romout[1][9]~4_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X17_Y3_N14
\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u2|ch2_reg\(8) & \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(8),
	datab => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X17_Y3_N16
\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u2|ch2_reg\(9) & (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & !\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u2|ch2_reg\(9) & ((!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(9),
	datab => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X17_Y3_N18
\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\u2|Mult1|mult_core|romout[2][6]~10_combout\) # 
-- (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\u2|Mult1|mult_core|romout[2][6]~10_combout\ & 
-- !\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u2|Mult1|mult_core|romout[2][6]~10_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X17_Y3_N20
\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u2|Mult1|mult_core|romout[2][7]~combout\ & 
-- (\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ & VCC)) # (!\u2|Mult1|mult_core|romout[2][7]~combout\ & (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)))) # 
-- (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u2|Mult1|mult_core|romout[2][7]~combout\ & (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u2|Mult1|mult_core|romout[2][7]~combout\ & 
-- ((\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # (GND)))))
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u2|Mult1|mult_core|romout[2][7]~combout\ & 
-- !\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u2|Mult1|mult_core|romout[2][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u2|Mult1|mult_core|romout[2][7]~combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	combout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: FF_X17_Y3_N21
\u2|ch2_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_data_reg\(15));

-- Location: LCCOMB_X16_Y7_N24
\u2|ch2_vol~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_vol~3_combout\ = (!\u1|ad_reset~q\ & \u2|ch2_data_reg\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch2_data_reg\(15),
	combout => \u2|ch2_vol~3_combout\);

-- Location: FF_X17_Y5_N29
\u1|ad_ch2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~10_combout\,
	sload => VCC,
	ena => \u1|ad_ch2[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch2\(14));

-- Location: FF_X17_Y5_N25
\u1|ad_ch2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~12_combout\,
	sload => VCC,
	ena => \u1|ad_ch2[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch2\(12));

-- Location: LCCOMB_X17_Y5_N24
\u2|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add1~24_combout\ = (\u1|ad_ch2\(12) & (!\u2|Add1~23\ & VCC)) # (!\u1|ad_ch2\(12) & (\u2|Add1~23\ $ (GND)))
-- \u2|Add1~25\ = CARRY((!\u1|ad_ch2\(12) & !\u2|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch2\(12),
	datad => VCC,
	cin => \u2|Add1~23\,
	combout => \u2|Add1~24_combout\,
	cout => \u2|Add1~25\);

-- Location: LCCOMB_X17_Y5_N26
\u2|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add1~26_combout\ = (\u1|ad_ch2\(13) & ((\u2|Add1~25\) # (GND))) # (!\u1|ad_ch2\(13) & (!\u2|Add1~25\))
-- \u2|Add1~27\ = CARRY((\u1|ad_ch2\(13)) # (!\u2|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch2\(13),
	datad => VCC,
	cin => \u2|Add1~25\,
	combout => \u2|Add1~26_combout\,
	cout => \u2|Add1~27\);

-- Location: LCCOMB_X18_Y5_N8
\u2|ch2_reg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_reg~9_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch2\(15) & ((\u2|Add1~28_combout\))) # (!\u1|ad_ch2\(15) & (\u1|ad_ch2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch2\(14),
	datab => \u1|ad_ch2\(15),
	datac => \u1|ad_reset~q\,
	datad => \u2|Add1~28_combout\,
	combout => \u2|ch2_reg~9_combout\);

-- Location: FF_X18_Y5_N9
\u2|ch2_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_reg~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_reg\(14));

-- Location: LCCOMB_X18_Y5_N6
\u2|ch2_reg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_reg~8_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch2\(15) & (\u2|Add1~24_combout\)) # (!\u1|ad_ch2\(15) & ((\u1|ad_ch2\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch2\(15),
	datac => \u2|Add1~24_combout\,
	datad => \u1|ad_ch2\(12),
	combout => \u2|ch2_reg~8_combout\);

-- Location: FF_X18_Y5_N7
\u2|ch2_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_reg~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_reg\(12));

-- Location: LCCOMB_X18_Y5_N2
\u2|Mult1|mult_core|romout[3][6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[3][6]~9_combout\ = \u2|ch2_reg\(14) $ (\u2|ch2_reg\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch2_reg\(14),
	datad => \u2|ch2_reg\(12),
	combout => \u2|Mult1|mult_core|romout[3][6]~9_combout\);

-- Location: LCCOMB_X16_Y2_N20
\u2|Mult1|mult_core|romout[2][9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[2][9]~combout\ = (\u2|ch2_reg\(11) & ((\u2|ch2_reg\(10) & ((!\u2|ch2_reg\(9)) # (!\u2|ch2_reg\(8)))) # (!\u2|ch2_reg\(10) & (!\u2|ch2_reg\(8) & !\u2|ch2_reg\(9))))) # (!\u2|ch2_reg\(11) & (\u2|ch2_reg\(9) $ (((!\u2|ch2_reg\(10) 
-- & \u2|ch2_reg\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(10),
	datab => \u2|ch2_reg\(8),
	datac => \u2|ch2_reg\(11),
	datad => \u2|ch2_reg\(9),
	combout => \u2|Mult1|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X16_Y2_N2
\u2|Mult1|mult_core|romout[2][8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[2][8]~combout\ = (\u2|ch2_reg\(10) & ((\u2|ch2_reg\(8) & ((\u2|ch2_reg\(11)) # (\u2|ch2_reg\(9)))) # (!\u2|ch2_reg\(8) & ((!\u2|ch2_reg\(9)) # (!\u2|ch2_reg\(11)))))) # (!\u2|ch2_reg\(10) & (\u2|ch2_reg\(8) $ (((\u2|ch2_reg\(11) 
-- & \u2|ch2_reg\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(10),
	datab => \u2|ch2_reg\(8),
	datac => \u2|ch2_reg\(11),
	datad => \u2|ch2_reg\(9),
	combout => \u2|Mult1|mult_core|romout[2][8]~combout\);

-- Location: LCCOMB_X18_Y2_N4
\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u2|Mult1|mult_core|romout[2][10]~combout\ $ (\u2|Mult1|mult_core|romout[3][6]~9_combout\ $ (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u2|Mult1|mult_core|romout[2][10]~combout\ & ((\u2|Mult1|mult_core|romout[3][6]~9_combout\) # (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u2|Mult1|mult_core|romout[2][10]~combout\ & (\u2|Mult1|mult_core|romout[3][6]~9_combout\ & !\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|romout[2][10]~combout\,
	datab => \u2|Mult1|mult_core|romout[3][6]~9_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X17_Y4_N22
\u2|Mult1|mult_core|romout[1][13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[1][13]~0_combout\ = (\u2|ch2_reg\(7) & ((\u2|ch2_reg\(5)) # (\u2|ch2_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(5),
	datab => \u2|ch2_reg\(6),
	datad => \u2|ch2_reg\(7),
	combout => \u2|Mult1|mult_core|romout[1][13]~0_combout\);

-- Location: LCCOMB_X17_Y4_N12
\u2|Mult1|mult_core|romout[1][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[1][12]~combout\ = (\u2|ch2_reg\(7) & ((\u2|ch2_reg\(5) & (\u2|ch2_reg\(4) & \u2|ch2_reg\(6))) # (!\u2|ch2_reg\(5) & ((!\u2|ch2_reg\(6)))))) # (!\u2|ch2_reg\(7) & (\u2|ch2_reg\(6) & ((\u2|ch2_reg\(5)) # (\u2|ch2_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(7),
	datab => \u2|ch2_reg\(5),
	datac => \u2|ch2_reg\(4),
	datad => \u2|ch2_reg\(6),
	combout => \u2|Mult1|mult_core|romout[1][12]~combout\);

-- Location: LCCOMB_X17_Y4_N14
\u2|Mult1|mult_core|romout[1][11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[1][11]~1_combout\ = (\u2|ch2_reg\(5) & ((\u2|ch2_reg\(6) & (!\u2|ch2_reg\(4) & \u2|ch2_reg\(7))) # (!\u2|ch2_reg\(6) & (\u2|ch2_reg\(4) & !\u2|ch2_reg\(7))))) # (!\u2|ch2_reg\(5) & (\u2|ch2_reg\(7) $ (((\u2|ch2_reg\(6) & 
-- !\u2|ch2_reg\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(5),
	datab => \u2|ch2_reg\(6),
	datac => \u2|ch2_reg\(4),
	datad => \u2|ch2_reg\(7),
	combout => \u2|Mult1|mult_core|romout[1][11]~1_combout\);

-- Location: LCCOMB_X17_Y4_N0
\u2|Mult1|mult_core|romout[1][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[1][10]~3_combout\ = (\u2|ch2_reg\(5) & (\u2|ch2_reg\(6) $ (\u2|ch2_reg\(4) $ (!\u2|ch2_reg\(7))))) # (!\u2|ch2_reg\(5) & ((\u2|ch2_reg\(6) & (!\u2|ch2_reg\(4))) # (!\u2|ch2_reg\(6) & (\u2|ch2_reg\(4) & \u2|ch2_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(5),
	datab => \u2|ch2_reg\(6),
	datac => \u2|ch2_reg\(4),
	datad => \u2|ch2_reg\(7),
	combout => \u2|Mult1|mult_core|romout[1][10]~3_combout\);

-- Location: LCCOMB_X16_Y4_N16
\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u2|Mult1|mult_core|romout[0][16]~combout\ $ (\u2|Mult1|mult_core|romout[1][12]~combout\ $ (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u2|Mult1|mult_core|romout[0][16]~combout\ & ((\u2|Mult1|mult_core|romout[1][12]~combout\) # (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u2|Mult1|mult_core|romout[0][16]~combout\ & (\u2|Mult1|mult_core|romout[1][12]~combout\ & !\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|romout[0][16]~combout\,
	datab => \u2|Mult1|mult_core|romout[1][12]~combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X16_Y4_N18
\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u2|Mult1|mult_core|romout[0][17]~combout\ & ((\u2|Mult1|mult_core|romout[1][13]~0_combout\ & (\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u2|Mult1|mult_core|romout[1][13]~0_combout\ & (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u2|Mult1|mult_core|romout[0][17]~combout\ & ((\u2|Mult1|mult_core|romout[1][13]~0_combout\ & 
-- (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u2|Mult1|mult_core|romout[1][13]~0_combout\ & ((\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u2|Mult1|mult_core|romout[0][17]~combout\ & (!\u2|Mult1|mult_core|romout[1][13]~0_combout\ & !\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult1|mult_core|romout[0][17]~combout\ & ((!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u2|Mult1|mult_core|romout[1][13]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|romout[0][17]~combout\,
	datab => \u2|Mult1|mult_core|romout[1][13]~0_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X17_Y3_N22
\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X17_Y3_N26
\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: FF_X17_Y3_N27
\u2|ch2_data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_data_reg\(18));

-- Location: LCCOMB_X16_Y3_N24
\u2|ch2_vol~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_vol~0_combout\ = (!\u1|ad_reset~q\ & \u2|ch2_data_reg\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch2_data_reg\(18),
	combout => \u2|ch2_vol~0_combout\);

-- Location: LCCOMB_X16_Y3_N26
\u2|ch2_vol~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_vol~1_combout\ = (\u2|ch2_data_reg\(17) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_data_reg\(17),
	datac => \u1|ad_reset~q\,
	combout => \u2|ch2_vol~1_combout\);

-- Location: FF_X17_Y3_N23
\u2|ch2_data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_data_reg\(16));

-- Location: LCCOMB_X16_Y7_N22
\u2|ch2_vol~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_vol~2_combout\ = (!\u1|ad_reset~q\ & \u2|ch2_data_reg\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch2_data_reg\(16),
	combout => \u2|ch2_vol~2_combout\);

-- Location: LCCOMB_X16_Y3_N14
\u1|ad_ch1[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch1[3]~0_combout\ = (\u1|ad_reset~q\) # ((!\u1|Equal3~0_combout\ & \u1|state.READ_CH1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_reset~q\,
	datac => \u1|Equal3~0_combout\,
	datad => \u1|state.READ_CH1~q\,
	combout => \u1|ad_ch1[3]~0_combout\);

-- Location: FF_X24_Y4_N21
\u1|ad_ch1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~14_combout\,
	sload => VCC,
	ena => \u1|ad_ch1[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch1\(10));

-- Location: LCCOMB_X23_Y4_N20
\u1|ad_ch1[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch1[9]~feeder_combout\ = \u1|ad_ch8~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_ch8~15_combout\,
	combout => \u1|ad_ch1[9]~feeder_combout\);

-- Location: FF_X23_Y4_N21
\u1|ad_ch1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|ad_ch1[9]~feeder_combout\,
	ena => \u1|ad_ch1[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch1\(9));

-- Location: FF_X23_Y4_N7
\u1|ad_ch1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~16_combout\,
	sload => VCC,
	ena => \u1|ad_ch1[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch1\(8));

-- Location: LCCOMB_X23_Y4_N4
\u1|ad_ch1[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch1[7]~feeder_combout\ = \u1|ad_ch8~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|ad_ch8~7_combout\,
	combout => \u1|ad_ch1[7]~feeder_combout\);

-- Location: FF_X23_Y4_N5
\u1|ad_ch1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|ad_ch1[7]~feeder_combout\,
	ena => \u1|ad_ch1[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch1\(7));

-- Location: LCCOMB_X23_Y4_N28
\u1|ad_ch1[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch1[3]~feeder_combout\ = \u1|ad_ch8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|ad_ch8~3_combout\,
	combout => \u1|ad_ch1[3]~feeder_combout\);

-- Location: FF_X23_Y4_N29
\u1|ad_ch1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|ad_ch1[3]~feeder_combout\,
	ena => \u1|ad_ch1[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch1\(3));

-- Location: LCCOMB_X23_Y4_N22
\u1|ad_ch1[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch1[2]~feeder_combout\ = \u1|ad_ch8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|ad_ch8~4_combout\,
	combout => \u1|ad_ch1[2]~feeder_combout\);

-- Location: FF_X23_Y4_N23
\u1|ad_ch1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|ad_ch1[2]~feeder_combout\,
	ena => \u1|ad_ch1[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch1\(2));

-- Location: LCCOMB_X24_Y4_N0
\u2|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add0~1_cout\ = CARRY(!\u1|ad_ch1\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch1\(0),
	datad => VCC,
	cout => \u2|Add0~1_cout\);

-- Location: LCCOMB_X24_Y4_N6
\u2|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add0~6_combout\ = (\u1|ad_ch1\(3) & ((\u2|Add0~5\) # (GND))) # (!\u1|ad_ch1\(3) & (!\u2|Add0~5\))
-- \u2|Add0~7\ = CARRY((\u1|ad_ch1\(3)) # (!\u2|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch1\(3),
	datad => VCC,
	cin => \u2|Add0~5\,
	combout => \u2|Add0~6_combout\,
	cout => \u2|Add0~7\);

-- Location: LCCOMB_X24_Y4_N8
\u2|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add0~8_combout\ = (\u1|ad_ch1\(4) & (!\u2|Add0~7\ & VCC)) # (!\u1|ad_ch1\(4) & (\u2|Add0~7\ $ (GND)))
-- \u2|Add0~9\ = CARRY((!\u1|ad_ch1\(4) & !\u2|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch1\(4),
	datad => VCC,
	cin => \u2|Add0~7\,
	combout => \u2|Add0~8_combout\,
	cout => \u2|Add0~9\);

-- Location: LCCOMB_X24_Y4_N10
\u2|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add0~10_combout\ = (\u1|ad_ch1\(5) & ((\u2|Add0~9\) # (GND))) # (!\u1|ad_ch1\(5) & (!\u2|Add0~9\))
-- \u2|Add0~11\ = CARRY((\u1|ad_ch1\(5)) # (!\u2|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch1\(5),
	datad => VCC,
	cin => \u2|Add0~9\,
	combout => \u2|Add0~10_combout\,
	cout => \u2|Add0~11\);

-- Location: LCCOMB_X24_Y4_N12
\u2|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add0~12_combout\ = (\u1|ad_ch1\(6) & (!\u2|Add0~11\ & VCC)) # (!\u1|ad_ch1\(6) & (\u2|Add0~11\ $ (GND)))
-- \u2|Add0~13\ = CARRY((!\u1|ad_ch1\(6) & !\u2|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch1\(6),
	datad => VCC,
	cin => \u2|Add0~11\,
	combout => \u2|Add0~12_combout\,
	cout => \u2|Add0~13\);

-- Location: LCCOMB_X24_Y4_N14
\u2|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add0~14_combout\ = (\u1|ad_ch1\(7) & ((\u2|Add0~13\) # (GND))) # (!\u1|ad_ch1\(7) & (!\u2|Add0~13\))
-- \u2|Add0~15\ = CARRY((\u1|ad_ch1\(7)) # (!\u2|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch1\(7),
	datad => VCC,
	cin => \u2|Add0~13\,
	combout => \u2|Add0~14_combout\,
	cout => \u2|Add0~15\);

-- Location: LCCOMB_X24_Y4_N18
\u2|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add0~18_combout\ = (\u1|ad_ch1\(9) & ((\u2|Add0~17\) # (GND))) # (!\u1|ad_ch1\(9) & (!\u2|Add0~17\))
-- \u2|Add0~19\ = CARRY((\u1|ad_ch1\(9)) # (!\u2|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch1\(9),
	datad => VCC,
	cin => \u2|Add0~17\,
	combout => \u2|Add0~18_combout\,
	cout => \u2|Add0~19\);

-- Location: LCCOMB_X24_Y4_N20
\u2|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add0~20_combout\ = (\u1|ad_ch1\(10) & (!\u2|Add0~19\ & VCC)) # (!\u1|ad_ch1\(10) & (\u2|Add0~19\ $ (GND)))
-- \u2|Add0~21\ = CARRY((!\u1|ad_ch1\(10) & !\u2|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch1\(10),
	datad => VCC,
	cin => \u2|Add0~19\,
	combout => \u2|Add0~20_combout\,
	cout => \u2|Add0~21\);

-- Location: FF_X23_Y4_N9
\u1|ad_ch1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~0_combout\,
	sload => VCC,
	ena => \u1|ad_ch1[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch1\(15));

-- Location: LCCOMB_X25_Y4_N14
\u2|ch1_reg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_reg~12_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch1\(15) & ((\u2|Add0~20_combout\))) # (!\u1|ad_ch1\(15) & (\u1|ad_ch1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch1\(10),
	datac => \u2|Add0~20_combout\,
	datad => \u1|ad_ch1\(15),
	combout => \u2|ch1_reg~12_combout\);

-- Location: FF_X25_Y4_N15
\u2|ch1_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_reg~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_reg\(10));

-- Location: LCCOMB_X24_Y4_N22
\u2|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add0~22_combout\ = (\u1|ad_ch1\(11) & ((\u2|Add0~21\) # (GND))) # (!\u1|ad_ch1\(11) & (!\u2|Add0~21\))
-- \u2|Add0~23\ = CARRY((\u1|ad_ch1\(11)) # (!\u2|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch1\(11),
	datad => VCC,
	cin => \u2|Add0~21\,
	combout => \u2|Add0~22_combout\,
	cout => \u2|Add0~23\);

-- Location: FF_X24_Y4_N31
\u1|ad_ch1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~13_combout\,
	sload => VCC,
	ena => \u1|ad_ch1[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch1\(11));

-- Location: LCCOMB_X25_Y4_N16
\u2|ch1_reg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_reg~11_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch1\(15) & (\u2|Add0~22_combout\)) # (!\u1|ad_ch1\(15) & ((\u1|ad_ch1\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u2|Add0~22_combout\,
	datac => \u1|ad_ch1\(11),
	datad => \u1|ad_ch1\(15),
	combout => \u2|ch1_reg~11_combout\);

-- Location: FF_X25_Y4_N17
\u2|ch1_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_reg~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_reg\(11));

-- Location: LCCOMB_X25_Y4_N6
\u2|ch1_reg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_reg~10_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch1\(15) & (\u2|Add0~18_combout\)) # (!\u1|ad_ch1\(15) & ((\u1|ad_ch1\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u2|Add0~18_combout\,
	datac => \u1|ad_ch1\(9),
	datad => \u1|ad_ch1\(15),
	combout => \u2|ch1_reg~10_combout\);

-- Location: FF_X25_Y4_N7
\u2|ch1_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_reg~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_reg\(9));

-- Location: LCCOMB_X26_Y5_N0
\u2|Mult0|mult_core|romout[2][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[2][7]~combout\ = \u2|ch1_reg\(11) $ (\u2|ch1_reg\(9) $ (((\u2|ch1_reg\(8) & \u2|ch1_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(8),
	datab => \u2|ch1_reg\(10),
	datac => \u2|ch1_reg\(11),
	datad => \u2|ch1_reg\(9),
	combout => \u2|Mult0|mult_core|romout[2][7]~combout\);

-- Location: LCCOMB_X25_Y4_N12
\u2|ch1_reg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_reg~13_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch1\(15) & (\u2|Add0~16_combout\)) # (!\u1|ad_ch1\(15) & ((\u1|ad_ch1\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add0~16_combout\,
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch1\(8),
	datad => \u1|ad_ch1\(15),
	combout => \u2|ch1_reg~13_combout\);

-- Location: FF_X25_Y4_N13
\u2|ch1_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_reg~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_reg\(8));

-- Location: LCCOMB_X26_Y5_N2
\u2|Mult0|mult_core|romout[2][6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[2][6]~10_combout\ = \u2|ch1_reg\(10) $ (\u2|ch1_reg\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch1_reg\(10),
	datad => \u2|ch1_reg\(8),
	combout => \u2|Mult0|mult_core|romout[2][6]~10_combout\);

-- Location: LCCOMB_X23_Y5_N24
\u2|ch1_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_reg~4_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch1\(15) & (\u2|Add0~6_combout\)) # (!\u1|ad_ch1\(15) & ((\u1|ad_ch1\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u2|Add0~6_combout\,
	datac => \u1|ad_ch1\(15),
	datad => \u1|ad_ch1\(3),
	combout => \u2|ch1_reg~4_combout\);

-- Location: FF_X23_Y5_N25
\u2|ch1_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_reg~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_reg\(3));

-- Location: LCCOMB_X23_Y4_N10
\u1|ad_ch1[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch1[0]~feeder_combout\ = \u1|ad_ch8~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|ad_ch8~6_combout\,
	combout => \u1|ad_ch1[0]~feeder_combout\);

-- Location: FF_X23_Y4_N11
\u1|ad_ch1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|ad_ch1[0]~feeder_combout\,
	ena => \u1|ad_ch1[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch1\(0));

-- Location: LCCOMB_X23_Y5_N4
\u2|ch1_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_reg~2_combout\ = (!\u1|ad_reset~q\ & \u1|ad_ch1\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch1\(0),
	combout => \u2|ch1_reg~2_combout\);

-- Location: FF_X23_Y5_N11
\u2|ch1_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch1_reg~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_reg\(0));

-- Location: LCCOMB_X23_Y4_N12
\u1|ad_ch1[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch1[1]~feeder_combout\ = \u1|ad_ch8~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|ad_ch8~5_combout\,
	combout => \u1|ad_ch1[1]~feeder_combout\);

-- Location: FF_X23_Y4_N13
\u1|ad_ch1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|ad_ch1[1]~feeder_combout\,
	ena => \u1|ad_ch1[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch1\(1));

-- Location: LCCOMB_X23_Y4_N24
\u2|ch1_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_reg~1_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch1\(15) & (\u2|Add0~2_combout\)) # (!\u1|ad_ch1\(15) & ((\u1|ad_ch1\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add0~2_combout\,
	datab => \u1|ad_ch1\(1),
	datac => \u1|ad_reset~q\,
	datad => \u1|ad_ch1\(15),
	combout => \u2|ch1_reg~1_combout\);

-- Location: FF_X23_Y4_N25
\u2|ch1_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_reg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_reg\(1));

-- Location: LCCOMB_X24_Y5_N22
\u2|Mult0|mult_core|romout[0][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[0][12]~combout\ = (\u2|ch1_reg\(2) & ((\u2|ch1_reg\(3) & (\u2|ch1_reg\(0) & \u2|ch1_reg\(1))) # (!\u2|ch1_reg\(3) & ((\u2|ch1_reg\(0)) # (\u2|ch1_reg\(1)))))) # (!\u2|ch1_reg\(2) & (\u2|ch1_reg\(3) & ((!\u2|ch1_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(2),
	datab => \u2|ch1_reg\(3),
	datac => \u2|ch1_reg\(0),
	datad => \u2|ch1_reg\(1),
	combout => \u2|Mult0|mult_core|romout[0][12]~combout\);

-- Location: LCCOMB_X23_Y4_N0
\u2|ch1_reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_reg~5_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch1\(15) & ((\u2|Add0~14_combout\))) # (!\u1|ad_ch1\(15) & (\u1|ad_ch1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch1\(7),
	datac => \u2|Add0~14_combout\,
	datad => \u1|ad_ch1\(15),
	combout => \u2|ch1_reg~5_combout\);

-- Location: FF_X23_Y4_N1
\u2|ch1_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_reg~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_reg\(7));

-- Location: LCCOMB_X23_Y4_N2
\u1|ad_ch1[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch1[4]~feeder_combout\ = \u1|ad_ch8~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|ad_ch8~2_combout\,
	combout => \u1|ad_ch1[4]~feeder_combout\);

-- Location: FF_X23_Y4_N3
\u1|ad_ch1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|ad_ch1[4]~feeder_combout\,
	ena => \u1|ad_ch1[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch1\(4));

-- Location: LCCOMB_X23_Y4_N30
\u2|ch1_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_reg~0_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch1\(15) & (\u2|Add0~8_combout\)) # (!\u1|ad_ch1\(15) & ((\u1|ad_ch1\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch1\(15),
	datab => \u1|ad_reset~q\,
	datac => \u2|Add0~8_combout\,
	datad => \u1|ad_ch1\(4),
	combout => \u2|ch1_reg~0_combout\);

-- Location: FF_X23_Y4_N31
\u2|ch1_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_reg\(4));

-- Location: LCCOMB_X23_Y4_N26
\u1|ad_ch1[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ad_ch1[6]~feeder_combout\ = \u1|ad_ch8~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_ch8~8_combout\,
	combout => \u1|ad_ch1[6]~feeder_combout\);

-- Location: FF_X23_Y4_N27
\u1|ad_ch1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|ad_ch1[6]~feeder_combout\,
	ena => \u1|ad_ch1[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch1\(6));

-- Location: LCCOMB_X23_Y5_N14
\u2|ch1_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_reg~7_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch1\(15) & ((\u2|Add0~12_combout\))) # (!\u1|ad_ch1\(15) & (\u1|ad_ch1\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch1\(15),
	datac => \u1|ad_ch1\(6),
	datad => \u2|Add0~12_combout\,
	combout => \u2|ch1_reg~7_combout\);

-- Location: FF_X23_Y5_N15
\u2|ch1_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_reg~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_reg\(6));

-- Location: LCCOMB_X24_Y5_N20
\u2|Mult0|mult_core|romout[1][7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[1][7]~7_combout\ = \u2|ch1_reg\(5) $ (\u2|ch1_reg\(7) $ (((\u2|ch1_reg\(4) & \u2|ch1_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(5),
	datab => \u2|ch1_reg\(7),
	datac => \u2|ch1_reg\(4),
	datad => \u2|ch1_reg\(6),
	combout => \u2|Mult0|mult_core|romout[1][7]~7_combout\);

-- Location: LCCOMB_X24_Y5_N4
\u2|Mult0|mult_core|romout[0][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[0][10]~combout\ = (\u2|ch1_reg\(2) & (\u2|ch1_reg\(0) $ (((\u2|ch1_reg\(3)) # (!\u2|ch1_reg\(1)))))) # (!\u2|ch1_reg\(2) & ((\u2|ch1_reg\(3) & (\u2|ch1_reg\(0))) # (!\u2|ch1_reg\(3) & (!\u2|ch1_reg\(0) & \u2|ch1_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(2),
	datab => \u2|ch1_reg\(3),
	datac => \u2|ch1_reg\(0),
	datad => \u2|ch1_reg\(1),
	combout => \u2|Mult0|mult_core|romout[0][10]~combout\);

-- Location: FF_X24_Y4_N11
\u1|ad_ch1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~9_combout\,
	sload => VCC,
	ena => \u1|ad_ch1[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch1\(5));

-- Location: LCCOMB_X25_Y4_N24
\u2|ch1_reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_reg~6_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch1\(15) & (\u2|Add0~10_combout\)) # (!\u1|ad_ch1\(15) & ((\u1|ad_ch1\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u2|Add0~10_combout\,
	datac => \u1|ad_ch1\(5),
	datad => \u1|ad_ch1\(15),
	combout => \u2|ch1_reg~6_combout\);

-- Location: FF_X25_Y4_N25
\u2|ch1_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_reg~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_reg\(5));

-- Location: LCCOMB_X25_Y5_N0
\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u2|Mult0|mult_core|romout[0][8]~combout\ & \u2|ch1_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[0][8]~combout\,
	datab => \u2|ch1_reg\(4),
	datad => VCC,
	cout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X25_Y5_N2
\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u2|Mult0|mult_core|romout[0][9]~combout\ & (!\u2|ch1_reg\(5) & !\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\u2|Mult0|mult_core|romout[0][9]~combout\ & 
-- ((!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u2|ch1_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[0][9]~combout\,
	datab => \u2|ch1_reg\(5),
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X25_Y5_N4
\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u2|Mult0|mult_core|romout[1][6]~8_combout\ & ((\u2|Mult0|mult_core|romout[0][10]~combout\) # (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u2|Mult0|mult_core|romout[1][6]~8_combout\ & (\u2|Mult0|mult_core|romout[0][10]~combout\ & !\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[1][6]~8_combout\,
	datab => \u2|Mult0|mult_core|romout[0][10]~combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X25_Y5_N6
\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u2|Mult0|mult_core|romout[0][11]~combout\ & (!\u2|Mult0|mult_core|romout[1][7]~7_combout\ & !\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u2|Mult0|mult_core|romout[0][11]~combout\ & ((!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u2|Mult0|mult_core|romout[1][7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[0][11]~combout\,
	datab => \u2|Mult0|mult_core|romout[1][7]~7_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X25_Y5_N8
\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u2|Mult0|mult_core|romout[1][8]~6_combout\ $ (\u2|Mult0|mult_core|romout[0][12]~combout\ $ (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u2|Mult0|mult_core|romout[1][8]~6_combout\ & ((\u2|Mult0|mult_core|romout[0][12]~combout\) # (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\u2|Mult0|mult_core|romout[1][8]~6_combout\ & (\u2|Mult0|mult_core|romout[0][12]~combout\ & !\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[1][8]~6_combout\,
	datab => \u2|Mult0|mult_core|romout[0][12]~combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X26_Y5_N14
\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u2|ch1_reg\(8) & \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(8),
	datab => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X26_Y5_N16
\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\u2|ch1_reg\(9) & !\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # (!\u2|ch1_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \u2|ch1_reg\(9),
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X26_Y5_N18
\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\u2|Mult0|mult_core|romout[2][6]~10_combout\) # 
-- (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\u2|Mult0|mult_core|romout[2][6]~10_combout\ & 
-- !\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u2|Mult0|mult_core|romout[2][6]~10_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X26_Y5_N20
\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u2|Mult0|mult_core|romout[2][7]~combout\ & 
-- (\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ & VCC)) # (!\u2|Mult0|mult_core|romout[2][7]~combout\ & (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)))) # 
-- (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u2|Mult0|mult_core|romout[2][7]~combout\ & (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u2|Mult0|mult_core|romout[2][7]~combout\ & 
-- ((\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # (GND)))))
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u2|Mult0|mult_core|romout[2][7]~combout\ & 
-- !\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u2|Mult0|mult_core|romout[2][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u2|Mult0|mult_core|romout[2][7]~combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	combout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: FF_X26_Y5_N21
\u2|ch1_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_data_reg\(15));

-- Location: LCCOMB_X26_Y5_N8
\u2|ch1_vol~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_vol~3_combout\ = (!\u1|ad_reset~q\ & \u2|ch1_data_reg\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_reset~q\,
	datad => \u2|ch1_data_reg\(15),
	combout => \u2|ch1_vol~3_combout\);

-- Location: LCCOMB_X18_Y8_N2
\u2|ch1_vol~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_vol~0_combout\ = (\u2|ch1_data_reg\(18) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_data_reg\(18),
	datab => \u1|ad_reset~q\,
	combout => \u2|ch1_vol~0_combout\);

-- Location: LCCOMB_X26_Y5_N10
\u2|Mult0|mult_core|romout[1][13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[1][13]~0_combout\ = (\u2|ch1_reg\(7) & ((\u2|ch1_reg\(6)) # (\u2|ch1_reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch1_reg\(6),
	datac => \u2|ch1_reg\(7),
	datad => \u2|ch1_reg\(5),
	combout => \u2|Mult0|mult_core|romout[1][13]~0_combout\);

-- Location: LCCOMB_X24_Y5_N30
\u2|Mult0|mult_core|romout[1][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[1][12]~combout\ = (\u2|ch1_reg\(6) & ((\u2|ch1_reg\(7) & (\u2|ch1_reg\(5) & \u2|ch1_reg\(4))) # (!\u2|ch1_reg\(7) & ((\u2|ch1_reg\(5)) # (\u2|ch1_reg\(4)))))) # (!\u2|ch1_reg\(6) & (\u2|ch1_reg\(7) & (!\u2|ch1_reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(6),
	datab => \u2|ch1_reg\(7),
	datac => \u2|ch1_reg\(5),
	datad => \u2|ch1_reg\(4),
	combout => \u2|Mult0|mult_core|romout[1][12]~combout\);

-- Location: LCCOMB_X24_Y5_N28
\u2|Mult0|mult_core|romout[0][15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[0][15]~2_combout\ = \u2|ch1_reg\(0) $ (\u2|ch1_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch1_reg\(0),
	datad => \u2|ch1_reg\(1),
	combout => \u2|Mult0|mult_core|romout[0][15]~2_combout\);

-- Location: LCCOMB_X24_Y5_N18
\u2|Mult0|mult_core|romout[1][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[1][10]~3_combout\ = (\u2|ch1_reg\(6) & (\u2|ch1_reg\(4) $ (((\u2|ch1_reg\(7)) # (!\u2|ch1_reg\(5)))))) # (!\u2|ch1_reg\(6) & ((\u2|ch1_reg\(7) & ((\u2|ch1_reg\(4)))) # (!\u2|ch1_reg\(7) & (\u2|ch1_reg\(5) & !\u2|ch1_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(6),
	datab => \u2|ch1_reg\(7),
	datac => \u2|ch1_reg\(5),
	datad => \u2|ch1_reg\(4),
	combout => \u2|Mult0|mult_core|romout[1][10]~3_combout\);

-- Location: LCCOMB_X24_Y5_N6
\u2|Mult0|mult_core|romout[0][13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[0][13]~5_combout\ = (\u2|ch1_reg\(3) & ((\u2|ch1_reg\(2)) # (\u2|ch1_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(2),
	datab => \u2|ch1_reg\(3),
	datad => \u2|ch1_reg\(1),
	combout => \u2|Mult0|mult_core|romout[0][13]~5_combout\);

-- Location: LCCOMB_X25_Y5_N18
\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u2|Mult0|mult_core|romout[0][17]~combout\ & ((\u2|Mult0|mult_core|romout[1][13]~0_combout\ & (\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u2|Mult0|mult_core|romout[1][13]~0_combout\ & (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u2|Mult0|mult_core|romout[0][17]~combout\ & ((\u2|Mult0|mult_core|romout[1][13]~0_combout\ & 
-- (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u2|Mult0|mult_core|romout[1][13]~0_combout\ & ((\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u2|Mult0|mult_core|romout[0][17]~combout\ & (!\u2|Mult0|mult_core|romout[1][13]~0_combout\ & !\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult0|mult_core|romout[0][17]~combout\ & ((!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u2|Mult0|mult_core|romout[1][13]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[0][17]~combout\,
	datab => \u2|Mult0|mult_core|romout[1][13]~0_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: FF_X24_Y4_N25
\u1|ad_ch1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~12_combout\,
	sload => VCC,
	ena => \u1|ad_ch1[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch1\(12));

-- Location: LCCOMB_X24_Y4_N24
\u2|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add0~24_combout\ = (\u1|ad_ch1\(12) & (!\u2|Add0~23\ & VCC)) # (!\u1|ad_ch1\(12) & (\u2|Add0~23\ $ (GND)))
-- \u2|Add0~25\ = CARRY((!\u1|ad_ch1\(12) & !\u2|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch1\(12),
	datad => VCC,
	cin => \u2|Add0~23\,
	combout => \u2|Add0~24_combout\,
	cout => \u2|Add0~25\);

-- Location: LCCOMB_X25_Y4_N30
\u2|ch1_reg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_reg~8_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch1\(15) & (\u2|Add0~24_combout\)) # (!\u1|ad_ch1\(15) & ((\u1|ad_ch1\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u2|Add0~24_combout\,
	datac => \u1|ad_ch1\(12),
	datad => \u1|ad_ch1\(15),
	combout => \u2|ch1_reg~8_combout\);

-- Location: FF_X25_Y4_N31
\u2|ch1_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_reg~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_reg\(12));

-- Location: LCCOMB_X26_Y3_N2
\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u2|Mult0|mult_core|romout[2][8]~combout\ & (\u2|ch1_reg\(12) $ (VCC))) # (!\u2|Mult0|mult_core|romout[2][8]~combout\ & (\u2|ch1_reg\(12) & VCC))
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u2|Mult0|mult_core|romout[2][8]~combout\ & \u2|ch1_reg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[2][8]~combout\,
	datab => \u2|ch1_reg\(12),
	datad => VCC,
	combout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X26_Y5_N22
\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ 
-- (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\) # 
-- (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- !\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X26_Y5_N24
\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: FF_X26_Y5_N25
\u2|ch1_data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_data_reg\(17));

-- Location: LCCOMB_X16_Y7_N12
\u2|ch1_vol~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_vol~1_combout\ = (!\u1|ad_reset~q\ & \u2|ch1_data_reg\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch1_data_reg\(17),
	combout => \u2|ch1_vol~1_combout\);

-- Location: FF_X26_Y5_N23
\u2|ch1_data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_data_reg\(16));

-- Location: LCCOMB_X21_Y7_N6
\u2|ch1_vol~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_vol~2_combout\ = (!\u1|ad_reset~q\ & \u2|ch1_data_reg\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch1_data_reg\(16),
	combout => \u2|ch1_vol~2_combout\);

-- Location: FF_X14_Y13_N1
\u2|ch8_data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_data_reg\(21));

-- Location: LCCOMB_X14_Y13_N26
\u2|ch8_vol~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol~13_combout\ = (!\u1|ad_reset~q\ & \u2|ch8_data_reg\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch8_data_reg\(21),
	combout => \u2|ch8_vol~13_combout\);

-- Location: FF_X14_Y13_N27
\u2|ch8_vol[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_vol~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_vol\(6));

-- Location: LCCOMB_X12_Y14_N0
\u2|bcd8_ist|rhex[1][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|rhex[1][2]~feeder_combout\ = \u2|ch8_vol\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch8_vol\(6),
	combout => \u2|bcd8_ist|rhex[1][2]~feeder_combout\);

-- Location: FF_X12_Y14_N1
\u2|bcd8_ist|rhex[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|rhex[1][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhex[1][2]~q\);

-- Location: FF_X14_Y14_N29
\u2|ch8_data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_data_reg\(19));

-- Location: LCCOMB_X14_Y14_N6
\u2|ch8_vol~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol~11_combout\ = (!\u1|ad_reset~q\ & \u2|ch8_data_reg\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch8_data_reg\(19),
	combout => \u2|ch8_vol~11_combout\);

-- Location: FF_X14_Y14_N7
\u2|ch8_vol[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_vol~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_vol\(4));

-- Location: LCCOMB_X12_Y14_N26
\u2|bcd8_ist|rhex[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|rhex[1][0]~feeder_combout\ = \u2|ch8_vol\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch8_vol\(4),
	combout => \u2|bcd8_ist|rhex[1][0]~feeder_combout\);

-- Location: FF_X12_Y14_N27
\u2|bcd8_ist|rhex[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|rhex[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhex[1][0]~q\);

-- Location: FF_X14_Y13_N3
\u2|ch8_data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_data_reg\(22));

-- Location: LCCOMB_X14_Y13_N28
\u2|ch8_vol~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol~14_combout\ = (!\u1|ad_reset~q\ & \u2|ch8_data_reg\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch8_data_reg\(22),
	combout => \u2|ch8_vol~14_combout\);

-- Location: FF_X14_Y13_N29
\u2|ch8_vol[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_vol~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_vol\(7));

-- Location: LCCOMB_X11_Y14_N14
\u2|bcd8_ist|rhex[1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|rhex[1][3]~feeder_combout\ = \u2|ch8_vol\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch8_vol\(7),
	combout => \u2|bcd8_ist|rhex[1][3]~feeder_combout\);

-- Location: FF_X11_Y14_N15
\u2|bcd8_ist|rhex[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|rhex[1][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhex[1][3]~q\);

-- Location: LCCOMB_X12_Y14_N22
\u2|bcd8_ist|WideOr28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr28~0_combout\ = (\u2|bcd8_ist|rhex[1][1]~q\ & (\u2|bcd8_ist|rhex[1][3]~q\ $ (((\u2|bcd8_ist|rhex[1][2]~q\) # (!\u2|bcd8_ist|rhex[1][0]~q\))))) # (!\u2|bcd8_ist|rhex[1][1]~q\ & ((\u2|bcd8_ist|rhex[1][2]~q\ & (!\u2|bcd8_ist|rhex[1][0]~q\ 
-- & \u2|bcd8_ist|rhex[1][3]~q\)) # (!\u2|bcd8_ist|rhex[1][2]~q\ & (\u2|bcd8_ist|rhex[1][0]~q\ & !\u2|bcd8_ist|rhex[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[1][1]~q\,
	datab => \u2|bcd8_ist|rhex[1][2]~q\,
	datac => \u2|bcd8_ist|rhex[1][0]~q\,
	datad => \u2|bcd8_ist|rhex[1][3]~q\,
	combout => \u2|bcd8_ist|WideOr28~0_combout\);

-- Location: FF_X14_Y11_N13
\u2|bcd8_ist|rhexb[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd8_ist|WideOr28~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexb\(4));

-- Location: LCCOMB_X14_Y11_N14
\u2|bcd8_ist|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add1~2_combout\ = (\u2|bcd8_ist|rhexb\(2) & ((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a2\ & (\u2|bcd8_ist|Add1~1\ & VCC)) # (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a2\ & (!\u2|bcd8_ist|Add1~1\)))) # 
-- (!\u2|bcd8_ist|rhexb\(2) & ((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a2\ & (!\u2|bcd8_ist|Add1~1\)) # (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a2\ & ((\u2|bcd8_ist|Add1~1\) # (GND)))))
-- \u2|bcd8_ist|Add1~3\ = CARRY((\u2|bcd8_ist|rhexb\(2) & (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a2\ & !\u2|bcd8_ist|Add1~1\)) # (!\u2|bcd8_ist|rhexb\(2) & ((!\u2|bcd8_ist|Add1~1\) # 
-- (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhexb\(2),
	datab => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a2\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add1~1\,
	combout => \u2|bcd8_ist|Add1~2_combout\,
	cout => \u2|bcd8_ist|Add1~3\);

-- Location: FF_X14_Y13_N11
\u2|ch8_data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_data_reg\(26));

-- Location: LCCOMB_X12_Y12_N2
\u2|ch8_vol~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol~8_combout\ = (!\u1|ad_reset~q\ & \u2|ch8_data_reg\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch8_data_reg\(26),
	combout => \u2|ch8_vol~8_combout\);

-- Location: FF_X12_Y12_N3
\u2|ch8_vol[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_vol~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_vol\(11));

-- Location: LCCOMB_X12_Y12_N24
\u2|bcd8_ist|rhex[2][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|rhex[2][3]~feeder_combout\ = \u2|ch8_vol\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch8_vol\(11),
	combout => \u2|bcd8_ist|rhex[2][3]~feeder_combout\);

-- Location: FF_X12_Y12_N25
\u2|bcd8_ist|rhex[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|rhex[2][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhex[2][3]~q\);

-- Location: FF_X14_Y13_N9
\u2|ch8_data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_data_reg\(25));

-- Location: LCCOMB_X14_Y13_N22
\u2|ch8_vol~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol~15_combout\ = (\u2|ch8_data_reg\(25) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch8_data_reg\(25),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch8_vol~15_combout\);

-- Location: FF_X14_Y13_N23
\u2|ch8_vol[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_vol~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_vol\(10));

-- Location: LCCOMB_X14_Y13_N24
\u2|bcd8_ist|rhex[2][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|rhex[2][2]~feeder_combout\ = \u2|ch8_vol\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch8_vol\(10),
	combout => \u2|bcd8_ist|rhex[2][2]~feeder_combout\);

-- Location: FF_X14_Y13_N25
\u2|bcd8_ist|rhex[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|rhex[2][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhex[2][2]~q\);

-- Location: FF_X14_Y13_N5
\u2|ch8_data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult7|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_data_reg\(23));

-- Location: LCCOMB_X14_Y12_N20
\u2|ch8_vol~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch8_vol~10_combout\ = (!\u1|ad_reset~q\ & \u2|ch8_data_reg\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch8_data_reg\(23),
	combout => \u2|ch8_vol~10_combout\);

-- Location: FF_X14_Y12_N21
\u2|ch8_vol[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch8_vol~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_vol\(8));

-- Location: FF_X13_Y12_N7
\u2|bcd8_ist|rhex[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch8_vol\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhex[2][0]~q\);

-- Location: LCCOMB_X13_Y12_N30
\u2|bcd8_ist|WideOr20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr20~0_combout\ = (\u2|bcd8_ist|rhex[2][1]~q\ & (\u2|bcd8_ist|rhex[2][3]~q\ $ (((\u2|bcd8_ist|rhex[2][2]~q\) # (!\u2|bcd8_ist|rhex[2][0]~q\))))) # (!\u2|bcd8_ist|rhex[2][1]~q\ & ((\u2|bcd8_ist|rhex[2][3]~q\ & (\u2|bcd8_ist|rhex[2][2]~q\ & 
-- !\u2|bcd8_ist|rhex[2][0]~q\)) # (!\u2|bcd8_ist|rhex[2][3]~q\ & (!\u2|bcd8_ist|rhex[2][2]~q\ & \u2|bcd8_ist|rhex[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[2][1]~q\,
	datab => \u2|bcd8_ist|rhex[2][3]~q\,
	datac => \u2|bcd8_ist|rhex[2][2]~q\,
	datad => \u2|bcd8_ist|rhex[2][0]~q\,
	combout => \u2|bcd8_ist|WideOr20~0_combout\);

-- Location: FF_X14_Y11_N23
\u2|bcd8_ist|rhexc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd8_ist|WideOr20~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexc\(4));

-- Location: LCCOMB_X14_Y11_N24
\u2|bcd8_ist|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add2~2_combout\ = (\u2|bcd8_ist|rhexc\(2) & ((\u2|bcd8_ist|Add1~2_combout\ & (\u2|bcd8_ist|Add2~1\ & VCC)) # (!\u2|bcd8_ist|Add1~2_combout\ & (!\u2|bcd8_ist|Add2~1\)))) # (!\u2|bcd8_ist|rhexc\(2) & ((\u2|bcd8_ist|Add1~2_combout\ & 
-- (!\u2|bcd8_ist|Add2~1\)) # (!\u2|bcd8_ist|Add1~2_combout\ & ((\u2|bcd8_ist|Add2~1\) # (GND)))))
-- \u2|bcd8_ist|Add2~3\ = CARRY((\u2|bcd8_ist|rhexc\(2) & (!\u2|bcd8_ist|Add1~2_combout\ & !\u2|bcd8_ist|Add2~1\)) # (!\u2|bcd8_ist|rhexc\(2) & ((!\u2|bcd8_ist|Add2~1\) # (!\u2|bcd8_ist|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhexc\(2),
	datab => \u2|bcd8_ist|Add1~2_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add2~1\,
	combout => \u2|bcd8_ist|Add2~2_combout\,
	cout => \u2|bcd8_ist|Add2~3\);

-- Location: LCCOMB_X14_Y11_N2
\u2|bcd8_ist|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add3~2_combout\ = (\u2|bcd8_ist|rhexd\(2) & ((\u2|bcd8_ist|Add2~2_combout\ & (\u2|bcd8_ist|Add3~1\ & VCC)) # (!\u2|bcd8_ist|Add2~2_combout\ & (!\u2|bcd8_ist|Add3~1\)))) # (!\u2|bcd8_ist|rhexd\(2) & ((\u2|bcd8_ist|Add2~2_combout\ & 
-- (!\u2|bcd8_ist|Add3~1\)) # (!\u2|bcd8_ist|Add2~2_combout\ & ((\u2|bcd8_ist|Add3~1\) # (GND)))))
-- \u2|bcd8_ist|Add3~3\ = CARRY((\u2|bcd8_ist|rhexd\(2) & (!\u2|bcd8_ist|Add2~2_combout\ & !\u2|bcd8_ist|Add3~1\)) # (!\u2|bcd8_ist|rhexd\(2) & ((!\u2|bcd8_ist|Add3~1\) # (!\u2|bcd8_ist|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhexd\(2),
	datab => \u2|bcd8_ist|Add2~2_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add3~1\,
	combout => \u2|bcd8_ist|Add3~2_combout\,
	cout => \u2|bcd8_ist|Add3~3\);

-- Location: LCCOMB_X14_Y11_N4
\u2|bcd8_ist|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add3~4_combout\ = ((\u2|bcd8_ist|Add2~4_combout\ $ (\u2|bcd8_ist|rhexd\(3) $ (!\u2|bcd8_ist|Add3~3\)))) # (GND)
-- \u2|bcd8_ist|Add3~5\ = CARRY((\u2|bcd8_ist|Add2~4_combout\ & ((\u2|bcd8_ist|rhexd\(3)) # (!\u2|bcd8_ist|Add3~3\))) # (!\u2|bcd8_ist|Add2~4_combout\ & (\u2|bcd8_ist|rhexd\(3) & !\u2|bcd8_ist|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add2~4_combout\,
	datab => \u2|bcd8_ist|rhexd\(3),
	datad => VCC,
	cin => \u2|bcd8_ist|Add3~3\,
	combout => \u2|bcd8_ist|Add3~4_combout\,
	cout => \u2|bcd8_ist|Add3~5\);

-- Location: LCCOMB_X14_Y11_N10
\u2|bcd8_ist|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|LessThan0~0_combout\ = (\u2|bcd8_ist|Add3~6_combout\ & (\u2|bcd8_ist|Add3~0_combout\ & (\u2|bcd8_ist|Add3~4_combout\ & \u2|bcd8_ist|Add3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add3~6_combout\,
	datab => \u2|bcd8_ist|Add3~0_combout\,
	datac => \u2|bcd8_ist|Add3~4_combout\,
	datad => \u2|bcd8_ist|Add3~2_combout\,
	combout => \u2|bcd8_ist|LessThan0~0_combout\);

-- Location: LCCOMB_X13_Y11_N16
\u2|bcd8_ist|addbcd4~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~43_combout\ = (\u2|bcd8_ist|addbcd4~0_combout\ & ((\u2|bcd8_ist|Add6~0_combout\))) # (!\u2|bcd8_ist|addbcd4~0_combout\ & (\u2|bcd8_ist|Add3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|addbcd4~0_combout\,
	datac => \u2|bcd8_ist|Add3~0_combout\,
	datad => \u2|bcd8_ist|Add6~0_combout\,
	combout => \u2|bcd8_ist|addbcd4~43_combout\);

-- Location: LCCOMB_X13_Y11_N14
\u2|bcd8_ist|addbcd4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~44_combout\ = (\u2|bcd8_ist|Add3~8_combout\ & (\u2|bcd8_ist|Add4~0_combout\)) # (!\u2|bcd8_ist|Add3~8_combout\ & ((\u2|bcd8_ist|LessThan0~0_combout\ & (\u2|bcd8_ist|Add4~0_combout\)) # (!\u2|bcd8_ist|LessThan0~0_combout\ & 
-- ((\u2|bcd8_ist|addbcd4~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add3~8_combout\,
	datab => \u2|bcd8_ist|Add4~0_combout\,
	datac => \u2|bcd8_ist|LessThan0~0_combout\,
	datad => \u2|bcd8_ist|addbcd4~43_combout\,
	combout => \u2|bcd8_ist|addbcd4~44_combout\);

-- Location: FF_X18_Y8_N19
\u2|bcd8_ist|resa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd8_ist|addbcd4~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|resa\(1));

-- Location: LCCOMB_X13_Y7_N0
\u3|Time_wait[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Time_wait[0]~16_combout\ = \u3|Time_wait\(0) $ (VCC)
-- \u3|Time_wait[0]~17\ = CARRY(\u3|Time_wait\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|Time_wait\(0),
	datad => VCC,
	combout => \u3|Time_wait[0]~16_combout\,
	cout => \u3|Time_wait[0]~17\);

-- Location: LCCOMB_X14_Y7_N10
\u3|Time_wait[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Time_wait[0]~18_combout\ = (!\u3|uart_stat.000~q\ & \rst_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_stat.000~q\,
	datab => \rst_n~input_o\,
	combout => \u3|Time_wait[0]~18_combout\);

-- Location: FF_X13_Y7_N1
\u3|Time_wait[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|Time_wait[0]~16_combout\,
	ena => \u3|Time_wait[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|Time_wait\(0));

-- Location: LCCOMB_X13_Y7_N2
\u3|Time_wait[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Time_wait[1]~19_combout\ = (\u3|Time_wait\(1) & (!\u3|Time_wait[0]~17\)) # (!\u3|Time_wait\(1) & ((\u3|Time_wait[0]~17\) # (GND)))
-- \u3|Time_wait[1]~20\ = CARRY((!\u3|Time_wait[0]~17\) # (!\u3|Time_wait\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|Time_wait\(1),
	datad => VCC,
	cin => \u3|Time_wait[0]~17\,
	combout => \u3|Time_wait[1]~19_combout\,
	cout => \u3|Time_wait[1]~20\);

-- Location: FF_X13_Y7_N3
\u3|Time_wait[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|Time_wait[1]~19_combout\,
	ena => \u3|Time_wait[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|Time_wait\(1));

-- Location: LCCOMB_X13_Y7_N4
\u3|Time_wait[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Time_wait[2]~21_combout\ = (\u3|Time_wait\(2) & (\u3|Time_wait[1]~20\ $ (GND))) # (!\u3|Time_wait\(2) & (!\u3|Time_wait[1]~20\ & VCC))
-- \u3|Time_wait[2]~22\ = CARRY((\u3|Time_wait\(2) & !\u3|Time_wait[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|Time_wait\(2),
	datad => VCC,
	cin => \u3|Time_wait[1]~20\,
	combout => \u3|Time_wait[2]~21_combout\,
	cout => \u3|Time_wait[2]~22\);

-- Location: FF_X13_Y7_N5
\u3|Time_wait[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|Time_wait[2]~21_combout\,
	ena => \u3|Time_wait[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|Time_wait\(2));

-- Location: LCCOMB_X13_Y7_N6
\u3|Time_wait[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Time_wait[3]~23_combout\ = (\u3|Time_wait\(3) & (!\u3|Time_wait[2]~22\)) # (!\u3|Time_wait\(3) & ((\u3|Time_wait[2]~22\) # (GND)))
-- \u3|Time_wait[3]~24\ = CARRY((!\u3|Time_wait[2]~22\) # (!\u3|Time_wait\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Time_wait\(3),
	datad => VCC,
	cin => \u3|Time_wait[2]~22\,
	combout => \u3|Time_wait[3]~23_combout\,
	cout => \u3|Time_wait[3]~24\);

-- Location: FF_X13_Y7_N7
\u3|Time_wait[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|Time_wait[3]~23_combout\,
	ena => \u3|Time_wait[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|Time_wait\(3));

-- Location: LCCOMB_X14_Y7_N16
\u3|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Equal0~0_combout\ = (\u3|Time_wait\(0) & (\u3|Time_wait\(2) & (\u3|Time_wait\(3) & \u3|Time_wait\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Time_wait\(0),
	datab => \u3|Time_wait\(2),
	datac => \u3|Time_wait\(3),
	datad => \u3|Time_wait\(1),
	combout => \u3|Equal0~0_combout\);

-- Location: LCCOMB_X13_Y7_N8
\u3|Time_wait[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Time_wait[4]~25_combout\ = (\u3|Time_wait\(4) & (\u3|Time_wait[3]~24\ $ (GND))) # (!\u3|Time_wait\(4) & (!\u3|Time_wait[3]~24\ & VCC))
-- \u3|Time_wait[4]~26\ = CARRY((\u3|Time_wait\(4) & !\u3|Time_wait[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|Time_wait\(4),
	datad => VCC,
	cin => \u3|Time_wait[3]~24\,
	combout => \u3|Time_wait[4]~25_combout\,
	cout => \u3|Time_wait[4]~26\);

-- Location: FF_X13_Y7_N9
\u3|Time_wait[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|Time_wait[4]~25_combout\,
	ena => \u3|Time_wait[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|Time_wait\(4));

-- Location: LCCOMB_X13_Y7_N14
\u3|Time_wait[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Time_wait[7]~31_combout\ = (\u3|Time_wait\(7) & (!\u3|Time_wait[6]~30\)) # (!\u3|Time_wait\(7) & ((\u3|Time_wait[6]~30\) # (GND)))
-- \u3|Time_wait[7]~32\ = CARRY((!\u3|Time_wait[6]~30\) # (!\u3|Time_wait\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|Time_wait\(7),
	datad => VCC,
	cin => \u3|Time_wait[6]~30\,
	combout => \u3|Time_wait[7]~31_combout\,
	cout => \u3|Time_wait[7]~32\);

-- Location: FF_X13_Y7_N15
\u3|Time_wait[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|Time_wait[7]~31_combout\,
	ena => \u3|Time_wait[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|Time_wait\(7));

-- Location: LCCOMB_X13_Y7_N16
\u3|Time_wait[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Time_wait[8]~33_combout\ = (\u3|Time_wait\(8) & (\u3|Time_wait[7]~32\ $ (GND))) # (!\u3|Time_wait\(8) & (!\u3|Time_wait[7]~32\ & VCC))
-- \u3|Time_wait[8]~34\ = CARRY((\u3|Time_wait\(8) & !\u3|Time_wait[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|Time_wait\(8),
	datad => VCC,
	cin => \u3|Time_wait[7]~32\,
	combout => \u3|Time_wait[8]~33_combout\,
	cout => \u3|Time_wait[8]~34\);

-- Location: FF_X13_Y7_N17
\u3|Time_wait[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|Time_wait[8]~33_combout\,
	ena => \u3|Time_wait[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|Time_wait\(8));

-- Location: LCCOMB_X13_Y7_N18
\u3|Time_wait[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Time_wait[9]~35_combout\ = (\u3|Time_wait\(9) & (!\u3|Time_wait[8]~34\)) # (!\u3|Time_wait\(9) & ((\u3|Time_wait[8]~34\) # (GND)))
-- \u3|Time_wait[9]~36\ = CARRY((!\u3|Time_wait[8]~34\) # (!\u3|Time_wait\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|Time_wait\(9),
	datad => VCC,
	cin => \u3|Time_wait[8]~34\,
	combout => \u3|Time_wait[9]~35_combout\,
	cout => \u3|Time_wait[9]~36\);

-- Location: FF_X13_Y7_N19
\u3|Time_wait[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|Time_wait[9]~35_combout\,
	ena => \u3|Time_wait[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|Time_wait\(9));

-- Location: LCCOMB_X13_Y7_N20
\u3|Time_wait[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Time_wait[10]~37_combout\ = (\u3|Time_wait\(10) & (\u3|Time_wait[9]~36\ $ (GND))) # (!\u3|Time_wait\(10) & (!\u3|Time_wait[9]~36\ & VCC))
-- \u3|Time_wait[10]~38\ = CARRY((\u3|Time_wait\(10) & !\u3|Time_wait[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|Time_wait\(10),
	datad => VCC,
	cin => \u3|Time_wait[9]~36\,
	combout => \u3|Time_wait[10]~37_combout\,
	cout => \u3|Time_wait[10]~38\);

-- Location: FF_X13_Y7_N21
\u3|Time_wait[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|Time_wait[10]~37_combout\,
	ena => \u3|Time_wait[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|Time_wait\(10));

-- Location: LCCOMB_X13_Y7_N22
\u3|Time_wait[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Time_wait[11]~39_combout\ = (\u3|Time_wait\(11) & (!\u3|Time_wait[10]~38\)) # (!\u3|Time_wait\(11) & ((\u3|Time_wait[10]~38\) # (GND)))
-- \u3|Time_wait[11]~40\ = CARRY((!\u3|Time_wait[10]~38\) # (!\u3|Time_wait\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Time_wait\(11),
	datad => VCC,
	cin => \u3|Time_wait[10]~38\,
	combout => \u3|Time_wait[11]~39_combout\,
	cout => \u3|Time_wait[11]~40\);

-- Location: FF_X13_Y7_N23
\u3|Time_wait[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|Time_wait[11]~39_combout\,
	ena => \u3|Time_wait[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|Time_wait\(11));

-- Location: LCCOMB_X14_Y7_N8
\u3|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Equal0~2_combout\ = (\u3|Time_wait\(10) & (\u3|Time_wait\(11) & (\u3|Time_wait\(8) & \u3|Time_wait\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Time_wait\(10),
	datab => \u3|Time_wait\(11),
	datac => \u3|Time_wait\(8),
	datad => \u3|Time_wait\(9),
	combout => \u3|Equal0~2_combout\);

-- Location: LCCOMB_X13_Y7_N24
\u3|Time_wait[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Time_wait[12]~41_combout\ = (\u3|Time_wait\(12) & (\u3|Time_wait[11]~40\ $ (GND))) # (!\u3|Time_wait\(12) & (!\u3|Time_wait[11]~40\ & VCC))
-- \u3|Time_wait[12]~42\ = CARRY((\u3|Time_wait\(12) & !\u3|Time_wait[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|Time_wait\(12),
	datad => VCC,
	cin => \u3|Time_wait[11]~40\,
	combout => \u3|Time_wait[12]~41_combout\,
	cout => \u3|Time_wait[12]~42\);

-- Location: FF_X13_Y7_N25
\u3|Time_wait[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|Time_wait[12]~41_combout\,
	ena => \u3|Time_wait[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|Time_wait\(12));

-- Location: LCCOMB_X13_Y7_N26
\u3|Time_wait[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Time_wait[13]~43_combout\ = (\u3|Time_wait\(13) & (!\u3|Time_wait[12]~42\)) # (!\u3|Time_wait\(13) & ((\u3|Time_wait[12]~42\) # (GND)))
-- \u3|Time_wait[13]~44\ = CARRY((!\u3|Time_wait[12]~42\) # (!\u3|Time_wait\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Time_wait\(13),
	datad => VCC,
	cin => \u3|Time_wait[12]~42\,
	combout => \u3|Time_wait[13]~43_combout\,
	cout => \u3|Time_wait[13]~44\);

-- Location: LCCOMB_X13_Y7_N28
\u3|Time_wait[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Time_wait[14]~45_combout\ = (\u3|Time_wait\(14) & (\u3|Time_wait[13]~44\ $ (GND))) # (!\u3|Time_wait\(14) & (!\u3|Time_wait[13]~44\ & VCC))
-- \u3|Time_wait[14]~46\ = CARRY((\u3|Time_wait\(14) & !\u3|Time_wait[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|Time_wait\(14),
	datad => VCC,
	cin => \u3|Time_wait[13]~44\,
	combout => \u3|Time_wait[14]~45_combout\,
	cout => \u3|Time_wait[14]~46\);

-- Location: FF_X13_Y7_N29
\u3|Time_wait[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|Time_wait[14]~45_combout\,
	ena => \u3|Time_wait[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|Time_wait\(14));

-- Location: FF_X13_Y7_N27
\u3|Time_wait[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|Time_wait[13]~43_combout\,
	ena => \u3|Time_wait[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|Time_wait\(13));

-- Location: LCCOMB_X13_Y7_N30
\u3|Time_wait[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Time_wait[15]~47_combout\ = \u3|Time_wait\(15) $ (\u3|Time_wait[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Time_wait\(15),
	cin => \u3|Time_wait[14]~46\,
	combout => \u3|Time_wait[15]~47_combout\);

-- Location: FF_X13_Y7_N31
\u3|Time_wait[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|Time_wait[15]~47_combout\,
	ena => \u3|Time_wait[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|Time_wait\(15));

-- Location: LCCOMB_X14_Y7_N20
\u3|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Equal0~3_combout\ = (\u3|Time_wait\(12) & (\u3|Time_wait\(14) & (\u3|Time_wait\(13) & \u3|Time_wait\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Time_wait\(12),
	datab => \u3|Time_wait\(14),
	datac => \u3|Time_wait\(13),
	datad => \u3|Time_wait\(15),
	combout => \u3|Equal0~3_combout\);

-- Location: LCCOMB_X14_Y7_N24
\u3|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|Equal0~4_combout\ = (\u3|Equal0~1_combout\ & (\u3|Equal0~0_combout\ & (\u3|Equal0~2_combout\ & \u3|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal0~1_combout\,
	datab => \u3|Equal0~0_combout\,
	datac => \u3|Equal0~2_combout\,
	datad => \u3|Equal0~3_combout\,
	combout => \u3|Equal0~4_combout\);

-- Location: LCCOMB_X14_Y7_N18
\u3|uart_stat~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_stat~11_combout\ = (!\u3|uart_stat.010~q\ & (\rst_n~input_o\ & ((\u3|Equal0~4_combout\) # (\u3|uart_stat.000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_stat.010~q\,
	datab => \u3|Equal0~4_combout\,
	datac => \rst_n~input_o\,
	datad => \u3|uart_stat.000~q\,
	combout => \u3|uart_stat~11_combout\);

-- Location: LCCOMB_X14_Y7_N22
\u3|uart_stat.000~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_stat.000~feeder_combout\ = \u3|uart_stat~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_stat~11_combout\,
	combout => \u3|uart_stat.000~feeder_combout\);

-- Location: FF_X14_Y7_N23
\u3|uart_stat.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|uart_stat.000~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|uart_stat.000~q\);

-- Location: CLKCTRL_G3
\u3|uart_stat.000~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u3|uart_stat.000~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u3|uart_stat.000~clkctrl_outclk\);

-- Location: LCCOMB_X18_Y8_N18
\u3|uart_ad[108][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[108][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[108][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd8_ist|resa\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[108][1]~combout\,
	datac => \u2|bcd8_ist|resa\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[108][1]~combout\);

-- Location: LCCOMB_X19_Y8_N0
\u3|txdata~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~187_combout\ = (\u3|txdata[2]~80_combout\ & (((!\u3|k\(1) & \u3|uart_ad[108][1]~combout\)))) # (!\u3|txdata[2]~80_combout\ & (\u3|txdata~186_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata~186_combout\,
	datab => \u3|k\(1),
	datac => \u3|txdata[2]~80_combout\,
	datad => \u3|uart_ad[108][1]~combout\,
	combout => \u3|txdata~187_combout\);

-- Location: LCCOMB_X22_Y10_N20
\u3|txdata[3]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~66_combout\ = (\u3|k\(0) & (((\u3|k\(3)) # (\u3|k\(2))) # (!\u3|k\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(6),
	datab => \u3|k\(3),
	datac => \u3|k\(0),
	datad => \u3|k\(2),
	combout => \u3|txdata[3]~66_combout\);

-- Location: LCCOMB_X22_Y9_N22
\u3|txdata[2]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~154_combout\ = (\u3|k\(5)) # ((!\u3|k\(3) & (\u3|k\(2) & \u3|k\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(3),
	datab => \u3|k\(2),
	datac => \u3|k\(4),
	datad => \u3|k\(5),
	combout => \u3|txdata[2]~154_combout\);

-- Location: LCCOMB_X24_Y9_N16
\u3|txdata[2]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~153_combout\ = (!\u3|k\(3) & (!\u3|k\(5) & \u3|k\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(3),
	datab => \u3|k\(5),
	datad => \u3|k\(2),
	combout => \u3|txdata[2]~153_combout\);

-- Location: LCCOMB_X22_Y9_N28
\u3|txdata[2]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~155_combout\ = (\u3|txdata[2]~153_combout\ & ((\u3|txdata[2]~154_combout\) # (!\u3|k\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(1),
	datac => \u3|txdata[2]~154_combout\,
	datad => \u3|txdata[2]~153_combout\,
	combout => \u3|txdata[2]~155_combout\);

-- Location: FF_X23_Y5_N5
\u2|ch1_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch1\(15),
	sload => VCC,
	ena => \u1|ALT_INV_ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_sig\(2));

-- Location: LCCOMB_X23_Y5_N10
\u3|uart_ad[4][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[4][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[4][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((!\u2|ch1_sig\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[4][1]~combout\,
	datab => \u2|ch1_sig\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[4][1]~combout\);

-- Location: LCCOMB_X32_Y13_N14
\u2|bcd2_ist|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add1~2_combout\ = (\u2|bcd2_ist|rhexb\(2) & ((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a26\ & (\u2|bcd2_ist|Add1~1\ & VCC)) # (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a26\ & (!\u2|bcd2_ist|Add1~1\)))) # 
-- (!\u2|bcd2_ist|rhexb\(2) & ((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a26\ & (!\u2|bcd2_ist|Add1~1\)) # (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a26\ & ((\u2|bcd2_ist|Add1~1\) # (GND)))))
-- \u2|bcd2_ist|Add1~3\ = CARRY((\u2|bcd2_ist|rhexb\(2) & (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a26\ & !\u2|bcd2_ist|Add1~1\)) # (!\u2|bcd2_ist|rhexb\(2) & ((!\u2|bcd2_ist|Add1~1\) # 
-- (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexb\(2),
	datab => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a26\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add1~1\,
	combout => \u2|bcd2_ist|Add1~2_combout\,
	cout => \u2|bcd2_ist|Add1~3\);

-- Location: LCCOMB_X32_Y13_N16
\u2|bcd2_ist|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add1~4_combout\ = ((\u2|bcd2_ist|rhexb\(3) $ (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a25\ $ (!\u2|bcd2_ist|Add1~3\)))) # (GND)
-- \u2|bcd2_ist|Add1~5\ = CARRY((\u2|bcd2_ist|rhexb\(3) & ((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a25\) # (!\u2|bcd2_ist|Add1~3\))) # (!\u2|bcd2_ist|rhexb\(3) & (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a25\ & 
-- !\u2|bcd2_ist|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexb\(3),
	datab => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a25\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add1~3\,
	combout => \u2|bcd2_ist|Add1~4_combout\,
	cout => \u2|bcd2_ist|Add1~5\);

-- Location: LCCOMB_X32_Y13_N18
\u2|bcd2_ist|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add1~6_combout\ = \u2|bcd2_ist|Add1~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd2_ist|Add1~5\,
	combout => \u2|bcd2_ist|Add1~6_combout\);

-- Location: FF_X17_Y5_N27
\u1|ad_ch2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~11_combout\,
	sload => VCC,
	ena => \u1|ad_ch2[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch2\(13));

-- Location: LCCOMB_X18_Y5_N0
\u2|ch2_reg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_reg~14_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch2\(15) & (\u2|Add1~26_combout\)) # (!\u1|ad_ch2\(15) & ((\u1|ad_ch2\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch2\(15),
	datac => \u2|Add1~26_combout\,
	datad => \u1|ad_ch2\(13),
	combout => \u2|ch2_reg~14_combout\);

-- Location: FF_X18_Y5_N1
\u2|ch2_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_reg~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_reg\(13));

-- Location: LCCOMB_X18_Y5_N24
\u2|Mult1|mult_core|romout[3][13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[3][13]~13_combout\ = (\u2|ch2_reg\(15) & ((\u2|ch2_reg\(14)) # (\u2|ch2_reg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(15),
	datac => \u2|ch2_reg\(14),
	datad => \u2|ch2_reg\(13),
	combout => \u2|Mult1|mult_core|romout[3][13]~13_combout\);

-- Location: LCCOMB_X16_Y5_N4
\u2|ch2_reg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_reg~12_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch2\(15) & (\u2|Add1~20_combout\)) # (!\u1|ad_ch2\(15) & ((\u1|ad_ch2\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch2\(15),
	datab => \u1|ad_reset~q\,
	datac => \u2|Add1~20_combout\,
	datad => \u1|ad_ch2\(10),
	combout => \u2|ch2_reg~12_combout\);

-- Location: FF_X16_Y5_N5
\u2|ch2_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_reg~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_reg\(10));

-- Location: LCCOMB_X16_Y2_N16
\u2|Mult1|mult_core|romout[2][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[2][16]~combout\ = \u2|ch2_reg\(10) $ (((\u2|ch2_reg\(9) & !\u2|ch2_reg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch2_reg\(9),
	datac => \u2|ch2_reg\(8),
	datad => \u2|ch2_reg\(10),
	combout => \u2|Mult1|mult_core|romout[2][16]~combout\);

-- Location: LCCOMB_X18_Y5_N28
\u2|Mult1|mult_core|romout[3][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[3][11]~combout\ = (\u2|ch2_reg\(15) & (\u2|ch2_reg\(13) $ (((\u2|ch2_reg\(12)) # (!\u2|ch2_reg\(14)))))) # (!\u2|ch2_reg\(15) & ((\u2|ch2_reg\(13) & (!\u2|ch2_reg\(14) & \u2|ch2_reg\(12))) # (!\u2|ch2_reg\(13) & 
-- (\u2|ch2_reg\(14) & !\u2|ch2_reg\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(15),
	datab => \u2|ch2_reg\(13),
	datac => \u2|ch2_reg\(14),
	datad => \u2|ch2_reg\(12),
	combout => \u2|Mult1|mult_core|romout[3][11]~combout\);

-- Location: LCCOMB_X18_Y5_N16
\u2|Mult1|mult_core|romout[3][9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[3][9]~combout\ = (\u2|ch2_reg\(15) & ((\u2|ch2_reg\(13) & (\u2|ch2_reg\(14) & !\u2|ch2_reg\(12))) # (!\u2|ch2_reg\(13) & ((\u2|ch2_reg\(14)) # (!\u2|ch2_reg\(12)))))) # (!\u2|ch2_reg\(15) & (\u2|ch2_reg\(13) $ 
-- (((!\u2|ch2_reg\(14) & \u2|ch2_reg\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(15),
	datab => \u2|ch2_reg\(13),
	datac => \u2|ch2_reg\(14),
	datad => \u2|ch2_reg\(12),
	combout => \u2|Mult1|mult_core|romout[3][9]~combout\);

-- Location: LCCOMB_X18_Y5_N30
\u2|Mult1|mult_core|romout[3][8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[3][8]~17_combout\ = (\u2|ch2_reg\(14) & ((\u2|ch2_reg\(15) & ((\u2|ch2_reg\(12)) # (!\u2|ch2_reg\(13)))) # (!\u2|ch2_reg\(15) & ((\u2|ch2_reg\(13)) # (!\u2|ch2_reg\(12)))))) # (!\u2|ch2_reg\(14) & (\u2|ch2_reg\(12) $ 
-- (((\u2|ch2_reg\(15) & \u2|ch2_reg\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(15),
	datab => \u2|ch2_reg\(13),
	datac => \u2|ch2_reg\(14),
	datad => \u2|ch2_reg\(12),
	combout => \u2|Mult1|mult_core|romout[3][8]~17_combout\);

-- Location: LCCOMB_X16_Y2_N14
\u2|Mult1|mult_core|romout[2][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[2][11]~combout\ = (\u2|ch2_reg\(11) & (\u2|ch2_reg\(9) $ (((\u2|ch2_reg\(8)) # (!\u2|ch2_reg\(10)))))) # (!\u2|ch2_reg\(11) & ((\u2|ch2_reg\(10) & (!\u2|ch2_reg\(8) & !\u2|ch2_reg\(9))) # (!\u2|ch2_reg\(10) & (\u2|ch2_reg\(8) & 
-- \u2|ch2_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(10),
	datab => \u2|ch2_reg\(8),
	datac => \u2|ch2_reg\(11),
	datad => \u2|ch2_reg\(9),
	combout => \u2|Mult1|mult_core|romout[2][11]~combout\);

-- Location: LCCOMB_X18_Y2_N8
\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u2|Mult1|mult_core|romout[2][12]~combout\ $ (\u2|Mult1|mult_core|romout[3][8]~17_combout\ $ (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u2|Mult1|mult_core|romout[2][12]~combout\ & ((\u2|Mult1|mult_core|romout[3][8]~17_combout\) # (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u2|Mult1|mult_core|romout[2][12]~combout\ & (\u2|Mult1|mult_core|romout[3][8]~17_combout\ & !\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|romout[2][12]~combout\,
	datab => \u2|Mult1|mult_core|romout[3][8]~17_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X18_Y2_N10
\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u2|Mult1|mult_core|romout[2][13]~16_combout\ & ((\u2|Mult1|mult_core|romout[3][9]~combout\ & (\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u2|Mult1|mult_core|romout[3][9]~combout\ & (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u2|Mult1|mult_core|romout[2][13]~16_combout\ & ((\u2|Mult1|mult_core|romout[3][9]~combout\ & 
-- (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u2|Mult1|mult_core|romout[3][9]~combout\ & ((\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u2|Mult1|mult_core|romout[2][13]~16_combout\ & (!\u2|Mult1|mult_core|romout[3][9]~combout\ & !\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult1|mult_core|romout[2][13]~16_combout\ & ((!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u2|Mult1|mult_core|romout[3][9]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|romout[2][13]~16_combout\,
	datab => \u2|Mult1|mult_core|romout[3][9]~combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X18_Y2_N12
\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u2|Mult1|mult_core|romout[3][10]~15_combout\ $ (\u2|ch2_reg\(8) $ (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u2|Mult1|mult_core|romout[3][10]~15_combout\ & ((\u2|ch2_reg\(8)) # (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # (!\u2|Mult1|mult_core|romout[3][10]~15_combout\ & 
-- (\u2|ch2_reg\(8) & !\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|romout[3][10]~15_combout\,
	datab => \u2|ch2_reg\(8),
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X18_Y2_N14
\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u2|Mult1|mult_core|romout[2][15]~14_combout\ & ((\u2|Mult1|mult_core|romout[3][11]~combout\ & (\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u2|Mult1|mult_core|romout[3][11]~combout\ & (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u2|Mult1|mult_core|romout[2][15]~14_combout\ & ((\u2|Mult1|mult_core|romout[3][11]~combout\ & 
-- (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u2|Mult1|mult_core|romout[3][11]~combout\ & ((\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u2|Mult1|mult_core|romout[2][15]~14_combout\ & (!\u2|Mult1|mult_core|romout[3][11]~combout\ & !\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult1|mult_core|romout[2][15]~14_combout\ & ((!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u2|Mult1|mult_core|romout[3][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|romout[2][15]~14_combout\,
	datab => \u2|Mult1|mult_core|romout[3][11]~combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X18_Y2_N16
\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u2|Mult1|mult_core|romout[3][12]~combout\ $ (\u2|Mult1|mult_core|romout[2][16]~combout\ $ (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u2|Mult1|mult_core|romout[3][12]~combout\ & ((\u2|Mult1|mult_core|romout[2][16]~combout\) # (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~15\))) # 
-- (!\u2|Mult1|mult_core|romout[3][12]~combout\ & (\u2|Mult1|mult_core|romout[2][16]~combout\ & !\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|romout[3][12]~combout\,
	datab => \u2|Mult1|mult_core|romout[2][16]~combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X18_Y2_N18
\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u2|Mult1|mult_core|romout[2][17]~combout\ & ((\u2|Mult1|mult_core|romout[3][13]~13_combout\ & (\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u2|Mult1|mult_core|romout[3][13]~13_combout\ & (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17\)))) # (!\u2|Mult1|mult_core|romout[2][17]~combout\ & ((\u2|Mult1|mult_core|romout[3][13]~13_combout\ & 
-- (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u2|Mult1|mult_core|romout[3][13]~13_combout\ & ((\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u2|Mult1|mult_core|romout[2][17]~combout\ & (!\u2|Mult1|mult_core|romout[3][13]~13_combout\ & !\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult1|mult_core|romout[2][17]~combout\ & ((!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u2|Mult1|mult_core|romout[3][13]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|romout[2][17]~combout\,
	datab => \u2|Mult1|mult_core|romout[3][13]~13_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X16_Y5_N6
\u2|Mult1|mult_core|romout[0][19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[0][19]~combout\ = (\u2|ch2_reg\(3) & ((\u2|ch2_reg\(2)) # ((\u2|ch2_reg\(1) & \u2|ch2_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(3),
	datab => \u2|ch2_reg\(1),
	datac => \u2|ch2_reg\(2),
	datad => \u2|ch2_reg\(0),
	combout => \u2|Mult1|mult_core|romout[0][19]~combout\);

-- Location: LCCOMB_X17_Y3_N30
\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ 
-- (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\) # 
-- (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & 
-- !\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X17_Y2_N0
\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- (\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- !\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X17_Y2_N2
\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ (\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ 
-- (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\) # 
-- (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & 
-- !\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X17_Y2_N4
\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & 
-- (\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & 
-- !\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datab => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X17_Y2_N8
\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: FF_X17_Y2_N9
\u2|ch2_data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_data_reg\(25));

-- Location: LCCOMB_X22_Y4_N4
\u2|ch2_vol~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_vol~15_combout\ = (!\u1|ad_reset~q\ & \u2|ch2_data_reg\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_reset~q\,
	datac => \u2|ch2_data_reg\(25),
	combout => \u2|ch2_vol~15_combout\);

-- Location: FF_X22_Y4_N5
\u2|ch2_vol[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_vol~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_vol\(10));

-- Location: LCCOMB_X22_Y8_N10
\u2|bcd2_ist|rhex[2][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|rhex[2][2]~feeder_combout\ = \u2|ch2_vol\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch2_vol\(10),
	combout => \u2|bcd2_ist|rhex[2][2]~feeder_combout\);

-- Location: FF_X22_Y8_N11
\u2|bcd2_ist|rhex[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|rhex[2][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhex[2][2]~q\);

-- Location: LCCOMB_X17_Y2_N10
\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = (\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & !\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: FF_X17_Y2_N11
\u2|ch2_data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_data_reg\(26));

-- Location: LCCOMB_X21_Y4_N2
\u2|ch2_vol~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_vol~8_combout\ = (\u2|ch2_data_reg\(26) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch2_data_reg\(26),
	datac => \u1|ad_reset~q\,
	combout => \u2|ch2_vol~8_combout\);

-- Location: FF_X21_Y4_N3
\u2|ch2_vol[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_vol~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_vol\(11));

-- Location: LCCOMB_X21_Y4_N30
\u2|bcd2_ist|rhex[2][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|rhex[2][3]~feeder_combout\ = \u2|ch2_vol\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch2_vol\(11),
	combout => \u2|bcd2_ist|rhex[2][3]~feeder_combout\);

-- Location: FF_X21_Y4_N31
\u2|bcd2_ist|rhex[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|rhex[2][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhex[2][3]~q\);

-- Location: FF_X17_Y2_N5
\u2|ch2_data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_data_reg\(23));

-- Location: LCCOMB_X26_Y6_N12
\u2|ch2_vol~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_vol~10_combout\ = (!\u1|ad_reset~q\ & \u2|ch2_data_reg\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_reset~q\,
	datac => \u2|ch2_data_reg\(23),
	combout => \u2|ch2_vol~10_combout\);

-- Location: FF_X26_Y6_N13
\u2|ch2_vol[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_vol~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_vol\(8));

-- Location: FF_X30_Y10_N25
\u2|bcd2_ist|rhex[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch2_vol\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhex[2][0]~q\);

-- Location: LCCOMB_X31_Y11_N10
\u2|bcd2_ist|WideOr20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr20~0_combout\ = (\u2|bcd2_ist|rhex[2][1]~q\ & (\u2|bcd2_ist|rhex[2][3]~q\ $ (((\u2|bcd2_ist|rhex[2][2]~q\) # (!\u2|bcd2_ist|rhex[2][0]~q\))))) # (!\u2|bcd2_ist|rhex[2][1]~q\ & ((\u2|bcd2_ist|rhex[2][2]~q\ & (\u2|bcd2_ist|rhex[2][3]~q\ & 
-- !\u2|bcd2_ist|rhex[2][0]~q\)) # (!\u2|bcd2_ist|rhex[2][2]~q\ & (!\u2|bcd2_ist|rhex[2][3]~q\ & \u2|bcd2_ist|rhex[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[2][1]~q\,
	datab => \u2|bcd2_ist|rhex[2][2]~q\,
	datac => \u2|bcd2_ist|rhex[2][3]~q\,
	datad => \u2|bcd2_ist|rhex[2][0]~q\,
	combout => \u2|bcd2_ist|WideOr20~0_combout\);

-- Location: FF_X32_Y13_N1
\u2|bcd2_ist|rhexc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd2_ist|WideOr20~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexc\(4));

-- Location: LCCOMB_X32_Y13_N0
\u2|bcd2_ist|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add2~0_combout\ = (\u2|bcd2_ist|Add1~0_combout\ & (\u2|bcd2_ist|rhexc\(4) $ (VCC))) # (!\u2|bcd2_ist|Add1~0_combout\ & (\u2|bcd2_ist|rhexc\(4) & VCC))
-- \u2|bcd2_ist|Add2~1\ = CARRY((\u2|bcd2_ist|Add1~0_combout\ & \u2|bcd2_ist|rhexc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add1~0_combout\,
	datab => \u2|bcd2_ist|rhexc\(4),
	datad => VCC,
	combout => \u2|bcd2_ist|Add2~0_combout\,
	cout => \u2|bcd2_ist|Add2~1\);

-- Location: LCCOMB_X32_Y13_N2
\u2|bcd2_ist|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add2~2_combout\ = (\u2|bcd2_ist|rhexc\(2) & ((\u2|bcd2_ist|Add1~2_combout\ & (\u2|bcd2_ist|Add2~1\ & VCC)) # (!\u2|bcd2_ist|Add1~2_combout\ & (!\u2|bcd2_ist|Add2~1\)))) # (!\u2|bcd2_ist|rhexc\(2) & ((\u2|bcd2_ist|Add1~2_combout\ & 
-- (!\u2|bcd2_ist|Add2~1\)) # (!\u2|bcd2_ist|Add1~2_combout\ & ((\u2|bcd2_ist|Add2~1\) # (GND)))))
-- \u2|bcd2_ist|Add2~3\ = CARRY((\u2|bcd2_ist|rhexc\(2) & (!\u2|bcd2_ist|Add1~2_combout\ & !\u2|bcd2_ist|Add2~1\)) # (!\u2|bcd2_ist|rhexc\(2) & ((!\u2|bcd2_ist|Add2~1\) # (!\u2|bcd2_ist|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexc\(2),
	datab => \u2|bcd2_ist|Add1~2_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add2~1\,
	combout => \u2|bcd2_ist|Add2~2_combout\,
	cout => \u2|bcd2_ist|Add2~3\);

-- Location: LCCOMB_X32_Y13_N4
\u2|bcd2_ist|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add2~4_combout\ = ((\u2|bcd2_ist|rhexc\(3) $ (\u2|bcd2_ist|Add1~4_combout\ $ (!\u2|bcd2_ist|Add2~3\)))) # (GND)
-- \u2|bcd2_ist|Add2~5\ = CARRY((\u2|bcd2_ist|rhexc\(3) & ((\u2|bcd2_ist|Add1~4_combout\) # (!\u2|bcd2_ist|Add2~3\))) # (!\u2|bcd2_ist|rhexc\(3) & (\u2|bcd2_ist|Add1~4_combout\ & !\u2|bcd2_ist|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexc\(3),
	datab => \u2|bcd2_ist|Add1~4_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add2~3\,
	combout => \u2|bcd2_ist|Add2~4_combout\,
	cout => \u2|bcd2_ist|Add2~5\);

-- Location: LCCOMB_X32_Y13_N8
\u2|bcd2_ist|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add2~8_combout\ = !\u2|bcd2_ist|Add2~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd2_ist|Add2~7\,
	combout => \u2|bcd2_ist|Add2~8_combout\);

-- Location: LCCOMB_X32_Y13_N20
\u2|bcd2_ist|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add3~0_combout\ = (\u2|bcd2_ist|rhexd\(4) & (\u2|bcd2_ist|Add2~0_combout\ $ (VCC))) # (!\u2|bcd2_ist|rhexd\(4) & (\u2|bcd2_ist|Add2~0_combout\ & VCC))
-- \u2|bcd2_ist|Add3~1\ = CARRY((\u2|bcd2_ist|rhexd\(4) & \u2|bcd2_ist|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexd\(4),
	datab => \u2|bcd2_ist|Add2~0_combout\,
	datad => VCC,
	combout => \u2|bcd2_ist|Add3~0_combout\,
	cout => \u2|bcd2_ist|Add3~1\);

-- Location: LCCOMB_X32_Y13_N22
\u2|bcd2_ist|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add3~2_combout\ = (\u2|bcd2_ist|rhexd\(2) & ((\u2|bcd2_ist|Add2~2_combout\ & (\u2|bcd2_ist|Add3~1\ & VCC)) # (!\u2|bcd2_ist|Add2~2_combout\ & (!\u2|bcd2_ist|Add3~1\)))) # (!\u2|bcd2_ist|rhexd\(2) & ((\u2|bcd2_ist|Add2~2_combout\ & 
-- (!\u2|bcd2_ist|Add3~1\)) # (!\u2|bcd2_ist|Add2~2_combout\ & ((\u2|bcd2_ist|Add3~1\) # (GND)))))
-- \u2|bcd2_ist|Add3~3\ = CARRY((\u2|bcd2_ist|rhexd\(2) & (!\u2|bcd2_ist|Add2~2_combout\ & !\u2|bcd2_ist|Add3~1\)) # (!\u2|bcd2_ist|rhexd\(2) & ((!\u2|bcd2_ist|Add3~1\) # (!\u2|bcd2_ist|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexd\(2),
	datab => \u2|bcd2_ist|Add2~2_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add3~1\,
	combout => \u2|bcd2_ist|Add3~2_combout\,
	cout => \u2|bcd2_ist|Add3~3\);

-- Location: LCCOMB_X32_Y13_N24
\u2|bcd2_ist|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add3~4_combout\ = ((\u2|bcd2_ist|rhexd\(3) $ (\u2|bcd2_ist|Add2~4_combout\ $ (!\u2|bcd2_ist|Add3~3\)))) # (GND)
-- \u2|bcd2_ist|Add3~5\ = CARRY((\u2|bcd2_ist|rhexd\(3) & ((\u2|bcd2_ist|Add2~4_combout\) # (!\u2|bcd2_ist|Add3~3\))) # (!\u2|bcd2_ist|rhexd\(3) & (\u2|bcd2_ist|Add2~4_combout\ & !\u2|bcd2_ist|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexd\(3),
	datab => \u2|bcd2_ist|Add2~4_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add3~3\,
	combout => \u2|bcd2_ist|Add3~4_combout\,
	cout => \u2|bcd2_ist|Add3~5\);

-- Location: LCCOMB_X32_Y13_N26
\u2|bcd2_ist|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add3~6_combout\ = (\u2|bcd2_ist|Add2~6_combout\ & (!\u2|bcd2_ist|Add3~5\)) # (!\u2|bcd2_ist|Add2~6_combout\ & ((\u2|bcd2_ist|Add3~5\) # (GND)))
-- \u2|bcd2_ist|Add3~7\ = CARRY((!\u2|bcd2_ist|Add3~5\) # (!\u2|bcd2_ist|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add2~6_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add3~5\,
	combout => \u2|bcd2_ist|Add3~6_combout\,
	cout => \u2|bcd2_ist|Add3~7\);

-- Location: LCCOMB_X32_Y13_N28
\u2|bcd2_ist|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add3~8_combout\ = \u2|bcd2_ist|Add3~7\ $ (!\u2|bcd2_ist|Add2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd2_ist|Add2~8_combout\,
	cin => \u2|bcd2_ist|Add3~7\,
	combout => \u2|bcd2_ist|Add3~8_combout\);

-- Location: LCCOMB_X31_Y13_N20
\u2|bcd2_ist|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add6~0_combout\ = \u2|bcd2_ist|Add3~0_combout\ $ (VCC)
-- \u2|bcd2_ist|Add6~1\ = CARRY(\u2|bcd2_ist|Add3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add3~0_combout\,
	datad => VCC,
	combout => \u2|bcd2_ist|Add6~0_combout\,
	cout => \u2|bcd2_ist|Add6~1\);

-- Location: LCCOMB_X32_Y13_N30
\u2|bcd2_ist|addbcd4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~0_combout\ = (\u2|bcd2_ist|Add3~6_combout\ & (!\u2|bcd2_ist|Add3~2_combout\ & ((!\u2|bcd2_ist|Add3~4_combout\)))) # (!\u2|bcd2_ist|Add3~6_combout\ & (\u2|bcd2_ist|Add3~4_combout\ & ((\u2|bcd2_ist|Add3~2_combout\) # 
-- (\u2|bcd2_ist|Add3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add3~2_combout\,
	datab => \u2|bcd2_ist|Add3~0_combout\,
	datac => \u2|bcd2_ist|Add3~6_combout\,
	datad => \u2|bcd2_ist|Add3~4_combout\,
	combout => \u2|bcd2_ist|addbcd4~0_combout\);

-- Location: LCCOMB_X33_Y13_N8
\u2|bcd2_ist|addbcd4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~46_combout\ = (\u2|bcd2_ist|addbcd4~0_combout\ & ((\u2|bcd2_ist|Add6~0_combout\))) # (!\u2|bcd2_ist|addbcd4~0_combout\ & (\u2|bcd2_ist|Add3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add3~0_combout\,
	datac => \u2|bcd2_ist|Add6~0_combout\,
	datad => \u2|bcd2_ist|addbcd4~0_combout\,
	combout => \u2|bcd2_ist|addbcd4~46_combout\);

-- Location: LCCOMB_X32_Y13_N10
\u2|bcd2_ist|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|LessThan0~0_combout\ = (\u2|bcd2_ist|Add3~2_combout\ & (\u2|bcd2_ist|Add3~0_combout\ & (\u2|bcd2_ist|Add3~6_combout\ & \u2|bcd2_ist|Add3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add3~2_combout\,
	datab => \u2|bcd2_ist|Add3~0_combout\,
	datac => \u2|bcd2_ist|Add3~6_combout\,
	datad => \u2|bcd2_ist|Add3~4_combout\,
	combout => \u2|bcd2_ist|LessThan0~0_combout\);

-- Location: LCCOMB_X31_Y12_N28
\u2|bcd2_ist|addbcd4~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~47_combout\ = (\u2|bcd2_ist|Add3~8_combout\ & (\u2|bcd2_ist|Add4~0_combout\)) # (!\u2|bcd2_ist|Add3~8_combout\ & ((\u2|bcd2_ist|LessThan0~0_combout\ & (\u2|bcd2_ist|Add4~0_combout\)) # (!\u2|bcd2_ist|LessThan0~0_combout\ & 
-- ((\u2|bcd2_ist|addbcd4~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add4~0_combout\,
	datab => \u2|bcd2_ist|Add3~8_combout\,
	datac => \u2|bcd2_ist|addbcd4~46_combout\,
	datad => \u2|bcd2_ist|LessThan0~0_combout\,
	combout => \u2|bcd2_ist|addbcd4~47_combout\);

-- Location: FF_X21_Y10_N17
\u2|bcd2_ist|resa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd2_ist|addbcd4~47_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|resa\(1));

-- Location: LCCOMB_X21_Y10_N16
\u3|uart_ad[24][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[24][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[24][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd2_ist|resa\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[24][1]~combout\,
	datac => \u2|bcd2_ist|resa\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[24][1]~combout\);

-- Location: LCCOMB_X21_Y10_N14
\u3|txdata~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~211_combout\ = (\u3|k\(2) & (\u3|k\(4) & (\u3|k\(1)))) # (!\u3|k\(2) & (((!\u3|k\(1) & \u3|uart_ad[24][1]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|k\(2),
	datac => \u3|k\(1),
	datad => \u3|uart_ad[24][1]~combout\,
	combout => \u3|txdata~211_combout\);

-- Location: LCCOMB_X21_Y10_N26
\u3|txdata[2]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~158_combout\ = (\u3|k\(3) & ((\u3|k\(4)) # ((\u3|k\(2)) # (\u3|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|k\(2),
	datac => \u3|k\(1),
	datad => \u3|k\(3),
	combout => \u3|txdata[2]~158_combout\);

-- Location: LCCOMB_X21_Y10_N8
\u3|txdata[2]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~157_combout\ = (\u3|k\(2)) # ((\u3|k\(4)) # (!\u3|k\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(2),
	datac => \u3|k\(4),
	datad => \u3|k\(3),
	combout => \u3|txdata[2]~157_combout\);

-- Location: LCCOMB_X25_Y3_N22
\u2|Mult0|mult_core|romout[2][17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[2][17]~combout\ = \u2|ch1_reg\(11) $ (((\u2|ch1_reg\(10) & ((!\u2|ch1_reg\(9)))) # (!\u2|ch1_reg\(10) & (\u2|ch1_reg\(8) & \u2|ch1_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(8),
	datab => \u2|ch1_reg\(10),
	datac => \u2|ch1_reg\(9),
	datad => \u2|ch1_reg\(11),
	combout => \u2|Mult0|mult_core|romout[2][17]~combout\);

-- Location: FF_X24_Y4_N9
\u1|ad_ch1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~10_combout\,
	sload => VCC,
	ena => \u1|ad_ch1[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch1\(14));

-- Location: LCCOMB_X24_Y4_N26
\u2|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add0~26_combout\ = (\u1|ad_ch1\(13) & ((\u2|Add0~25\) # (GND))) # (!\u1|ad_ch1\(13) & (!\u2|Add0~25\))
-- \u2|Add0~27\ = CARRY((\u1|ad_ch1\(13)) # (!\u2|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch1\(13),
	datad => VCC,
	cin => \u2|Add0~25\,
	combout => \u2|Add0~26_combout\,
	cout => \u2|Add0~27\);

-- Location: LCCOMB_X24_Y4_N28
\u2|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add0~28_combout\ = (\u1|ad_ch1\(14) & (!\u2|Add0~27\ & VCC)) # (!\u1|ad_ch1\(14) & (\u2|Add0~27\ $ (GND)))
-- \u2|Add0~29\ = CARRY((!\u1|ad_ch1\(14) & !\u2|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch1\(14),
	datad => VCC,
	cin => \u2|Add0~27\,
	combout => \u2|Add0~28_combout\,
	cout => \u2|Add0~29\);

-- Location: LCCOMB_X24_Y4_N30
\u2|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add0~30_combout\ = \u2|Add0~29\ $ (!\u1|ad_ch1\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u1|ad_ch1\(15),
	cin => \u2|Add0~29\,
	combout => \u2|Add0~30_combout\);

-- Location: LCCOMB_X25_Y4_N28
\u2|ch1_reg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_reg~15_combout\ = (!\u1|ad_reset~q\ & (\u2|Add0~30_combout\ & \u1|ad_ch1\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u2|Add0~30_combout\,
	datad => \u1|ad_ch1\(15),
	combout => \u2|ch1_reg~15_combout\);

-- Location: FF_X25_Y4_N29
\u2|ch1_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_reg~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_reg\(15));

-- Location: LCCOMB_X25_Y4_N20
\u2|ch1_reg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_reg~9_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch1\(15) & ((\u2|Add0~28_combout\))) # (!\u1|ad_ch1\(15) & (\u1|ad_ch1\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch1\(14),
	datab => \u2|Add0~28_combout\,
	datac => \u1|ad_reset~q\,
	datad => \u1|ad_ch1\(15),
	combout => \u2|ch1_reg~9_combout\);

-- Location: FF_X25_Y4_N21
\u2|ch1_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_reg~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_reg\(14));

-- Location: LCCOMB_X25_Y3_N4
\u2|Mult0|mult_core|romout[3][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[3][12]~combout\ = (\u2|ch1_reg\(13) & (\u2|ch1_reg\(14) & ((\u2|ch1_reg\(12)) # (!\u2|ch1_reg\(15))))) # (!\u2|ch1_reg\(13) & ((\u2|ch1_reg\(15) & ((!\u2|ch1_reg\(14)))) # (!\u2|ch1_reg\(15) & (\u2|ch1_reg\(12) & 
-- \u2|ch1_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(13),
	datab => \u2|ch1_reg\(15),
	datac => \u2|ch1_reg\(12),
	datad => \u2|ch1_reg\(14),
	combout => \u2|Mult0|mult_core|romout[3][12]~combout\);

-- Location: LCCOMB_X25_Y3_N28
\u2|Mult0|mult_core|romout[3][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[3][11]~combout\ = (\u2|ch1_reg\(13) & ((\u2|ch1_reg\(15) & (!\u2|ch1_reg\(12) & \u2|ch1_reg\(14))) # (!\u2|ch1_reg\(15) & (\u2|ch1_reg\(12) & !\u2|ch1_reg\(14))))) # (!\u2|ch1_reg\(13) & (\u2|ch1_reg\(15) $ (((!\u2|ch1_reg\(12) 
-- & \u2|ch1_reg\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(13),
	datab => \u2|ch1_reg\(15),
	datac => \u2|ch1_reg\(12),
	datad => \u2|ch1_reg\(14),
	combout => \u2|Mult0|mult_core|romout[3][11]~combout\);

-- Location: LCCOMB_X25_Y3_N18
\u2|Mult0|mult_core|romout[3][9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[3][9]~combout\ = (\u2|ch1_reg\(13) & ((\u2|ch1_reg\(15) & (!\u2|ch1_reg\(12) & \u2|ch1_reg\(14))) # (!\u2|ch1_reg\(15) & ((\u2|ch1_reg\(14)) # (!\u2|ch1_reg\(12)))))) # (!\u2|ch1_reg\(13) & (\u2|ch1_reg\(15) $ 
-- (((\u2|ch1_reg\(12) & !\u2|ch1_reg\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(13),
	datab => \u2|ch1_reg\(15),
	datac => \u2|ch1_reg\(12),
	datad => \u2|ch1_reg\(14),
	combout => \u2|Mult0|mult_core|romout[3][9]~combout\);

-- Location: LCCOMB_X25_Y3_N20
\u2|Mult0|mult_core|romout[3][8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[3][8]~13_combout\ = (\u2|ch1_reg\(12) & ((\u2|ch1_reg\(13) & ((\u2|ch1_reg\(14)) # (!\u2|ch1_reg\(15)))) # (!\u2|ch1_reg\(13) & ((\u2|ch1_reg\(15)) # (!\u2|ch1_reg\(14)))))) # (!\u2|ch1_reg\(12) & (\u2|ch1_reg\(14) $ 
-- (((\u2|ch1_reg\(13) & \u2|ch1_reg\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(13),
	datab => \u2|ch1_reg\(15),
	datac => \u2|ch1_reg\(12),
	datad => \u2|ch1_reg\(14),
	combout => \u2|Mult0|mult_core|romout[3][8]~13_combout\);

-- Location: LCCOMB_X25_Y3_N6
\u2|Mult0|mult_core|romout[3][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[3][7]~combout\ = \u2|ch1_reg\(13) $ (\u2|ch1_reg\(15) $ (((\u2|ch1_reg\(12) & \u2|ch1_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(13),
	datab => \u2|ch1_reg\(15),
	datac => \u2|ch1_reg\(12),
	datad => \u2|ch1_reg\(14),
	combout => \u2|Mult0|mult_core|romout[3][7]~combout\);

-- Location: LCCOMB_X26_Y3_N0
\u2|Mult0|mult_core|romout[2][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[2][10]~combout\ = (\u2|ch1_reg\(10) & (\u2|ch1_reg\(8) $ (((\u2|ch1_reg\(11)) # (!\u2|ch1_reg\(9)))))) # (!\u2|ch1_reg\(10) & ((\u2|ch1_reg\(11) & ((\u2|ch1_reg\(8)))) # (!\u2|ch1_reg\(11) & (\u2|ch1_reg\(9) & 
-- !\u2|ch1_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(10),
	datab => \u2|ch1_reg\(9),
	datac => \u2|ch1_reg\(11),
	datad => \u2|ch1_reg\(8),
	combout => \u2|Mult0|mult_core|romout[2][10]~combout\);

-- Location: FF_X23_Y4_N17
\u1|ad_ch1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u1|ad_ch8~11_combout\,
	ena => \u1|ad_ch1[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch1\(13));

-- Location: LCCOMB_X25_Y4_N22
\u2|ch1_reg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_reg~14_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch1\(15) & ((\u2|Add0~26_combout\))) # (!\u1|ad_ch1\(15) & (\u1|ad_ch1\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch1\(13),
	datac => \u2|Add0~26_combout\,
	datad => \u1|ad_ch1\(15),
	combout => \u2|ch1_reg~14_combout\);

-- Location: FF_X25_Y4_N23
\u2|ch1_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_reg~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_reg\(13));

-- Location: LCCOMB_X26_Y3_N12
\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u2|Mult0|mult_core|romout[2][13]~15_combout\ & ((\u2|Mult0|mult_core|romout[3][9]~combout\ & (\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u2|Mult0|mult_core|romout[3][9]~combout\ & (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u2|Mult0|mult_core|romout[2][13]~15_combout\ & ((\u2|Mult0|mult_core|romout[3][9]~combout\ & 
-- (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u2|Mult0|mult_core|romout[3][9]~combout\ & ((\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u2|Mult0|mult_core|romout[2][13]~15_combout\ & (!\u2|Mult0|mult_core|romout[3][9]~combout\ & !\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult0|mult_core|romout[2][13]~15_combout\ & ((!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u2|Mult0|mult_core|romout[3][9]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[2][13]~15_combout\,
	datab => \u2|Mult0|mult_core|romout[3][9]~combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X26_Y3_N14
\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u2|Mult0|mult_core|romout[3][10]~17_combout\ $ (\u2|ch1_reg\(8) $ (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u2|Mult0|mult_core|romout[3][10]~17_combout\ & ((\u2|ch1_reg\(8)) # (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # (!\u2|Mult0|mult_core|romout[3][10]~17_combout\ & 
-- (\u2|ch1_reg\(8) & !\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[3][10]~17_combout\,
	datab => \u2|ch1_reg\(8),
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X26_Y3_N16
\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u2|Mult0|mult_core|romout[2][15]~19_combout\ & ((\u2|Mult0|mult_core|romout[3][11]~combout\ & (\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u2|Mult0|mult_core|romout[3][11]~combout\ & (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u2|Mult0|mult_core|romout[2][15]~19_combout\ & ((\u2|Mult0|mult_core|romout[3][11]~combout\ & 
-- (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u2|Mult0|mult_core|romout[3][11]~combout\ & ((\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u2|Mult0|mult_core|romout[2][15]~19_combout\ & (!\u2|Mult0|mult_core|romout[3][11]~combout\ & !\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult0|mult_core|romout[2][15]~19_combout\ & ((!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u2|Mult0|mult_core|romout[3][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[2][15]~19_combout\,
	datab => \u2|Mult0|mult_core|romout[3][11]~combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X26_Y3_N18
\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u2|Mult0|mult_core|romout[2][16]~combout\ $ (\u2|Mult0|mult_core|romout[3][12]~combout\ $ (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u2|Mult0|mult_core|romout[2][16]~combout\ & ((\u2|Mult0|mult_core|romout[3][12]~combout\) # (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\))) # 
-- (!\u2|Mult0|mult_core|romout[2][16]~combout\ & (\u2|Mult0|mult_core|romout[3][12]~combout\ & !\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[2][16]~combout\,
	datab => \u2|Mult0|mult_core|romout[3][12]~combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X26_Y3_N20
\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u2|Mult0|mult_core|romout[3][13]~20_combout\ & ((\u2|Mult0|mult_core|romout[2][17]~combout\ & (\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u2|Mult0|mult_core|romout[2][17]~combout\ & (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)))) # (!\u2|Mult0|mult_core|romout[3][13]~20_combout\ & ((\u2|Mult0|mult_core|romout[2][17]~combout\ & 
-- (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u2|Mult0|mult_core|romout[2][17]~combout\ & ((\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u2|Mult0|mult_core|romout[3][13]~20_combout\ & (!\u2|Mult0|mult_core|romout[2][17]~combout\ & !\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult0|mult_core|romout[3][13]~20_combout\ & ((!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u2|Mult0|mult_core|romout[2][17]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[3][13]~20_combout\,
	datab => \u2|Mult0|mult_core|romout[2][17]~combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X26_Y5_N12
\u2|Mult0|mult_core|romout[1][15]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[1][15]~11_combout\ = \u2|ch1_reg\(4) $ (\u2|ch1_reg\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch1_reg\(4),
	datad => \u2|ch1_reg\(5),
	combout => \u2|Mult0|mult_core|romout[1][15]~11_combout\);

-- Location: LCCOMB_X25_Y5_N20
\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\u2|Mult0|mult_core|romout[0][18]~combout\ $ (\u2|ch1_reg\(4) $ (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u2|Mult0|mult_core|romout[0][18]~combout\ & ((\u2|ch1_reg\(4)) # (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # (!\u2|Mult0|mult_core|romout[0][18]~combout\ & 
-- (\u2|ch1_reg\(4) & !\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[0][18]~combout\,
	datab => \u2|ch1_reg\(4),
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X25_Y5_N22
\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u2|Mult0|mult_core|romout[0][19]~combout\ & ((\u2|Mult0|mult_core|romout[1][15]~11_combout\ & (\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u2|Mult0|mult_core|romout[1][15]~11_combout\ & (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)))) # (!\u2|Mult0|mult_core|romout[0][19]~combout\ & ((\u2|Mult0|mult_core|romout[1][15]~11_combout\ & 
-- (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u2|Mult0|mult_core|romout[1][15]~11_combout\ & ((\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\u2|Mult0|mult_core|romout[0][19]~combout\ & (!\u2|Mult0|mult_core|romout[1][15]~11_combout\ & !\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult0|mult_core|romout[0][19]~combout\ & ((!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u2|Mult0|mult_core|romout[1][15]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[0][19]~combout\,
	datab => \u2|Mult0|mult_core|romout[1][15]~11_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X26_Y5_N28
\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X26_Y4_N0
\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- (\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- !\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X26_Y4_N2
\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ (\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ 
-- (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\) # 
-- (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & 
-- !\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X26_Y4_N4
\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & 
-- (\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & 
-- !\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datab => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X26_Y4_N6
\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = (\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & !\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X26_Y4_N8
\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X26_Y4_N10
\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = (\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & !\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: FF_X26_Y4_N11
\u2|ch1_data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_data_reg\(26));

-- Location: LCCOMB_X26_Y4_N24
\u2|ch1_vol~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_vol~11_combout\ = (!\u1|ad_reset~q\ & \u2|ch1_data_reg\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch1_data_reg\(26),
	combout => \u2|ch1_vol~11_combout\);

-- Location: FF_X26_Y4_N25
\u2|ch1_vol[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_vol~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_vol\(11));

-- Location: LCCOMB_X26_Y11_N24
\u2|bcd1_ist|rhex[2][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|rhex[2][3]~feeder_combout\ = \u2|ch1_vol\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch1_vol\(11),
	combout => \u2|bcd1_ist|rhex[2][3]~feeder_combout\);

-- Location: FF_X26_Y11_N25
\u2|bcd1_ist|rhex[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|rhex[2][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhex[2][3]~q\);

-- Location: FF_X26_Y4_N5
\u2|ch1_data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_data_reg\(23));

-- Location: LCCOMB_X26_Y4_N22
\u2|ch1_vol~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_vol~8_combout\ = (\u2|ch1_data_reg\(23) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch1_data_reg\(23),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch1_vol~8_combout\);

-- Location: FF_X26_Y4_N23
\u2|ch1_vol[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_vol~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_vol\(8));

-- Location: LCCOMB_X26_Y11_N14
\u2|bcd1_ist|rhex[2][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|rhex[2][0]~feeder_combout\ = \u2|ch1_vol\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch1_vol\(8),
	combout => \u2|bcd1_ist|rhex[2][0]~feeder_combout\);

-- Location: FF_X26_Y11_N15
\u2|bcd1_ist|rhex[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|rhex[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhex[2][0]~q\);

-- Location: FF_X26_Y4_N7
\u2|ch1_data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_data_reg\(24));

-- Location: LCCOMB_X26_Y11_N0
\u2|ch1_vol~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_vol~9_combout\ = (!\u1|ad_reset~q\ & \u2|ch1_data_reg\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch1_data_reg\(24),
	combout => \u2|ch1_vol~9_combout\);

-- Location: FF_X26_Y11_N1
\u2|ch1_vol[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_vol~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_vol\(9));

-- Location: LCCOMB_X26_Y11_N28
\u2|bcd1_ist|rhex[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|rhex[2][1]~feeder_combout\ = \u2|ch1_vol\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch1_vol\(9),
	combout => \u2|bcd1_ist|rhex[2][1]~feeder_combout\);

-- Location: FF_X26_Y11_N29
\u2|bcd1_ist|rhex[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|rhex[2][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhex[2][1]~q\);

-- Location: LCCOMB_X26_Y11_N10
\u2|bcd1_ist|Decoder2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Decoder2~0_combout\ = (\u2|bcd1_ist|rhex[2][3]~q\ & (\u2|bcd1_ist|rhex[2][0]~q\ & \u2|bcd1_ist|rhex[2][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|rhex[2][3]~q\,
	datac => \u2|bcd1_ist|rhex[2][0]~q\,
	datad => \u2|bcd1_ist|rhex[2][1]~q\,
	combout => \u2|bcd1_ist|Decoder2~0_combout\);

-- Location: FF_X26_Y11_N11
\u2|bcd1_ist|rhexc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|Decoder2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexc\(11));

-- Location: FF_X26_Y4_N1
\u2|ch1_data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_data_reg\(21));

-- Location: LCCOMB_X25_Y4_N18
\u2|ch1_vol~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_vol~6_combout\ = (\u2|ch1_data_reg\(21) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch1_data_reg\(21),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch1_vol~6_combout\);

-- Location: FF_X25_Y4_N19
\u2|ch1_vol[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_vol~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_vol\(6));

-- Location: LCCOMB_X25_Y4_N4
\u2|bcd1_ist|rhex[1][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|rhex[1][2]~feeder_combout\ = \u2|ch1_vol\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch1_vol\(6),
	combout => \u2|bcd1_ist|rhex[1][2]~feeder_combout\);

-- Location: FF_X25_Y4_N5
\u2|bcd1_ist|rhex[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|rhex[1][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhex[1][2]~q\);

-- Location: FF_X26_Y4_N3
\u2|ch1_data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_data_reg\(22));

-- Location: LCCOMB_X26_Y8_N2
\u2|ch1_vol~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_vol~7_combout\ = (!\u1|ad_reset~q\ & \u2|ch1_data_reg\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch1_data_reg\(22),
	combout => \u2|ch1_vol~7_combout\);

-- Location: FF_X26_Y8_N3
\u2|ch1_vol[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_vol~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_vol\(7));

-- Location: LCCOMB_X25_Y8_N14
\u2|bcd1_ist|rhex[1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|rhex[1][3]~feeder_combout\ = \u2|ch1_vol\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch1_vol\(7),
	combout => \u2|bcd1_ist|rhex[1][3]~feeder_combout\);

-- Location: FF_X25_Y8_N15
\u2|bcd1_ist|rhex[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|rhex[1][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhex[1][3]~q\);

-- Location: FF_X26_Y5_N29
\u2|ch1_data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_data_reg\(19));

-- Location: LCCOMB_X26_Y8_N4
\u2|ch1_vol~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_vol~4_combout\ = (!\u1|ad_reset~q\ & \u2|ch1_data_reg\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_reset~q\,
	datac => \u2|ch1_data_reg\(19),
	combout => \u2|ch1_vol~4_combout\);

-- Location: FF_X26_Y8_N5
\u2|ch1_vol[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_vol~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_vol\(4));

-- Location: LCCOMB_X25_Y8_N26
\u2|bcd1_ist|rhex[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|rhex[1][0]~feeder_combout\ = \u2|ch1_vol\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch1_vol\(4),
	combout => \u2|bcd1_ist|rhex[1][0]~feeder_combout\);

-- Location: FF_X25_Y8_N27
\u2|bcd1_ist|rhex[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|rhex[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhex[1][0]~q\);

-- Location: LCCOMB_X25_Y8_N20
\u2|bcd1_ist|WideOr24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr24~0_combout\ = (\u2|bcd1_ist|rhex[1][2]~q\ & ((\u2|bcd1_ist|rhex[1][1]~q\ & (!\u2|bcd1_ist|rhex[1][3]~q\ & \u2|bcd1_ist|rhex[1][0]~q\)) # (!\u2|bcd1_ist|rhex[1][1]~q\ & (\u2|bcd1_ist|rhex[1][3]~q\ & !\u2|bcd1_ist|rhex[1][0]~q\)))) # 
-- (!\u2|bcd1_ist|rhex[1][2]~q\ & (((\u2|bcd1_ist|rhex[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[1][1]~q\,
	datab => \u2|bcd1_ist|rhex[1][2]~q\,
	datac => \u2|bcd1_ist|rhex[1][3]~q\,
	datad => \u2|bcd1_ist|rhex[1][0]~q\,
	combout => \u2|bcd1_ist|WideOr24~0_combout\);

-- Location: FF_X25_Y8_N21
\u2|bcd1_ist|rhexb[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|WideOr24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexb\(8));

-- Location: LCCOMB_X25_Y8_N16
\u2|bcd1_ist|WideOr27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr27~0_combout\ = (\u2|bcd1_ist|rhex[1][1]~q\ & ((\u2|bcd1_ist|rhex[1][2]~q\ & (\u2|bcd1_ist|rhex[1][3]~q\ & !\u2|bcd1_ist|rhex[1][0]~q\)) # (!\u2|bcd1_ist|rhex[1][2]~q\ & ((\u2|bcd1_ist|rhex[1][3]~q\) # (!\u2|bcd1_ist|rhex[1][0]~q\))))) 
-- # (!\u2|bcd1_ist|rhex[1][1]~q\ & (!\u2|bcd1_ist|rhex[1][0]~q\ & (\u2|bcd1_ist|rhex[1][2]~q\ $ (\u2|bcd1_ist|rhex[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[1][1]~q\,
	datab => \u2|bcd1_ist|rhex[1][2]~q\,
	datac => \u2|bcd1_ist|rhex[1][3]~q\,
	datad => \u2|bcd1_ist|rhex[1][0]~q\,
	combout => \u2|bcd1_ist|WideOr27~0_combout\);

-- Location: FF_X25_Y8_N17
\u2|bcd1_ist|rhexb[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|WideOr27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexb\(5));

-- Location: LCCOMB_X25_Y8_N0
\u2|bcd1_ist|WideOr28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr28~0_combout\ = (\u2|bcd1_ist|rhex[1][1]~q\ & (\u2|bcd1_ist|rhex[1][3]~q\ $ (((\u2|bcd1_ist|rhex[1][2]~q\) # (!\u2|bcd1_ist|rhex[1][0]~q\))))) # (!\u2|bcd1_ist|rhex[1][1]~q\ & ((\u2|bcd1_ist|rhex[1][2]~q\ & (\u2|bcd1_ist|rhex[1][3]~q\ & 
-- !\u2|bcd1_ist|rhex[1][0]~q\)) # (!\u2|bcd1_ist|rhex[1][2]~q\ & (!\u2|bcd1_ist|rhex[1][3]~q\ & \u2|bcd1_ist|rhex[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[1][1]~q\,
	datab => \u2|bcd1_ist|rhex[1][2]~q\,
	datac => \u2|bcd1_ist|rhex[1][3]~q\,
	datad => \u2|bcd1_ist|rhex[1][0]~q\,
	combout => \u2|bcd1_ist|WideOr28~0_combout\);

-- Location: FF_X24_Y11_N25
\u2|bcd1_ist|rhexb[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd1_ist|WideOr28~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexb\(4));

-- Location: LCCOMB_X25_Y13_N0
\u2|bcd1_ist|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add7~0_combout\ = (\u2|bcd1_ist|addbcd4~6_combout\ & (\u2|bcd1_ist|rhexb\(4) $ (VCC))) # (!\u2|bcd1_ist|addbcd4~6_combout\ & (\u2|bcd1_ist|rhexb\(4) & VCC))
-- \u2|bcd1_ist|Add7~1\ = CARRY((\u2|bcd1_ist|addbcd4~6_combout\ & \u2|bcd1_ist|rhexb\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|addbcd4~6_combout\,
	datab => \u2|bcd1_ist|rhexb\(4),
	datad => VCC,
	combout => \u2|bcd1_ist|Add7~0_combout\,
	cout => \u2|bcd1_ist|Add7~1\);

-- Location: LCCOMB_X25_Y13_N2
\u2|bcd1_ist|Add7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add7~2_combout\ = (\u2|bcd1_ist|addbcd4~4_combout\ & ((\u2|bcd1_ist|rhexb\(5) & (\u2|bcd1_ist|Add7~1\ & VCC)) # (!\u2|bcd1_ist|rhexb\(5) & (!\u2|bcd1_ist|Add7~1\)))) # (!\u2|bcd1_ist|addbcd4~4_combout\ & ((\u2|bcd1_ist|rhexb\(5) & 
-- (!\u2|bcd1_ist|Add7~1\)) # (!\u2|bcd1_ist|rhexb\(5) & ((\u2|bcd1_ist|Add7~1\) # (GND)))))
-- \u2|bcd1_ist|Add7~3\ = CARRY((\u2|bcd1_ist|addbcd4~4_combout\ & (!\u2|bcd1_ist|rhexb\(5) & !\u2|bcd1_ist|Add7~1\)) # (!\u2|bcd1_ist|addbcd4~4_combout\ & ((!\u2|bcd1_ist|Add7~1\) # (!\u2|bcd1_ist|rhexb\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|addbcd4~4_combout\,
	datab => \u2|bcd1_ist|rhexb\(5),
	datad => VCC,
	cin => \u2|bcd1_ist|Add7~1\,
	combout => \u2|bcd1_ist|Add7~2_combout\,
	cout => \u2|bcd1_ist|Add7~3\);

-- Location: LCCOMB_X25_Y13_N4
\u2|bcd1_ist|Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add7~4_combout\ = (\u2|bcd1_ist|rhexb\(6) & (\u2|bcd1_ist|Add7~3\ $ (GND))) # (!\u2|bcd1_ist|rhexb\(6) & (!\u2|bcd1_ist|Add7~3\ & VCC))
-- \u2|bcd1_ist|Add7~5\ = CARRY((\u2|bcd1_ist|rhexb\(6) & !\u2|bcd1_ist|Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexb\(6),
	datad => VCC,
	cin => \u2|bcd1_ist|Add7~3\,
	combout => \u2|bcd1_ist|Add7~4_combout\,
	cout => \u2|bcd1_ist|Add7~5\);

-- Location: LCCOMB_X25_Y13_N16
\u2|bcd1_ist|Add9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add9~0_combout\ = (\u2|bcd1_ist|Add8~0_combout\ & (\u2|bcd1_ist|Add7~0_combout\ $ (VCC))) # (!\u2|bcd1_ist|Add8~0_combout\ & (\u2|bcd1_ist|Add7~0_combout\ & VCC))
-- \u2|bcd1_ist|Add9~1\ = CARRY((\u2|bcd1_ist|Add8~0_combout\ & \u2|bcd1_ist|Add7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add8~0_combout\,
	datab => \u2|bcd1_ist|Add7~0_combout\,
	datad => VCC,
	combout => \u2|bcd1_ist|Add9~0_combout\,
	cout => \u2|bcd1_ist|Add9~1\);

-- Location: LCCOMB_X25_Y13_N18
\u2|bcd1_ist|Add9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add9~2_combout\ = (\u2|bcd1_ist|Add8~2_combout\ & ((\u2|bcd1_ist|Add7~2_combout\ & (\u2|bcd1_ist|Add9~1\ & VCC)) # (!\u2|bcd1_ist|Add7~2_combout\ & (!\u2|bcd1_ist|Add9~1\)))) # (!\u2|bcd1_ist|Add8~2_combout\ & ((\u2|bcd1_ist|Add7~2_combout\ & 
-- (!\u2|bcd1_ist|Add9~1\)) # (!\u2|bcd1_ist|Add7~2_combout\ & ((\u2|bcd1_ist|Add9~1\) # (GND)))))
-- \u2|bcd1_ist|Add9~3\ = CARRY((\u2|bcd1_ist|Add8~2_combout\ & (!\u2|bcd1_ist|Add7~2_combout\ & !\u2|bcd1_ist|Add9~1\)) # (!\u2|bcd1_ist|Add8~2_combout\ & ((!\u2|bcd1_ist|Add9~1\) # (!\u2|bcd1_ist|Add7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add8~2_combout\,
	datab => \u2|bcd1_ist|Add7~2_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add9~1\,
	combout => \u2|bcd1_ist|Add9~2_combout\,
	cout => \u2|bcd1_ist|Add9~3\);

-- Location: LCCOMB_X25_Y13_N20
\u2|bcd1_ist|Add9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add9~4_combout\ = ((\u2|bcd1_ist|Add8~4_combout\ $ (\u2|bcd1_ist|Add7~4_combout\ $ (!\u2|bcd1_ist|Add9~3\)))) # (GND)
-- \u2|bcd1_ist|Add9~5\ = CARRY((\u2|bcd1_ist|Add8~4_combout\ & ((\u2|bcd1_ist|Add7~4_combout\) # (!\u2|bcd1_ist|Add9~3\))) # (!\u2|bcd1_ist|Add8~4_combout\ & (\u2|bcd1_ist|Add7~4_combout\ & !\u2|bcd1_ist|Add9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add8~4_combout\,
	datab => \u2|bcd1_ist|Add7~4_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add9~3\,
	combout => \u2|bcd1_ist|Add9~4_combout\,
	cout => \u2|bcd1_ist|Add9~5\);

-- Location: LCCOMB_X25_Y3_N24
\u2|Mult0|mult_core|romout[3][15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[3][15]~22_combout\ = \u2|ch1_reg\(13) $ (\u2|ch1_reg\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(13),
	datac => \u2|ch1_reg\(12),
	combout => \u2|Mult0|mult_core|romout[3][15]~22_combout\);

-- Location: LCCOMB_X26_Y3_N24
\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u2|Mult0|mult_core|romout[2][19]~combout\ & ((\u2|Mult0|mult_core|romout[3][15]~22_combout\ & (\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u2|Mult0|mult_core|romout[3][15]~22_combout\ & (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)))) # (!\u2|Mult0|mult_core|romout[2][19]~combout\ & ((\u2|Mult0|mult_core|romout[3][15]~22_combout\ & 
-- (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u2|Mult0|mult_core|romout[3][15]~22_combout\ & ((\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((\u2|Mult0|mult_core|romout[2][19]~combout\ & (!\u2|Mult0|mult_core|romout[3][15]~22_combout\ & !\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult0|mult_core|romout[2][19]~combout\ & ((!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u2|Mult0|mult_core|romout[3][15]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[2][19]~combout\,
	datab => \u2|Mult0|mult_core|romout[3][15]~22_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X26_Y3_N26
\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = (\u2|Mult0|mult_core|romout[3][16]~23_combout\ & (\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ $ (GND))) # (!\u2|Mult0|mult_core|romout[3][16]~23_combout\ & 
-- (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ = CARRY((\u2|Mult0|mult_core|romout[3][16]~23_combout\ & !\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[3][16]~23_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\);

-- Location: LCCOMB_X26_Y3_N28
\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ = (\u2|Mult0|mult_core|romout[3][17]~combout\ & (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\)) # (!\u2|Mult0|mult_core|romout[3][17]~combout\ & 
-- ((\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ = CARRY((!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (!\u2|Mult0|mult_core|romout[3][17]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult0|mult_core|romout[3][17]~combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\,
	combout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\);

-- Location: LCCOMB_X26_Y4_N12
\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X26_Y4_N14
\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = (\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ $ (GND))) # 
-- (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ & VCC))
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ = CARRY((\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & !\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X26_Y4_N16
\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ = (\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & (!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # 
-- (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (GND)))
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ = CARRY((!\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\,
	combout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\);

-- Location: FF_X26_Y4_N17
\u2|ch1_data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_data_reg\(29));

-- Location: LCCOMB_X26_Y8_N0
\u2|ch1_vol~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_vol~14_combout\ = (!\u1|ad_reset~q\ & \u2|ch1_data_reg\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch1_data_reg\(29),
	combout => \u2|ch1_vol~14_combout\);

-- Location: FF_X26_Y8_N1
\u2|ch1_vol[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_vol~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_vol\(14));

-- Location: LCCOMB_X26_Y8_N12
\u2|bcd1_ist|rhex[3][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|rhex[3][2]~feeder_combout\ = \u2|ch1_vol\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch1_vol\(14),
	combout => \u2|bcd1_ist|rhex[3][2]~feeder_combout\);

-- Location: FF_X26_Y8_N13
\u2|bcd1_ist|rhex[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|rhex[3][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhex[3][2]~q\);

-- Location: LCCOMB_X25_Y3_N30
\u2|Mult0|mult_core|romout[3][18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|romout[3][18]~combout\ = (\u2|ch1_reg\(15) & (!\u2|ch1_reg\(14) & ((!\u2|ch1_reg\(12)) # (!\u2|ch1_reg\(13))))) # (!\u2|ch1_reg\(15) & (\u2|ch1_reg\(13) & ((\u2|ch1_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch1_reg\(13),
	datab => \u2|ch1_reg\(15),
	datac => \u2|ch1_reg\(12),
	datad => \u2|ch1_reg\(14),
	combout => \u2|Mult0|mult_core|romout[3][18]~combout\);

-- Location: LCCOMB_X26_Y3_N30
\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ = \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ $ (!\u2|Mult0|mult_core|romout[3][18]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Mult0|mult_core|romout[3][18]~combout\,
	cin => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\,
	combout => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X26_Y4_N18
\u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ = \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ $ (!\u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\,
	cin => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\,
	combout => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\);

-- Location: FF_X26_Y4_N19
\u2|ch1_data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_data_reg\(30));

-- Location: LCCOMB_X26_Y4_N28
\u2|ch1_vol~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_vol~15_combout\ = (!\u1|ad_reset~q\ & \u2|ch1_data_reg\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch1_data_reg\(30),
	combout => \u2|ch1_vol~15_combout\);

-- Location: FF_X26_Y4_N29
\u2|ch1_vol[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_vol~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_vol\(15));

-- Location: FF_X26_Y8_N11
\u2|bcd1_ist|rhex[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch1_vol\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhex[3][3]~q\);

-- Location: FF_X26_Y4_N15
\u2|ch1_data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_data_reg\(28));

-- Location: LCCOMB_X26_Y4_N26
\u2|ch1_vol~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_vol~13_combout\ = (\u2|ch1_data_reg\(28) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch1_data_reg\(28),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch1_vol~13_combout\);

-- Location: FF_X26_Y4_N27
\u2|ch1_vol[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_vol~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_vol\(13));

-- Location: LCCOMB_X26_Y10_N2
\u2|bcd1_ist|rhex[3][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|rhex[3][1]~feeder_combout\ = \u2|ch1_vol\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch1_vol\(13),
	combout => \u2|bcd1_ist|rhex[3][1]~feeder_combout\);

-- Location: FF_X26_Y10_N3
\u2|bcd1_ist|rhex[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|rhex[3][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhex[3][1]~q\);

-- Location: LCCOMB_X25_Y11_N0
\u2|bcd1_ist|WideOr8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr8~0_combout\ = (!\u2|bcd1_ist|rhex[3][3]~q\ & ((\u2|bcd1_ist|rhex[3][2]~q\ & ((!\u2|bcd1_ist|rhex[3][1]~q\))) # (!\u2|bcd1_ist|rhex[3][2]~q\ & ((\u2|bcd1_ist|rhex[3][0]~q\) # (\u2|bcd1_ist|rhex[3][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[3][0]~q\,
	datab => \u2|bcd1_ist|rhex[3][2]~q\,
	datac => \u2|bcd1_ist|rhex[3][3]~q\,
	datad => \u2|bcd1_ist|rhex[3][1]~q\,
	combout => \u2|bcd1_ist|WideOr8~0_combout\);

-- Location: FF_X25_Y11_N1
\u2|bcd1_ist|rhexd[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|WideOr8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexd\(7));

-- Location: LCCOMB_X26_Y11_N26
\u2|bcd1_ist|WideOr18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr18~0_combout\ = (\u2|bcd1_ist|rhex[2][2]~q\ & (\u2|bcd1_ist|rhex[2][3]~q\ & (\u2|bcd1_ist|rhex[2][0]~q\ $ (!\u2|bcd1_ist|rhex[2][1]~q\)))) # (!\u2|bcd1_ist|rhex[2][2]~q\ & (\u2|bcd1_ist|rhex[2][3]~q\ $ ((\u2|bcd1_ist|rhex[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[2][2]~q\,
	datab => \u2|bcd1_ist|rhex[2][3]~q\,
	datac => \u2|bcd1_ist|rhex[2][0]~q\,
	datad => \u2|bcd1_ist|rhex[2][1]~q\,
	combout => \u2|bcd1_ist|WideOr18~0_combout\);

-- Location: FF_X26_Y11_N27
\u2|bcd1_ist|rhexc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexc\(6));

-- Location: LCCOMB_X25_Y11_N4
\u2|bcd1_ist|WideOr10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr10~0_combout\ = (\u2|bcd1_ist|rhex[3][2]~q\ & (((!\u2|bcd1_ist|rhex[3][3]~q\ & \u2|bcd1_ist|rhex[3][1]~q\)))) # (!\u2|bcd1_ist|rhex[3][2]~q\ & (\u2|bcd1_ist|rhex[3][3]~q\ & ((!\u2|bcd1_ist|rhex[3][1]~q\) # 
-- (!\u2|bcd1_ist|rhex[3][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[3][0]~q\,
	datab => \u2|bcd1_ist|rhex[3][2]~q\,
	datac => \u2|bcd1_ist|rhex[3][3]~q\,
	datad => \u2|bcd1_ist|rhex[3][1]~q\,
	combout => \u2|bcd1_ist|WideOr10~0_combout\);

-- Location: FF_X25_Y11_N5
\u2|bcd1_ist|rhexd[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|WideOr10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexd\(5));

-- Location: LCCOMB_X25_Y11_N6
\u2|bcd1_ist|WideOr11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr11~0_combout\ = (\u2|bcd1_ist|rhex[3][3]~q\ & ((\u2|bcd1_ist|rhex[3][0]~q\ & (!\u2|bcd1_ist|rhex[3][2]~q\ & \u2|bcd1_ist|rhex[3][1]~q\)) # (!\u2|bcd1_ist|rhex[3][0]~q\ & (\u2|bcd1_ist|rhex[3][2]~q\ & !\u2|bcd1_ist|rhex[3][1]~q\)))) # 
-- (!\u2|bcd1_ist|rhex[3][3]~q\ & (\u2|bcd1_ist|rhex[3][1]~q\ $ (((\u2|bcd1_ist|rhex[3][0]~q\ & !\u2|bcd1_ist|rhex[3][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[3][0]~q\,
	datab => \u2|bcd1_ist|rhex[3][2]~q\,
	datac => \u2|bcd1_ist|rhex[3][3]~q\,
	datad => \u2|bcd1_ist|rhex[3][1]~q\,
	combout => \u2|bcd1_ist|WideOr11~0_combout\);

-- Location: FF_X24_Y11_N3
\u2|bcd1_ist|rhexd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd1_ist|WideOr11~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexd\(4));

-- Location: LCCOMB_X25_Y13_N22
\u2|bcd1_ist|Add9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add9~6_combout\ = (\u2|bcd1_ist|Add7~6_combout\ & ((\u2|bcd1_ist|Add8~6_combout\ & (\u2|bcd1_ist|Add9~5\ & VCC)) # (!\u2|bcd1_ist|Add8~6_combout\ & (!\u2|bcd1_ist|Add9~5\)))) # (!\u2|bcd1_ist|Add7~6_combout\ & ((\u2|bcd1_ist|Add8~6_combout\ & 
-- (!\u2|bcd1_ist|Add9~5\)) # (!\u2|bcd1_ist|Add8~6_combout\ & ((\u2|bcd1_ist|Add9~5\) # (GND)))))
-- \u2|bcd1_ist|Add9~7\ = CARRY((\u2|bcd1_ist|Add7~6_combout\ & (!\u2|bcd1_ist|Add8~6_combout\ & !\u2|bcd1_ist|Add9~5\)) # (!\u2|bcd1_ist|Add7~6_combout\ & ((!\u2|bcd1_ist|Add9~5\) # (!\u2|bcd1_ist|Add8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add7~6_combout\,
	datab => \u2|bcd1_ist|Add8~6_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add9~5\,
	combout => \u2|bcd1_ist|Add9~6_combout\,
	cout => \u2|bcd1_ist|Add9~7\);

-- Location: LCCOMB_X26_Y14_N24
\u2|bcd1_ist|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|LessThan4~0_combout\ = (\u2|bcd1_ist|Add9~8_combout\ & ((\u2|bcd1_ist|Add9~4_combout\) # (\u2|bcd1_ist|Add9~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add9~8_combout\,
	datab => \u2|bcd1_ist|Add9~4_combout\,
	datad => \u2|bcd1_ist|Add9~6_combout\,
	combout => \u2|bcd1_ist|LessThan4~0_combout\);

-- Location: LCCOMB_X26_Y14_N28
\u2|bcd1_ist|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|LessThan3~0_combout\ = (\u2|bcd1_ist|Add9~8_combout\ & (\u2|bcd1_ist|Add9~4_combout\ & (\u2|bcd1_ist|Add9~2_combout\ & \u2|bcd1_ist|Add9~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add9~8_combout\,
	datab => \u2|bcd1_ist|Add9~4_combout\,
	datac => \u2|bcd1_ist|Add9~2_combout\,
	datad => \u2|bcd1_ist|Add9~6_combout\,
	combout => \u2|bcd1_ist|LessThan3~0_combout\);

-- Location: LCCOMB_X26_Y14_N4
\u2|bcd1_ist|Add12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add12~0_combout\ = \u2|bcd1_ist|Add9~2_combout\ $ (VCC)
-- \u2|bcd1_ist|Add12~1\ = CARRY(\u2|bcd1_ist|Add9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add9~2_combout\,
	datad => VCC,
	combout => \u2|bcd1_ist|Add12~0_combout\,
	cout => \u2|bcd1_ist|Add12~1\);

-- Location: LCCOMB_X26_Y14_N10
\u2|bcd1_ist|Add12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add12~6_combout\ = (\u2|bcd1_ist|Add9~8_combout\ & (!\u2|bcd1_ist|Add12~5\)) # (!\u2|bcd1_ist|Add9~8_combout\ & ((\u2|bcd1_ist|Add12~5\) # (GND)))
-- \u2|bcd1_ist|Add12~7\ = CARRY((!\u2|bcd1_ist|Add12~5\) # (!\u2|bcd1_ist|Add9~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add9~8_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add12~5\,
	combout => \u2|bcd1_ist|Add12~6_combout\,
	cout => \u2|bcd1_ist|Add12~7\);

-- Location: LCCOMB_X26_Y14_N16
\u2|bcd1_ist|addbcd4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~15_combout\ = (!\u2|bcd1_ist|Add9~10_combout\ & (!\u2|bcd1_ist|LessThan4~0_combout\ & (!\u2|bcd1_ist|LessThan3~0_combout\ & \u2|bcd1_ist|Add12~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add9~10_combout\,
	datab => \u2|bcd1_ist|LessThan4~0_combout\,
	datac => \u2|bcd1_ist|LessThan3~0_combout\,
	datad => \u2|bcd1_ist|Add12~6_combout\,
	combout => \u2|bcd1_ist|addbcd4~15_combout\);

-- Location: LCCOMB_X25_Y13_N8
\u2|bcd1_ist|Add7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add7~8_combout\ = !\u2|bcd1_ist|Add7~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd1_ist|Add7~7\,
	combout => \u2|bcd1_ist|Add7~8_combout\);

-- Location: LCCOMB_X25_Y13_N26
\u2|bcd1_ist|Add9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add9~10_combout\ = \u2|bcd1_ist|Add9~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd1_ist|Add9~9\,
	combout => \u2|bcd1_ist|Add9~10_combout\);

-- Location: LCCOMB_X26_Y14_N22
\u2|bcd1_ist|addbcd4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~7_combout\ = (\u2|bcd1_ist|Add9~8_combout\ & (!\u2|bcd1_ist|Add9~6_combout\ & ((!\u2|bcd1_ist|Add9~4_combout\)))) # (!\u2|bcd1_ist|Add9~8_combout\ & (\u2|bcd1_ist|Add9~6_combout\ & ((\u2|bcd1_ist|Add9~2_combout\) # 
-- (\u2|bcd1_ist|Add9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add9~8_combout\,
	datab => \u2|bcd1_ist|Add9~6_combout\,
	datac => \u2|bcd1_ist|Add9~2_combout\,
	datad => \u2|bcd1_ist|Add9~4_combout\,
	combout => \u2|bcd1_ist|addbcd4~7_combout\);

-- Location: LCCOMB_X26_Y14_N14
\u2|bcd1_ist|addbcd4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~8_combout\ = (\u2|bcd1_ist|Add9~10_combout\) # ((\u2|bcd1_ist|addbcd4~7_combout\) # (\u2|bcd1_ist|LessThan3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|Add9~10_combout\,
	datac => \u2|bcd1_ist|addbcd4~7_combout\,
	datad => \u2|bcd1_ist|LessThan3~0_combout\,
	combout => \u2|bcd1_ist|addbcd4~8_combout\);

-- Location: LCCOMB_X25_Y10_N12
\u2|bcd1_ist|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add10~0_combout\ = \u2|bcd1_ist|Add9~2_combout\ $ (VCC)
-- \u2|bcd1_ist|Add10~1\ = CARRY(\u2|bcd1_ist|Add9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|Add9~2_combout\,
	datad => VCC,
	combout => \u2|bcd1_ist|Add10~0_combout\,
	cout => \u2|bcd1_ist|Add10~1\);

-- Location: LCCOMB_X25_Y10_N18
\u2|bcd1_ist|Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add10~6_combout\ = (\u2|bcd1_ist|Add9~8_combout\ & (\u2|bcd1_ist|Add10~5\ & VCC)) # (!\u2|bcd1_ist|Add9~8_combout\ & (!\u2|bcd1_ist|Add10~5\))
-- \u2|bcd1_ist|Add10~7\ = CARRY((!\u2|bcd1_ist|Add9~8_combout\ & !\u2|bcd1_ist|Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add9~8_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add10~5\,
	combout => \u2|bcd1_ist|Add10~6_combout\,
	cout => \u2|bcd1_ist|Add10~7\);

-- Location: LCCOMB_X26_Y14_N18
\u2|bcd1_ist|addbcd4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~16_combout\ = (\u2|bcd1_ist|Add10~6_combout\ & ((\u2|bcd1_ist|Add9~10_combout\) # ((\u2|bcd1_ist|LessThan3~0_combout\) # (\u2|bcd1_ist|LessThan4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add9~10_combout\,
	datab => \u2|bcd1_ist|LessThan3~0_combout\,
	datac => \u2|bcd1_ist|Add10~6_combout\,
	datad => \u2|bcd1_ist|LessThan4~0_combout\,
	combout => \u2|bcd1_ist|addbcd4~16_combout\);

-- Location: LCCOMB_X26_Y14_N0
\u2|bcd1_ist|addbcd4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~17_combout\ = (\u2|bcd1_ist|addbcd4~8_combout\ & ((\u2|bcd1_ist|addbcd4~15_combout\) # (\u2|bcd1_ist|addbcd4~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|addbcd4~15_combout\,
	datac => \u2|bcd1_ist|addbcd4~8_combout\,
	datad => \u2|bcd1_ist|addbcd4~16_combout\,
	combout => \u2|bcd1_ist|addbcd4~17_combout\);

-- Location: LCCOMB_X26_Y14_N12
\u2|bcd1_ist|Add12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add12~8_combout\ = \u2|bcd1_ist|Add12~7\ $ (!\u2|bcd1_ist|Add9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd1_ist|Add9~10_combout\,
	cin => \u2|bcd1_ist|Add12~7\,
	combout => \u2|bcd1_ist|Add12~8_combout\);

-- Location: LCCOMB_X26_Y14_N30
\u2|bcd1_ist|addbcd4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~13_combout\ = (\u2|bcd1_ist|LessThan4~0_combout\) # ((\u2|bcd1_ist|addbcd4~8_combout\ & \u2|bcd1_ist|Add12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|LessThan4~0_combout\,
	datac => \u2|bcd1_ist|addbcd4~8_combout\,
	datad => \u2|bcd1_ist|Add12~8_combout\,
	combout => \u2|bcd1_ist|addbcd4~13_combout\);

-- Location: LCCOMB_X25_Y10_N20
\u2|bcd1_ist|Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add10~8_combout\ = \u2|bcd1_ist|Add10~7\ $ (!\u2|bcd1_ist|Add9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd1_ist|Add9~10_combout\,
	cin => \u2|bcd1_ist|Add10~7\,
	combout => \u2|bcd1_ist|Add10~8_combout\);

-- Location: LCCOMB_X25_Y14_N0
\u2|bcd1_ist|addbcd4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~14_combout\ = (\u2|bcd1_ist|addbcd4~12_combout\ & (((\u2|bcd1_ist|addbcd4~13_combout\)))) # (!\u2|bcd1_ist|addbcd4~12_combout\ & (\u2|bcd1_ist|addbcd4~8_combout\ & ((\u2|bcd1_ist|Add10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|addbcd4~12_combout\,
	datab => \u2|bcd1_ist|addbcd4~8_combout\,
	datac => \u2|bcd1_ist|addbcd4~13_combout\,
	datad => \u2|bcd1_ist|Add10~8_combout\,
	combout => \u2|bcd1_ist|addbcd4~14_combout\);

-- Location: LCCOMB_X25_Y14_N2
\u2|bcd1_ist|Add13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add13~0_combout\ = (\u2|bcd1_ist|rhexb\(9) & ((\u2|bcd1_ist|addbcd4~14_combout\) # ((\u2|bcd1_ist|rhexb\(8) & \u2|bcd1_ist|addbcd4~17_combout\)))) # (!\u2|bcd1_ist|rhexb\(9) & (\u2|bcd1_ist|rhexb\(8) & (\u2|bcd1_ist|addbcd4~17_combout\ & 
-- \u2|bcd1_ist|addbcd4~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexb\(9),
	datab => \u2|bcd1_ist|rhexb\(8),
	datac => \u2|bcd1_ist|addbcd4~17_combout\,
	datad => \u2|bcd1_ist|addbcd4~14_combout\,
	combout => \u2|bcd1_ist|Add13~0_combout\);

-- Location: LCCOMB_X25_Y14_N20
\u2|bcd1_ist|Add13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add13~1_combout\ = \u2|bcd1_ist|rhexb\(9) $ (\u2|bcd1_ist|addbcd4~14_combout\ $ (((\u2|bcd1_ist|rhexb\(8) & \u2|bcd1_ist|addbcd4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexb\(9),
	datab => \u2|bcd1_ist|rhexb\(8),
	datac => \u2|bcd1_ist|addbcd4~17_combout\,
	datad => \u2|bcd1_ist|addbcd4~14_combout\,
	combout => \u2|bcd1_ist|Add13~1_combout\);

-- Location: LCCOMB_X26_Y11_N16
\u2|bcd1_ist|WideOr16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr16~0_combout\ = \u2|bcd1_ist|rhex[2][1]~q\ $ (((\u2|bcd1_ist|rhex[2][3]~q\ & \u2|bcd1_ist|rhex[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|rhex[2][3]~q\,
	datac => \u2|bcd1_ist|rhex[2][0]~q\,
	datad => \u2|bcd1_ist|rhex[2][1]~q\,
	combout => \u2|bcd1_ist|WideOr16~0_combout\);

-- Location: FF_X26_Y11_N17
\u2|bcd1_ist|rhexc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexc\(8));

-- Location: LCCOMB_X25_Y14_N24
\u2|bcd1_ist|Add14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add14~2_combout\ = (\u2|bcd1_ist|rhexc\(9) & ((\u2|bcd1_ist|Add13~1_combout\ & (\u2|bcd1_ist|Add14~1\ & VCC)) # (!\u2|bcd1_ist|Add13~1_combout\ & (!\u2|bcd1_ist|Add14~1\)))) # (!\u2|bcd1_ist|rhexc\(9) & ((\u2|bcd1_ist|Add13~1_combout\ & 
-- (!\u2|bcd1_ist|Add14~1\)) # (!\u2|bcd1_ist|Add13~1_combout\ & ((\u2|bcd1_ist|Add14~1\) # (GND)))))
-- \u2|bcd1_ist|Add14~3\ = CARRY((\u2|bcd1_ist|rhexc\(9) & (!\u2|bcd1_ist|Add13~1_combout\ & !\u2|bcd1_ist|Add14~1\)) # (!\u2|bcd1_ist|rhexc\(9) & ((!\u2|bcd1_ist|Add14~1\) # (!\u2|bcd1_ist|Add13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexc\(9),
	datab => \u2|bcd1_ist|Add13~1_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add14~1\,
	combout => \u2|bcd1_ist|Add14~2_combout\,
	cout => \u2|bcd1_ist|Add14~3\);

-- Location: LCCOMB_X25_Y11_N22
\u2|bcd1_ist|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr5~0_combout\ = (\u2|bcd1_ist|rhex[3][0]~q\ & (\u2|bcd1_ist|rhex[3][2]~q\ & ((\u2|bcd1_ist|rhex[3][1]~q\) # (!\u2|bcd1_ist|rhex[3][3]~q\)))) # (!\u2|bcd1_ist|rhex[3][0]~q\ & ((\u2|bcd1_ist|rhex[3][2]~q\ & (!\u2|bcd1_ist|rhex[3][3]~q\ & 
-- \u2|bcd1_ist|rhex[3][1]~q\)) # (!\u2|bcd1_ist|rhex[3][2]~q\ & (\u2|bcd1_ist|rhex[3][3]~q\ & !\u2|bcd1_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[3][0]~q\,
	datab => \u2|bcd1_ist|rhex[3][2]~q\,
	datac => \u2|bcd1_ist|rhex[3][3]~q\,
	datad => \u2|bcd1_ist|rhex[3][1]~q\,
	combout => \u2|bcd1_ist|WideOr5~0_combout\);

-- Location: FF_X25_Y11_N23
\u2|bcd1_ist|rhexd[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexd\(10));

-- Location: LCCOMB_X25_Y11_N24
\u2|bcd1_ist|WideOr7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr7~0_combout\ = (!\u2|bcd1_ist|rhex[3][0]~q\ & ((\u2|bcd1_ist|rhex[3][2]~q\) # ((\u2|bcd1_ist|rhex[3][3]~q\) # (\u2|bcd1_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[3][0]~q\,
	datab => \u2|bcd1_ist|rhex[3][2]~q\,
	datac => \u2|bcd1_ist|rhex[3][3]~q\,
	datad => \u2|bcd1_ist|rhex[3][1]~q\,
	combout => \u2|bcd1_ist|WideOr7~0_combout\);

-- Location: FF_X25_Y11_N25
\u2|bcd1_ist|rhexd[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|WideOr7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexd\(8));

-- Location: LCCOMB_X25_Y14_N4
\u2|bcd1_ist|Add15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add15~0_combout\ = (\u2|bcd1_ist|Add14~0_combout\ & (\u2|bcd1_ist|rhexd\(8) $ (VCC))) # (!\u2|bcd1_ist|Add14~0_combout\ & (\u2|bcd1_ist|rhexd\(8) & VCC))
-- \u2|bcd1_ist|Add15~1\ = CARRY((\u2|bcd1_ist|Add14~0_combout\ & \u2|bcd1_ist|rhexd\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add14~0_combout\,
	datab => \u2|bcd1_ist|rhexd\(8),
	datad => VCC,
	combout => \u2|bcd1_ist|Add15~0_combout\,
	cout => \u2|bcd1_ist|Add15~1\);

-- Location: LCCOMB_X25_Y14_N6
\u2|bcd1_ist|Add15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add15~2_combout\ = (\u2|bcd1_ist|rhexd\(9) & ((\u2|bcd1_ist|Add14~2_combout\ & (\u2|bcd1_ist|Add15~1\ & VCC)) # (!\u2|bcd1_ist|Add14~2_combout\ & (!\u2|bcd1_ist|Add15~1\)))) # (!\u2|bcd1_ist|rhexd\(9) & ((\u2|bcd1_ist|Add14~2_combout\ & 
-- (!\u2|bcd1_ist|Add15~1\)) # (!\u2|bcd1_ist|Add14~2_combout\ & ((\u2|bcd1_ist|Add15~1\) # (GND)))))
-- \u2|bcd1_ist|Add15~3\ = CARRY((\u2|bcd1_ist|rhexd\(9) & (!\u2|bcd1_ist|Add14~2_combout\ & !\u2|bcd1_ist|Add15~1\)) # (!\u2|bcd1_ist|rhexd\(9) & ((!\u2|bcd1_ist|Add15~1\) # (!\u2|bcd1_ist|Add14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexd\(9),
	datab => \u2|bcd1_ist|Add14~2_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add15~1\,
	combout => \u2|bcd1_ist|Add15~2_combout\,
	cout => \u2|bcd1_ist|Add15~3\);

-- Location: LCCOMB_X25_Y14_N8
\u2|bcd1_ist|Add15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add15~4_combout\ = ((\u2|bcd1_ist|Add14~4_combout\ $ (\u2|bcd1_ist|rhexd\(10) $ (!\u2|bcd1_ist|Add15~3\)))) # (GND)
-- \u2|bcd1_ist|Add15~5\ = CARRY((\u2|bcd1_ist|Add14~4_combout\ & ((\u2|bcd1_ist|rhexd\(10)) # (!\u2|bcd1_ist|Add15~3\))) # (!\u2|bcd1_ist|Add14~4_combout\ & (\u2|bcd1_ist|rhexd\(10) & !\u2|bcd1_ist|Add15~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add14~4_combout\,
	datab => \u2|bcd1_ist|rhexd\(10),
	datad => VCC,
	cin => \u2|bcd1_ist|Add15~3\,
	combout => \u2|bcd1_ist|Add15~4_combout\,
	cout => \u2|bcd1_ist|Add15~5\);

-- Location: LCCOMB_X25_Y14_N10
\u2|bcd1_ist|Add15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add15~6_combout\ = (\u2|bcd1_ist|rhexd\(11) & ((\u2|bcd1_ist|Add14~6_combout\ & (\u2|bcd1_ist|Add15~5\ & VCC)) # (!\u2|bcd1_ist|Add14~6_combout\ & (!\u2|bcd1_ist|Add15~5\)))) # (!\u2|bcd1_ist|rhexd\(11) & ((\u2|bcd1_ist|Add14~6_combout\ & 
-- (!\u2|bcd1_ist|Add15~5\)) # (!\u2|bcd1_ist|Add14~6_combout\ & ((\u2|bcd1_ist|Add15~5\) # (GND)))))
-- \u2|bcd1_ist|Add15~7\ = CARRY((\u2|bcd1_ist|rhexd\(11) & (!\u2|bcd1_ist|Add14~6_combout\ & !\u2|bcd1_ist|Add15~5\)) # (!\u2|bcd1_ist|rhexd\(11) & ((!\u2|bcd1_ist|Add15~5\) # (!\u2|bcd1_ist|Add14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexd\(11),
	datab => \u2|bcd1_ist|Add14~6_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add15~5\,
	combout => \u2|bcd1_ist|Add15~6_combout\,
	cout => \u2|bcd1_ist|Add15~7\);

-- Location: LCCOMB_X25_Y14_N12
\u2|bcd1_ist|Add15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add15~8_combout\ = (\u2|bcd1_ist|Add14~8_combout\ & (\u2|bcd1_ist|Add15~7\ $ (GND))) # (!\u2|bcd1_ist|Add14~8_combout\ & (!\u2|bcd1_ist|Add15~7\ & VCC))
-- \u2|bcd1_ist|Add15~9\ = CARRY((\u2|bcd1_ist|Add14~8_combout\ & !\u2|bcd1_ist|Add15~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add14~8_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add15~7\,
	combout => \u2|bcd1_ist|Add15~8_combout\,
	cout => \u2|bcd1_ist|Add15~9\);

-- Location: LCCOMB_X25_Y14_N14
\u2|bcd1_ist|Add15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add15~10_combout\ = \u2|bcd1_ist|Add15~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd1_ist|Add15~9\,
	combout => \u2|bcd1_ist|Add15~10_combout\);

-- Location: LCCOMB_X21_Y14_N16
\u2|bcd1_ist|addbcd4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~18_combout\ = (\u2|bcd1_ist|Add15~6_combout\ & (!\u2|bcd1_ist|Add15~8_combout\ & ((\u2|bcd1_ist|Add15~4_combout\) # (\u2|bcd1_ist|Add15~2_combout\)))) # (!\u2|bcd1_ist|Add15~6_combout\ & (!\u2|bcd1_ist|Add15~4_combout\ & 
-- ((\u2|bcd1_ist|Add15~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add15~4_combout\,
	datab => \u2|bcd1_ist|Add15~2_combout\,
	datac => \u2|bcd1_ist|Add15~6_combout\,
	datad => \u2|bcd1_ist|Add15~8_combout\,
	combout => \u2|bcd1_ist|addbcd4~18_combout\);

-- Location: LCCOMB_X21_Y14_N18
\u2|bcd1_ist|Add18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add18~0_combout\ = \u2|bcd1_ist|Add15~2_combout\ $ (VCC)
-- \u2|bcd1_ist|Add18~1\ = CARRY(\u2|bcd1_ist|Add15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add15~2_combout\,
	datad => VCC,
	combout => \u2|bcd1_ist|Add18~0_combout\,
	cout => \u2|bcd1_ist|Add18~1\);

-- Location: LCCOMB_X24_Y14_N26
\u2|bcd1_ist|addbcd4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~46_combout\ = (\u2|bcd1_ist|addbcd4~18_combout\ & ((\u2|bcd1_ist|Add18~0_combout\))) # (!\u2|bcd1_ist|addbcd4~18_combout\ & (\u2|bcd1_ist|Add15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add15~2_combout\,
	datac => \u2|bcd1_ist|addbcd4~18_combout\,
	datad => \u2|bcd1_ist|Add18~0_combout\,
	combout => \u2|bcd1_ist|addbcd4~46_combout\);

-- Location: LCCOMB_X25_Y14_N18
\u2|bcd1_ist|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|LessThan6~0_combout\ = (\u2|bcd1_ist|Add15~8_combout\ & (\u2|bcd1_ist|Add15~2_combout\ & (\u2|bcd1_ist|Add15~4_combout\ & \u2|bcd1_ist|Add15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add15~8_combout\,
	datab => \u2|bcd1_ist|Add15~2_combout\,
	datac => \u2|bcd1_ist|Add15~4_combout\,
	datad => \u2|bcd1_ist|Add15~6_combout\,
	combout => \u2|bcd1_ist|LessThan6~0_combout\);

-- Location: LCCOMB_X24_Y14_N4
\u2|bcd1_ist|addbcd4~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~47_combout\ = (\u2|bcd1_ist|Add15~10_combout\ & (\u2|bcd1_ist|Add16~0_combout\)) # (!\u2|bcd1_ist|Add15~10_combout\ & ((\u2|bcd1_ist|LessThan6~0_combout\ & (\u2|bcd1_ist|Add16~0_combout\)) # (!\u2|bcd1_ist|LessThan6~0_combout\ & 
-- ((\u2|bcd1_ist|addbcd4~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add16~0_combout\,
	datab => \u2|bcd1_ist|Add15~10_combout\,
	datac => \u2|bcd1_ist|addbcd4~46_combout\,
	datad => \u2|bcd1_ist|LessThan6~0_combout\,
	combout => \u2|bcd1_ist|addbcd4~47_combout\);

-- Location: FF_X24_Y14_N5
\u2|bcd1_ist|resc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|addbcd4~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|resc\(1));

-- Location: LCCOMB_X24_Y14_N24
\u3|uart_ad[8][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[8][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[8][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd1_ist|resc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[8][1]~combout\,
	datac => \u2|bcd1_ist|resc\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[8][1]~combout\);

-- Location: FF_X25_Y10_N5
\u2|ch2_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch2\(15),
	sload => VCC,
	ena => \u1|ALT_INV_ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_sig\(2));

-- Location: LCCOMB_X25_Y10_N26
\u3|uart_ad[18][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[18][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[18][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((!\u2|ch2_sig\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[18][1]~combout\,
	datac => \u2|ch2_sig\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[18][1]~combout\);

-- Location: LCCOMB_X21_Y10_N2
\u3|txdata~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~209_combout\ = (\u3|k\(4) & ((\u3|uart_ad[18][1]~combout\) # (!\u3|k\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datac => \u3|k\(1),
	datad => \u3|uart_ad[18][1]~combout\,
	combout => \u3|txdata~209_combout\);

-- Location: LCCOMB_X21_Y10_N0
\u3|txdata~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~210_combout\ = (\u3|txdata[2]~158_combout\ & (\u3|txdata[2]~157_combout\)) # (!\u3|txdata[2]~158_combout\ & ((\u3|txdata[2]~157_combout\ & ((\u3|txdata~209_combout\))) # (!\u3|txdata[2]~157_combout\ & (\u3|uart_ad[8][1]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~158_combout\,
	datab => \u3|txdata[2]~157_combout\,
	datac => \u3|uart_ad[8][1]~combout\,
	datad => \u3|txdata~209_combout\,
	combout => \u3|txdata~210_combout\);

-- Location: LCCOMB_X21_Y10_N12
\u3|txdata~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~212_combout\ = (\u3|txdata[2]~158_combout\ & ((\u3|txdata~210_combout\ & ((\u3|txdata~211_combout\))) # (!\u3|txdata~210_combout\ & (\u3|uart_ad[10][1]~combout\)))) # (!\u3|txdata[2]~158_combout\ & (((\u3|txdata~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[10][1]~combout\,
	datab => \u3|txdata~211_combout\,
	datac => \u3|txdata[2]~158_combout\,
	datad => \u3|txdata~210_combout\,
	combout => \u3|txdata~212_combout\);

-- Location: LCCOMB_X19_Y5_N12
\u3|uart_ad[46][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[46][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[46][1]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (!\u2|ch4_sig\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_sig\(2),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[46][1]~combout\,
	combout => \u3|uart_ad[46][1]~combout\);

-- Location: LCCOMB_X23_Y9_N26
\u3|txdata[2]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~167_combout\ = (!\u3|k\(3) & ((\u3|k\(2)) # ((\u3|k\(1)) # (!\u3|k\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(2),
	datab => \u3|k\(4),
	datac => \u3|k\(3),
	datad => \u3|k\(1),
	combout => \u3|txdata[2]~167_combout\);

-- Location: LCCOMB_X18_Y3_N26
\u2|Mult3|mult_core|romout[2][13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[2][13]~22_combout\ = (\u2|ch4_reg\(11) & ((\u2|ch4_reg\(9)) # (\u2|ch4_reg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch4_reg\(11),
	datac => \u2|ch4_reg\(9),
	datad => \u2|ch4_reg\(10),
	combout => \u2|Mult3|mult_core|romout[2][13]~22_combout\);

-- Location: LCCOMB_X18_Y4_N30
\u2|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add3~30_combout\ = \u1|ad_ch4\(15) $ (!\u2|Add3~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch4\(15),
	cin => \u2|Add3~29\,
	combout => \u2|Add3~30_combout\);

-- Location: LCCOMB_X19_Y4_N30
\u2|ch4_reg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_reg~15_combout\ = (\u1|ad_ch4\(15) & (!\u1|ad_reset~q\ & \u2|Add3~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch4\(15),
	datac => \u1|ad_reset~q\,
	datad => \u2|Add3~30_combout\,
	combout => \u2|ch4_reg~15_combout\);

-- Location: FF_X19_Y4_N31
\u2|ch4_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_reg~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_reg\(15));

-- Location: LCCOMB_X19_Y3_N10
\u2|Mult3|mult_core|romout[3][8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[3][8]~23_combout\ = (\u2|ch4_reg\(14) & ((\u2|ch4_reg\(13) & ((\u2|ch4_reg\(12)) # (!\u2|ch4_reg\(15)))) # (!\u2|ch4_reg\(13) & ((\u2|ch4_reg\(15)) # (!\u2|ch4_reg\(12)))))) # (!\u2|ch4_reg\(14) & (\u2|ch4_reg\(12) $ 
-- (((\u2|ch4_reg\(13) & \u2|ch4_reg\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(13),
	datab => \u2|ch4_reg\(14),
	datac => \u2|ch4_reg\(15),
	datad => \u2|ch4_reg\(12),
	combout => \u2|Mult3|mult_core|romout[3][8]~23_combout\);

-- Location: LCCOMB_X18_Y3_N14
\u2|Mult3|mult_core|romout[2][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[2][11]~combout\ = (\u2|ch4_reg\(11) & (\u2|ch4_reg\(9) $ (((\u2|ch4_reg\(8)) # (!\u2|ch4_reg\(10)))))) # (!\u2|ch4_reg\(11) & ((\u2|ch4_reg\(8) & (\u2|ch4_reg\(9) & !\u2|ch4_reg\(10))) # (!\u2|ch4_reg\(8) & (!\u2|ch4_reg\(9) & 
-- \u2|ch4_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(8),
	datab => \u2|ch4_reg\(11),
	datac => \u2|ch4_reg\(9),
	datad => \u2|ch4_reg\(10),
	combout => \u2|Mult3|mult_core|romout[2][11]~combout\);

-- Location: LCCOMB_X21_Y3_N6
\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u2|Mult3|mult_core|romout[3][7]~combout\ & ((\u2|Mult3|mult_core|romout[2][11]~combout\ & (\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u2|Mult3|mult_core|romout[2][11]~combout\ & (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u2|Mult3|mult_core|romout[3][7]~combout\ & ((\u2|Mult3|mult_core|romout[2][11]~combout\ & 
-- (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u2|Mult3|mult_core|romout[2][11]~combout\ & ((\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u2|Mult3|mult_core|romout[3][7]~combout\ & (!\u2|Mult3|mult_core|romout[2][11]~combout\ & !\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u2|Mult3|mult_core|romout[3][7]~combout\ & ((!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u2|Mult3|mult_core|romout[2][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[3][7]~combout\,
	datab => \u2|Mult3|mult_core|romout[2][11]~combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X21_Y3_N10
\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u2|Mult3|mult_core|romout[3][9]~21_combout\ & ((\u2|Mult3|mult_core|romout[2][13]~22_combout\ & (\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u2|Mult3|mult_core|romout[2][13]~22_combout\ & (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u2|Mult3|mult_core|romout[3][9]~21_combout\ & ((\u2|Mult3|mult_core|romout[2][13]~22_combout\ & 
-- (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u2|Mult3|mult_core|romout[2][13]~22_combout\ & ((\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u2|Mult3|mult_core|romout[3][9]~21_combout\ & (!\u2|Mult3|mult_core|romout[2][13]~22_combout\ & !\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult3|mult_core|romout[3][9]~21_combout\ & ((!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u2|Mult3|mult_core|romout[2][13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[3][9]~21_combout\,
	datab => \u2|Mult3|mult_core|romout[2][13]~22_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X21_Y5_N4
\u2|Mult3|mult_core|romout[1][15]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[1][15]~26_combout\ = \u2|ch4_reg\(4) $ (\u2|ch4_reg\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch4_reg\(4),
	datac => \u2|ch4_reg\(5),
	combout => \u2|Mult3|mult_core|romout[1][15]~26_combout\);

-- Location: LCCOMB_X19_Y5_N0
\u2|Mult3|mult_core|romout[0][18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[0][18]~combout\ = (\u2|ch4_reg\(2) & (((!\u2|ch4_reg\(3) & \u2|ch4_reg\(1))))) # (!\u2|ch4_reg\(2) & (\u2|ch4_reg\(3) & ((!\u2|ch4_reg\(1)) # (!\u2|ch4_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(0),
	datab => \u2|ch4_reg\(2),
	datac => \u2|ch4_reg\(3),
	datad => \u2|ch4_reg\(1),
	combout => \u2|Mult3|mult_core|romout[0][18]~combout\);

-- Location: LCCOMB_X22_Y5_N24
\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\u2|Mult3|mult_core|romout[1][16]~combout\ & (\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\u2|Mult3|mult_core|romout[1][16]~combout\ & 
-- (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u2|Mult3|mult_core|romout[1][16]~combout\ & !\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[1][16]~combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X22_Y4_N30
\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ (\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & ((\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datab => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X22_Y3_N0
\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- (\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- !\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: FF_X22_Y3_N1
\u2|ch4_data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_data_reg\(21));

-- Location: LCCOMB_X26_Y6_N2
\u2|ch4_vol~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_vol~13_combout\ = (!\u1|ad_reset~q\ & \u2|ch4_data_reg\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch4_data_reg\(21),
	combout => \u2|ch4_vol~13_combout\);

-- Location: FF_X26_Y6_N3
\u2|ch4_vol[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_vol~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_vol\(6));

-- Location: LCCOMB_X26_Y6_N20
\u2|bcd4_ist|rhex[1][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|rhex[1][2]~feeder_combout\ = \u2|ch4_vol\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch4_vol\(6),
	combout => \u2|bcd4_ist|rhex[1][2]~feeder_combout\);

-- Location: FF_X26_Y6_N21
\u2|bcd4_ist|rhex[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|rhex[1][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhex[1][2]~q\);

-- Location: LCCOMB_X19_Y3_N18
\u2|Mult3|mult_core|romout[3][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[3][10]~combout\ = (\u2|ch4_reg\(13) & (\u2|ch4_reg\(14) $ (\u2|ch4_reg\(15) $ (!\u2|ch4_reg\(12))))) # (!\u2|ch4_reg\(13) & ((\u2|ch4_reg\(14) & ((!\u2|ch4_reg\(12)))) # (!\u2|ch4_reg\(14) & (\u2|ch4_reg\(15) & 
-- \u2|ch4_reg\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(13),
	datab => \u2|ch4_reg\(14),
	datac => \u2|ch4_reg\(15),
	datad => \u2|ch4_reg\(12),
	combout => \u2|Mult3|mult_core|romout[3][10]~combout\);

-- Location: LCCOMB_X21_Y3_N12
\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u2|ch4_reg\(8) $ (\u2|Mult3|mult_core|romout[3][10]~combout\ $ (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u2|ch4_reg\(8) & ((\u2|Mult3|mult_core|romout[3][10]~combout\) # (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # (!\u2|ch4_reg\(8) & 
-- (\u2|Mult3|mult_core|romout[3][10]~combout\ & !\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(8),
	datab => \u2|Mult3|mult_core|romout[3][10]~combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X22_Y3_N2
\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ (\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ 
-- (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\) # 
-- (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & 
-- !\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: FF_X22_Y3_N3
\u2|ch4_data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_data_reg\(22));

-- Location: LCCOMB_X26_Y6_N0
\u2|ch4_vol~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_vol~14_combout\ = (!\u1|ad_reset~q\ & \u2|ch4_data_reg\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch4_data_reg\(22),
	combout => \u2|ch4_vol~14_combout\);

-- Location: FF_X26_Y6_N1
\u2|ch4_vol[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_vol~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_vol\(7));

-- Location: LCCOMB_X26_Y6_N26
\u2|bcd4_ist|rhex[1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|rhex[1][3]~feeder_combout\ = \u2|ch4_vol\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch4_vol\(7),
	combout => \u2|bcd4_ist|rhex[1][3]~feeder_combout\);

-- Location: FF_X26_Y6_N27
\u2|bcd4_ist|rhex[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|rhex[1][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhex[1][3]~q\);

-- Location: FF_X22_Y4_N31
\u2|ch4_data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_data_reg\(20));

-- Location: LCCOMB_X22_Y4_N2
\u2|ch4_vol~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_vol~12_combout\ = (!\u1|ad_reset~q\ & \u2|ch4_data_reg\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_reset~q\,
	datac => \u2|ch4_data_reg\(20),
	combout => \u2|ch4_vol~12_combout\);

-- Location: FF_X22_Y4_N3
\u2|ch4_vol[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_vol~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_vol\(5));

-- Location: LCCOMB_X22_Y4_N10
\u2|bcd4_ist|rhex[1][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|rhex[1][1]~feeder_combout\ = \u2|ch4_vol\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch4_vol\(5),
	combout => \u2|bcd4_ist|rhex[1][1]~feeder_combout\);

-- Location: FF_X22_Y4_N11
\u2|bcd4_ist|rhex[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|rhex[1][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhex[1][1]~q\);

-- Location: LCCOMB_X26_Y6_N4
\u2|bcd4_ist|WideOr24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr24~0_combout\ = (\u2|bcd4_ist|rhex[1][2]~q\ & ((\u2|bcd4_ist|rhex[1][0]~q\ & (!\u2|bcd4_ist|rhex[1][3]~q\ & \u2|bcd4_ist|rhex[1][1]~q\)) # (!\u2|bcd4_ist|rhex[1][0]~q\ & (\u2|bcd4_ist|rhex[1][3]~q\ & !\u2|bcd4_ist|rhex[1][1]~q\)))) # 
-- (!\u2|bcd4_ist|rhex[1][2]~q\ & (((\u2|bcd4_ist|rhex[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[1][0]~q\,
	datab => \u2|bcd4_ist|rhex[1][2]~q\,
	datac => \u2|bcd4_ist|rhex[1][3]~q\,
	datad => \u2|bcd4_ist|rhex[1][1]~q\,
	combout => \u2|bcd4_ist|WideOr24~0_combout\);

-- Location: FF_X26_Y6_N5
\u2|bcd4_ist|rhexb[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|WideOr24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexb\(8));

-- Location: LCCOMB_X21_Y5_N12
\u2|Mult3|mult_core|romout[1][19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[1][19]~combout\ = (\u2|ch4_reg\(7) & ((\u2|ch4_reg\(6)) # ((\u2|ch4_reg\(5) & \u2|ch4_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(5),
	datab => \u2|ch4_reg\(4),
	datac => \u2|ch4_reg\(6),
	datad => \u2|ch4_reg\(7),
	combout => \u2|Mult3|mult_core|romout[1][19]~combout\);

-- Location: LCCOMB_X22_Y5_N30
\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~29\ $ (\u2|Mult3|mult_core|romout[1][19]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Mult3|mult_core|romout[1][19]~combout\,
	cin => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X22_Y3_N4
\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & 
-- (\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & 
-- !\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datab => \u2|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X22_Y3_N6
\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = (\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & !\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: FF_X22_Y3_N7
\u2|ch4_data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_data_reg\(24));

-- Location: LCCOMB_X22_Y3_N30
\u2|ch4_vol~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_vol~9_combout\ = (!\u1|ad_reset~q\ & \u2|ch4_data_reg\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch4_data_reg\(24),
	combout => \u2|ch4_vol~9_combout\);

-- Location: FF_X22_Y3_N31
\u2|ch4_vol[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_vol~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_vol\(9));

-- Location: FF_X21_Y6_N9
\u2|bcd4_ist|rhex[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch4_vol\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhex[2][1]~q\);

-- Location: LCCOMB_X18_Y3_N10
\u2|Mult3|mult_core|romout[2][17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[2][17]~combout\ = \u2|ch4_reg\(11) $ (((\u2|ch4_reg\(9) & (\u2|ch4_reg\(8) & !\u2|ch4_reg\(10))) # (!\u2|ch4_reg\(9) & ((\u2|ch4_reg\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(8),
	datab => \u2|ch4_reg\(11),
	datac => \u2|ch4_reg\(9),
	datad => \u2|ch4_reg\(10),
	combout => \u2|Mult3|mult_core|romout[2][17]~combout\);

-- Location: LCCOMB_X18_Y3_N24
\u2|Mult3|mult_core|romout[2][16]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[2][16]~19_combout\ = \u2|ch4_reg\(10) $ (((!\u2|ch4_reg\(8) & \u2|ch4_reg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(8),
	datac => \u2|ch4_reg\(9),
	datad => \u2|ch4_reg\(10),
	combout => \u2|Mult3|mult_core|romout[2][16]~19_combout\);

-- Location: LCCOMB_X21_Y4_N28
\u2|Mult3|mult_core|romout[2][15]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[2][15]~20_combout\ = \u2|ch4_reg\(8) $ (\u2|ch4_reg\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch4_reg\(8),
	datad => \u2|ch4_reg\(9),
	combout => \u2|Mult3|mult_core|romout[2][15]~20_combout\);

-- Location: LCCOMB_X21_Y3_N18
\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u2|Mult3|mult_core|romout[3][13]~18_combout\ & ((\u2|Mult3|mult_core|romout[2][17]~combout\ & (\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u2|Mult3|mult_core|romout[2][17]~combout\ & (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~17\)))) # (!\u2|Mult3|mult_core|romout[3][13]~18_combout\ & ((\u2|Mult3|mult_core|romout[2][17]~combout\ & 
-- (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u2|Mult3|mult_core|romout[2][17]~combout\ & ((\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u2|Mult3|mult_core|romout[3][13]~18_combout\ & (!\u2|Mult3|mult_core|romout[2][17]~combout\ & !\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult3|mult_core|romout[3][13]~18_combout\ & ((!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u2|Mult3|mult_core|romout[2][17]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[3][13]~18_combout\,
	datab => \u2|Mult3|mult_core|romout[2][17]~combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X21_Y3_N20
\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = ((\u2|Mult3|mult_core|romout[2][18]~combout\ $ (\u2|ch4_reg\(12) $ (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u2|Mult3|mult_core|romout[2][18]~combout\ & ((\u2|ch4_reg\(12)) # (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~19\))) # (!\u2|Mult3|mult_core|romout[2][18]~combout\ & 
-- (\u2|ch4_reg\(12) & !\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[2][18]~combout\,
	datab => \u2|ch4_reg\(12),
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X22_Y3_N8
\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X22_Y3_N10
\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = (\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & !\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: FF_X22_Y3_N11
\u2|ch4_data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_data_reg\(26));

-- Location: LCCOMB_X22_Y3_N24
\u2|ch4_vol~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_vol~8_combout\ = (!\u1|ad_reset~q\ & \u2|ch4_data_reg\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch4_data_reg\(26),
	combout => \u2|ch4_vol~8_combout\);

-- Location: FF_X22_Y3_N25
\u2|ch4_vol[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_vol~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_vol\(11));

-- Location: FF_X21_Y6_N5
\u2|bcd4_ist|rhex[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch4_vol\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhex[2][3]~q\);

-- Location: FF_X22_Y3_N9
\u2|ch4_data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_data_reg\(25));

-- Location: LCCOMB_X22_Y3_N20
\u2|ch4_vol~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_vol~15_combout\ = (\u2|ch4_data_reg\(25) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch4_data_reg\(25),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch4_vol~15_combout\);

-- Location: FF_X22_Y3_N21
\u2|ch4_vol[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_vol~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_vol\(10));

-- Location: FF_X21_Y6_N11
\u2|bcd4_ist|rhex[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch4_vol\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhex[2][2]~q\);

-- Location: LCCOMB_X21_Y6_N14
\u2|bcd4_ist|WideOr17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr17~0_combout\ = (\u2|bcd4_ist|rhex[2][2]~q\ & ((\u2|bcd4_ist|rhex[2][0]~q\ & ((!\u2|bcd4_ist|rhex[2][3]~q\))) # (!\u2|bcd4_ist|rhex[2][0]~q\ & (\u2|bcd4_ist|rhex[2][1]~q\ & \u2|bcd4_ist|rhex[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[2][0]~q\,
	datab => \u2|bcd4_ist|rhex[2][1]~q\,
	datac => \u2|bcd4_ist|rhex[2][3]~q\,
	datad => \u2|bcd4_ist|rhex[2][2]~q\,
	combout => \u2|bcd4_ist|WideOr17~0_combout\);

-- Location: FF_X21_Y6_N15
\u2|bcd4_ist|rhexc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|WideOr17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexc\(7));

-- Location: LCCOMB_X18_Y3_N30
\u2|Mult3|mult_core|romout[2][19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|romout[2][19]~combout\ = (\u2|ch4_reg\(11) & ((\u2|ch4_reg\(10)) # ((\u2|ch4_reg\(8) & \u2|ch4_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_reg\(8),
	datab => \u2|ch4_reg\(11),
	datac => \u2|ch4_reg\(9),
	datad => \u2|ch4_reg\(10),
	combout => \u2|Mult3|mult_core|romout[2][19]~combout\);

-- Location: LCCOMB_X21_Y3_N22
\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u2|Mult3|mult_core|romout[3][15]~17_combout\ & ((\u2|Mult3|mult_core|romout[2][19]~combout\ & (\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u2|Mult3|mult_core|romout[2][19]~combout\ & (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~21\)))) # (!\u2|Mult3|mult_core|romout[3][15]~17_combout\ & ((\u2|Mult3|mult_core|romout[2][19]~combout\ & 
-- (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u2|Mult3|mult_core|romout[2][19]~combout\ & ((\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((\u2|Mult3|mult_core|romout[3][15]~17_combout\ & (!\u2|Mult3|mult_core|romout[2][19]~combout\ & !\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult3|mult_core|romout[3][15]~17_combout\ & ((!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u2|Mult3|mult_core|romout[2][19]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult3|mult_core|romout[3][15]~17_combout\,
	datab => \u2|Mult3|mult_core|romout[2][19]~combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X22_Y3_N12
\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X22_Y3_N14
\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = (\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ $ (GND))) # 
-- (!\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (!\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ & VCC))
-- \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ = CARRY((\u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & !\u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\);

-- Location: FF_X22_Y3_N17
\u2|ch4_data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_data_reg\(29));

-- Location: LCCOMB_X22_Y3_N28
\u2|ch4_vol~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_vol~5_combout\ = (!\u1|ad_reset~q\ & \u2|ch4_data_reg\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch4_data_reg\(29),
	combout => \u2|ch4_vol~5_combout\);

-- Location: FF_X22_Y3_N29
\u2|ch4_vol[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_vol~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_vol\(14));

-- Location: FF_X22_Y7_N9
\u2|bcd4_ist|rhex[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch4_vol\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhex[3][2]~q\);

-- Location: FF_X22_Y3_N15
\u2|ch4_data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_data_reg\(28));

-- Location: LCCOMB_X22_Y4_N6
\u2|ch4_vol~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_vol~4_combout\ = (!\u1|ad_reset~q\ & \u2|ch4_data_reg\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch4_data_reg\(28),
	combout => \u2|ch4_vol~4_combout\);

-- Location: FF_X22_Y4_N7
\u2|ch4_vol[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_vol~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_vol\(13));

-- Location: LCCOMB_X22_Y4_N8
\u2|bcd4_ist|rhex[3][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|rhex[3][1]~feeder_combout\ = \u2|ch4_vol\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch4_vol\(13),
	combout => \u2|bcd4_ist|rhex[3][1]~feeder_combout\);

-- Location: FF_X22_Y4_N9
\u2|bcd4_ist|rhex[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|rhex[3][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhex[3][1]~q\);

-- Location: LCCOMB_X22_Y7_N18
\u2|bcd4_ist|WideOr9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr9~0_combout\ = (\u2|bcd4_ist|rhex[3][3]~q\) # ((\u2|bcd4_ist|rhex[3][2]~q\ & \u2|bcd4_ist|rhex[3][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[3][3]~q\,
	datac => \u2|bcd4_ist|rhex[3][2]~q\,
	datad => \u2|bcd4_ist|rhex[3][1]~q\,
	combout => \u2|bcd4_ist|WideOr9~0_combout\);

-- Location: FF_X22_Y7_N19
\u2|bcd4_ist|rhexd[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|WideOr9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexd\(6));

-- Location: FF_X22_Y3_N13
\u2|ch4_data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_data_reg\(27));

-- Location: LCCOMB_X23_Y3_N0
\u2|ch4_vol~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_vol~7_combout\ = (!\u1|ad_reset~q\ & \u2|ch4_data_reg\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch4_data_reg\(27),
	combout => \u2|ch4_vol~7_combout\);

-- Location: FF_X23_Y3_N1
\u2|ch4_vol[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_vol~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_vol\(12));

-- Location: LCCOMB_X23_Y3_N20
\u2|bcd4_ist|rhex[3][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|rhex[3][0]~feeder_combout\ = \u2|ch4_vol\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch4_vol\(12),
	combout => \u2|bcd4_ist|rhex[3][0]~feeder_combout\);

-- Location: FF_X23_Y3_N21
\u2|bcd4_ist|rhex[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|rhex[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhex[3][0]~q\);

-- Location: LCCOMB_X22_Y7_N0
\u2|bcd4_ist|WideOr10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr10~0_combout\ = (\u2|bcd4_ist|rhex[3][3]~q\ & (!\u2|bcd4_ist|rhex[3][2]~q\ & ((!\u2|bcd4_ist|rhex[3][1]~q\) # (!\u2|bcd4_ist|rhex[3][0]~q\)))) # (!\u2|bcd4_ist|rhex[3][3]~q\ & (\u2|bcd4_ist|rhex[3][2]~q\ & 
-- ((\u2|bcd4_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[3][3]~q\,
	datab => \u2|bcd4_ist|rhex[3][2]~q\,
	datac => \u2|bcd4_ist|rhex[3][0]~q\,
	datad => \u2|bcd4_ist|rhex[3][1]~q\,
	combout => \u2|bcd4_ist|WideOr10~0_combout\);

-- Location: FF_X22_Y7_N1
\u2|bcd4_ist|rhexd[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|WideOr10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexd\(5));

-- Location: LCCOMB_X21_Y6_N4
\u2|bcd4_ist|WideOr20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr20~0_combout\ = (\u2|bcd4_ist|rhex[2][1]~q\ & (\u2|bcd4_ist|rhex[2][3]~q\ $ (((\u2|bcd4_ist|rhex[2][2]~q\) # (!\u2|bcd4_ist|rhex[2][0]~q\))))) # (!\u2|bcd4_ist|rhex[2][1]~q\ & ((\u2|bcd4_ist|rhex[2][0]~q\ & (!\u2|bcd4_ist|rhex[2][3]~q\ 
-- & !\u2|bcd4_ist|rhex[2][2]~q\)) # (!\u2|bcd4_ist|rhex[2][0]~q\ & (\u2|bcd4_ist|rhex[2][3]~q\ & \u2|bcd4_ist|rhex[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[2][0]~q\,
	datab => \u2|bcd4_ist|rhex[2][1]~q\,
	datac => \u2|bcd4_ist|rhex[2][3]~q\,
	datad => \u2|bcd4_ist|rhex[2][2]~q\,
	combout => \u2|bcd4_ist|WideOr20~0_combout\);

-- Location: FF_X19_Y7_N13
\u2|bcd4_ist|rhexc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd4_ist|WideOr20~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexc\(4));

-- Location: LCCOMB_X21_Y6_N22
\u2|bcd4_ist|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add8~4_combout\ = ((\u2|bcd4_ist|rhexc\(6) $ (\u2|bcd4_ist|rhexd\(6) $ (!\u2|bcd4_ist|Add8~3\)))) # (GND)
-- \u2|bcd4_ist|Add8~5\ = CARRY((\u2|bcd4_ist|rhexc\(6) & ((\u2|bcd4_ist|rhexd\(6)) # (!\u2|bcd4_ist|Add8~3\))) # (!\u2|bcd4_ist|rhexc\(6) & (\u2|bcd4_ist|rhexd\(6) & !\u2|bcd4_ist|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexc\(6),
	datab => \u2|bcd4_ist|rhexd\(6),
	datad => VCC,
	cin => \u2|bcd4_ist|Add8~3\,
	combout => \u2|bcd4_ist|Add8~4_combout\,
	cout => \u2|bcd4_ist|Add8~5\);

-- Location: LCCOMB_X21_Y6_N26
\u2|bcd4_ist|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add8~8_combout\ = !\u2|bcd4_ist|Add8~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd4_ist|Add8~7\,
	combout => \u2|bcd4_ist|Add8~8_combout\);

-- Location: LCCOMB_X26_Y6_N28
\u2|bcd4_ist|WideOr26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr26~0_combout\ = (\u2|bcd4_ist|rhex[1][0]~q\ & ((\u2|bcd4_ist|rhex[1][2]~q\ & (\u2|bcd4_ist|rhex[1][3]~q\ & \u2|bcd4_ist|rhex[1][1]~q\)) # (!\u2|bcd4_ist|rhex[1][2]~q\ & ((\u2|bcd4_ist|rhex[1][3]~q\) # (\u2|bcd4_ist|rhex[1][1]~q\))))) # 
-- (!\u2|bcd4_ist|rhex[1][0]~q\ & ((\u2|bcd4_ist|rhex[1][2]~q\ & (!\u2|bcd4_ist|rhex[1][3]~q\ & !\u2|bcd4_ist|rhex[1][1]~q\)) # (!\u2|bcd4_ist|rhex[1][2]~q\ & (\u2|bcd4_ist|rhex[1][3]~q\ & \u2|bcd4_ist|rhex[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[1][0]~q\,
	datab => \u2|bcd4_ist|rhex[1][2]~q\,
	datac => \u2|bcd4_ist|rhex[1][3]~q\,
	datad => \u2|bcd4_ist|rhex[1][1]~q\,
	combout => \u2|bcd4_ist|WideOr26~0_combout\);

-- Location: FF_X26_Y6_N29
\u2|bcd4_ist|rhexb[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|WideOr26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexb\(6));

-- Location: LCCOMB_X26_Y6_N18
\u2|bcd4_ist|WideOr27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr27~0_combout\ = (\u2|bcd4_ist|rhex[1][0]~q\ & (!\u2|bcd4_ist|rhex[1][2]~q\ & (\u2|bcd4_ist|rhex[1][3]~q\ & \u2|bcd4_ist|rhex[1][1]~q\))) # (!\u2|bcd4_ist|rhex[1][0]~q\ & ((\u2|bcd4_ist|rhex[1][2]~q\ & (\u2|bcd4_ist|rhex[1][3]~q\ $ 
-- (!\u2|bcd4_ist|rhex[1][1]~q\))) # (!\u2|bcd4_ist|rhex[1][2]~q\ & ((\u2|bcd4_ist|rhex[1][3]~q\) # (\u2|bcd4_ist|rhex[1][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[1][0]~q\,
	datab => \u2|bcd4_ist|rhex[1][2]~q\,
	datac => \u2|bcd4_ist|rhex[1][3]~q\,
	datad => \u2|bcd4_ist|rhex[1][1]~q\,
	combout => \u2|bcd4_ist|WideOr27~0_combout\);

-- Location: FF_X26_Y6_N19
\u2|bcd4_ist|rhexb[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|WideOr27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexb\(5));

-- Location: LCCOMB_X22_Y7_N26
\u2|bcd4_ist|WideOr11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr11~0_combout\ = (\u2|bcd4_ist|rhex[3][3]~q\ & ((\u2|bcd4_ist|rhex[3][2]~q\ & (!\u2|bcd4_ist|rhex[3][0]~q\ & !\u2|bcd4_ist|rhex[3][1]~q\)) # (!\u2|bcd4_ist|rhex[3][2]~q\ & (\u2|bcd4_ist|rhex[3][0]~q\ & \u2|bcd4_ist|rhex[3][1]~q\)))) # 
-- (!\u2|bcd4_ist|rhex[3][3]~q\ & (\u2|bcd4_ist|rhex[3][1]~q\ $ (((!\u2|bcd4_ist|rhex[3][2]~q\ & \u2|bcd4_ist|rhex[3][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[3][3]~q\,
	datab => \u2|bcd4_ist|rhex[3][2]~q\,
	datac => \u2|bcd4_ist|rhex[3][0]~q\,
	datad => \u2|bcd4_ist|rhex[3][1]~q\,
	combout => \u2|bcd4_ist|WideOr11~0_combout\);

-- Location: FF_X19_Y7_N1
\u2|bcd4_ist|rhexd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd4_ist|WideOr11~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexd\(4));

-- Location: LCCOMB_X19_Y7_N0
\u2|bcd4_ist|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add3~0_combout\ = (\u2|bcd4_ist|Add2~0_combout\ & (\u2|bcd4_ist|rhexd\(4) $ (VCC))) # (!\u2|bcd4_ist|Add2~0_combout\ & (\u2|bcd4_ist|rhexd\(4) & VCC))
-- \u2|bcd4_ist|Add3~1\ = CARRY((\u2|bcd4_ist|Add2~0_combout\ & \u2|bcd4_ist|rhexd\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add2~0_combout\,
	datab => \u2|bcd4_ist|rhexd\(4),
	datad => VCC,
	combout => \u2|bcd4_ist|Add3~0_combout\,
	cout => \u2|bcd4_ist|Add3~1\);

-- Location: LCCOMB_X18_Y7_N14
\u2|bcd4_ist|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add4~0_combout\ = \u2|bcd4_ist|Add3~0_combout\ $ (VCC)
-- \u2|bcd4_ist|Add4~1\ = CARRY(\u2|bcd4_ist|Add3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|Add3~0_combout\,
	datad => VCC,
	combout => \u2|bcd4_ist|Add4~0_combout\,
	cout => \u2|bcd4_ist|Add4~1\);

-- Location: LCCOMB_X19_Y7_N22
\u2|bcd4_ist|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add1~0_combout\ = (\u2|bcd4_ist|rhexb\(4) & (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a19\ $ (VCC))) # (!\u2|bcd4_ist|rhexb\(4) & (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a19\ & VCC))
-- \u2|bcd4_ist|Add1~1\ = CARRY((\u2|bcd4_ist|rhexb\(4) & \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexb\(4),
	datab => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a19\,
	datad => VCC,
	combout => \u2|bcd4_ist|Add1~0_combout\,
	cout => \u2|bcd4_ist|Add1~1\);

-- Location: LCCOMB_X19_Y7_N24
\u2|bcd4_ist|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add1~2_combout\ = (\u2|bcd4_ist|rhexb\(2) & ((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & (\u2|bcd4_ist|Add1~1\ & VCC)) # (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & (!\u2|bcd4_ist|Add1~1\)))) # 
-- (!\u2|bcd4_ist|rhexb\(2) & ((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & (!\u2|bcd4_ist|Add1~1\)) # (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & ((\u2|bcd4_ist|Add1~1\) # (GND)))))
-- \u2|bcd4_ist|Add1~3\ = CARRY((\u2|bcd4_ist|rhexb\(2) & (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & !\u2|bcd4_ist|Add1~1\)) # (!\u2|bcd4_ist|rhexb\(2) & ((!\u2|bcd4_ist|Add1~1\) # 
-- (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexb\(2),
	datab => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a18\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add1~1\,
	combout => \u2|bcd4_ist|Add1~2_combout\,
	cout => \u2|bcd4_ist|Add1~3\);

-- Location: LCCOMB_X19_Y7_N14
\u2|bcd4_ist|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add2~2_combout\ = (\u2|bcd4_ist|rhexc\(2) & ((\u2|bcd4_ist|Add1~2_combout\ & (\u2|bcd4_ist|Add2~1\ & VCC)) # (!\u2|bcd4_ist|Add1~2_combout\ & (!\u2|bcd4_ist|Add2~1\)))) # (!\u2|bcd4_ist|rhexc\(2) & ((\u2|bcd4_ist|Add1~2_combout\ & 
-- (!\u2|bcd4_ist|Add2~1\)) # (!\u2|bcd4_ist|Add1~2_combout\ & ((\u2|bcd4_ist|Add2~1\) # (GND)))))
-- \u2|bcd4_ist|Add2~3\ = CARRY((\u2|bcd4_ist|rhexc\(2) & (!\u2|bcd4_ist|Add1~2_combout\ & !\u2|bcd4_ist|Add2~1\)) # (!\u2|bcd4_ist|rhexc\(2) & ((!\u2|bcd4_ist|Add2~1\) # (!\u2|bcd4_ist|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexc\(2),
	datab => \u2|bcd4_ist|Add1~2_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add2~1\,
	combout => \u2|bcd4_ist|Add2~2_combout\,
	cout => \u2|bcd4_ist|Add2~3\);

-- Location: LCCOMB_X19_Y7_N2
\u2|bcd4_ist|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add3~2_combout\ = (\u2|bcd4_ist|rhexd\(2) & ((\u2|bcd4_ist|Add2~2_combout\ & (\u2|bcd4_ist|Add3~1\ & VCC)) # (!\u2|bcd4_ist|Add2~2_combout\ & (!\u2|bcd4_ist|Add3~1\)))) # (!\u2|bcd4_ist|rhexd\(2) & ((\u2|bcd4_ist|Add2~2_combout\ & 
-- (!\u2|bcd4_ist|Add3~1\)) # (!\u2|bcd4_ist|Add2~2_combout\ & ((\u2|bcd4_ist|Add3~1\) # (GND)))))
-- \u2|bcd4_ist|Add3~3\ = CARRY((\u2|bcd4_ist|rhexd\(2) & (!\u2|bcd4_ist|Add2~2_combout\ & !\u2|bcd4_ist|Add3~1\)) # (!\u2|bcd4_ist|rhexd\(2) & ((!\u2|bcd4_ist|Add3~1\) # (!\u2|bcd4_ist|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexd\(2),
	datab => \u2|bcd4_ist|Add2~2_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add3~1\,
	combout => \u2|bcd4_ist|Add3~2_combout\,
	cout => \u2|bcd4_ist|Add3~3\);

-- Location: LCCOMB_X26_Y6_N24
\u2|bcd4_ist|WideOr29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr29~0_combout\ = (\u2|bcd4_ist|rhex[1][3]~q\ & (!\u2|bcd4_ist|rhex[1][1]~q\ & (\u2|bcd4_ist|rhex[1][0]~q\ $ (!\u2|bcd4_ist|rhex[1][2]~q\)))) # (!\u2|bcd4_ist|rhex[1][3]~q\ & (\u2|bcd4_ist|rhex[1][0]~q\ & (!\u2|bcd4_ist|rhex[1][2]~q\ & 
-- \u2|bcd4_ist|rhex[1][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[1][0]~q\,
	datab => \u2|bcd4_ist|rhex[1][2]~q\,
	datac => \u2|bcd4_ist|rhex[1][3]~q\,
	datad => \u2|bcd4_ist|rhex[1][1]~q\,
	combout => \u2|bcd4_ist|WideOr29~0_combout\);

-- Location: FF_X19_Y7_N27
\u2|bcd4_ist|rhexb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd4_ist|WideOr29~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexb\(3));

-- Location: LCCOMB_X19_Y7_N28
\u2|bcd4_ist|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add1~6_combout\ = \u2|bcd4_ist|Add1~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd4_ist|Add1~5\,
	combout => \u2|bcd4_ist|Add1~6_combout\);

-- Location: FF_X22_Y3_N5
\u2|ch4_data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_data_reg\(23));

-- Location: LCCOMB_X14_Y3_N22
\u2|ch4_vol~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch4_vol~10_combout\ = (!\u1|ad_reset~q\ & \u2|ch4_data_reg\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_reset~q\,
	datac => \u2|ch4_data_reg\(23),
	combout => \u2|ch4_vol~10_combout\);

-- Location: FF_X14_Y3_N23
\u2|ch4_vol[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch4_vol~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch4_vol\(8));

-- Location: LCCOMB_X11_Y6_N14
\u2|bcd4_ist|rhex[2][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|rhex[2][0]~feeder_combout\ = \u2|ch4_vol\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch4_vol\(8),
	combout => \u2|bcd4_ist|rhex[2][0]~feeder_combout\);

-- Location: FF_X11_Y6_N15
\u2|bcd4_ist|rhex[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|rhex[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhex[2][0]~q\);

-- Location: LCCOMB_X21_Y6_N10
\u2|bcd4_ist|WideOr21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr21~0_combout\ = (\u2|bcd4_ist|rhex[2][1]~q\ & (!\u2|bcd4_ist|rhex[2][3]~q\ & (!\u2|bcd4_ist|rhex[2][2]~q\ & \u2|bcd4_ist|rhex[2][0]~q\))) # (!\u2|bcd4_ist|rhex[2][1]~q\ & (\u2|bcd4_ist|rhex[2][3]~q\ & (\u2|bcd4_ist|rhex[2][2]~q\ $ 
-- (!\u2|bcd4_ist|rhex[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[2][1]~q\,
	datab => \u2|bcd4_ist|rhex[2][3]~q\,
	datac => \u2|bcd4_ist|rhex[2][2]~q\,
	datad => \u2|bcd4_ist|rhex[2][0]~q\,
	combout => \u2|bcd4_ist|WideOr21~0_combout\);

-- Location: FF_X19_Y7_N17
\u2|bcd4_ist|rhexc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd4_ist|WideOr21~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexc\(3));

-- Location: LCCOMB_X19_Y7_N16
\u2|bcd4_ist|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add2~4_combout\ = ((\u2|bcd4_ist|Add1~4_combout\ $ (\u2|bcd4_ist|rhexc\(3) $ (!\u2|bcd4_ist|Add2~3\)))) # (GND)
-- \u2|bcd4_ist|Add2~5\ = CARRY((\u2|bcd4_ist|Add1~4_combout\ & ((\u2|bcd4_ist|rhexc\(3)) # (!\u2|bcd4_ist|Add2~3\))) # (!\u2|bcd4_ist|Add1~4_combout\ & (\u2|bcd4_ist|rhexc\(3) & !\u2|bcd4_ist|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add1~4_combout\,
	datab => \u2|bcd4_ist|rhexc\(3),
	datad => VCC,
	cin => \u2|bcd4_ist|Add2~3\,
	combout => \u2|bcd4_ist|Add2~4_combout\,
	cout => \u2|bcd4_ist|Add2~5\);

-- Location: LCCOMB_X19_Y7_N18
\u2|bcd4_ist|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add2~6_combout\ = (\u2|bcd4_ist|Add1~6_combout\ & (!\u2|bcd4_ist|Add2~5\)) # (!\u2|bcd4_ist|Add1~6_combout\ & ((\u2|bcd4_ist|Add2~5\) # (GND)))
-- \u2|bcd4_ist|Add2~7\ = CARRY((!\u2|bcd4_ist|Add2~5\) # (!\u2|bcd4_ist|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|Add1~6_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add2~5\,
	combout => \u2|bcd4_ist|Add2~6_combout\,
	cout => \u2|bcd4_ist|Add2~7\);

-- Location: LCCOMB_X19_Y7_N20
\u2|bcd4_ist|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add2~8_combout\ = !\u2|bcd4_ist|Add2~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd4_ist|Add2~7\,
	combout => \u2|bcd4_ist|Add2~8_combout\);

-- Location: LCCOMB_X19_Y7_N4
\u2|bcd4_ist|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add3~4_combout\ = ((\u2|bcd4_ist|rhexd\(3) $ (\u2|bcd4_ist|Add2~4_combout\ $ (!\u2|bcd4_ist|Add3~3\)))) # (GND)
-- \u2|bcd4_ist|Add3~5\ = CARRY((\u2|bcd4_ist|rhexd\(3) & ((\u2|bcd4_ist|Add2~4_combout\) # (!\u2|bcd4_ist|Add3~3\))) # (!\u2|bcd4_ist|rhexd\(3) & (\u2|bcd4_ist|Add2~4_combout\ & !\u2|bcd4_ist|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexd\(3),
	datab => \u2|bcd4_ist|Add2~4_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add3~3\,
	combout => \u2|bcd4_ist|Add3~4_combout\,
	cout => \u2|bcd4_ist|Add3~5\);

-- Location: LCCOMB_X19_Y7_N6
\u2|bcd4_ist|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add3~6_combout\ = (\u2|bcd4_ist|Add2~6_combout\ & (!\u2|bcd4_ist|Add3~5\)) # (!\u2|bcd4_ist|Add2~6_combout\ & ((\u2|bcd4_ist|Add3~5\) # (GND)))
-- \u2|bcd4_ist|Add3~7\ = CARRY((!\u2|bcd4_ist|Add3~5\) # (!\u2|bcd4_ist|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|Add2~6_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add3~5\,
	combout => \u2|bcd4_ist|Add3~6_combout\,
	cout => \u2|bcd4_ist|Add3~7\);

-- Location: LCCOMB_X19_Y7_N8
\u2|bcd4_ist|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add3~8_combout\ = \u2|bcd4_ist|Add3~7\ $ (!\u2|bcd4_ist|Add2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd4_ist|Add2~8_combout\,
	cin => \u2|bcd4_ist|Add3~7\,
	combout => \u2|bcd4_ist|Add3~8_combout\);

-- Location: LCCOMB_X18_Y7_N12
\u2|bcd4_ist|addbcd4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~5_combout\ = (\u2|bcd4_ist|Add3~8_combout\) # ((\u2|bcd4_ist|Add3~6_combout\ & ((\u2|bcd4_ist|Add3~2_combout\) # (\u2|bcd4_ist|Add3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add3~6_combout\,
	datab => \u2|bcd4_ist|Add3~2_combout\,
	datac => \u2|bcd4_ist|Add3~8_combout\,
	datad => \u2|bcd4_ist|Add3~4_combout\,
	combout => \u2|bcd4_ist|addbcd4~5_combout\);

-- Location: LCCOMB_X19_Y6_N0
\u2|bcd4_ist|addbcd4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~6_combout\ = (\u2|bcd4_ist|addbcd4~1_combout\ & ((\u2|bcd4_ist|addbcd4~5_combout\ & (\u2|bcd4_ist|Add4~6_combout\)) # (!\u2|bcd4_ist|addbcd4~5_combout\ & ((\u2|bcd4_ist|Add6~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|addbcd4~1_combout\,
	datab => \u2|bcd4_ist|Add4~6_combout\,
	datac => \u2|bcd4_ist|Add6~6_combout\,
	datad => \u2|bcd4_ist|addbcd4~5_combout\,
	combout => \u2|bcd4_ist|addbcd4~6_combout\);

-- Location: LCCOMB_X19_Y6_N2
\u2|bcd4_ist|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add7~0_combout\ = (\u2|bcd4_ist|rhexb\(4) & (\u2|bcd4_ist|addbcd4~6_combout\ $ (VCC))) # (!\u2|bcd4_ist|rhexb\(4) & (\u2|bcd4_ist|addbcd4~6_combout\ & VCC))
-- \u2|bcd4_ist|Add7~1\ = CARRY((\u2|bcd4_ist|rhexb\(4) & \u2|bcd4_ist|addbcd4~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexb\(4),
	datab => \u2|bcd4_ist|addbcd4~6_combout\,
	datad => VCC,
	combout => \u2|bcd4_ist|Add7~0_combout\,
	cout => \u2|bcd4_ist|Add7~1\);

-- Location: LCCOMB_X19_Y6_N4
\u2|bcd4_ist|Add7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add7~2_combout\ = (\u2|bcd4_ist|addbcd4~4_combout\ & ((\u2|bcd4_ist|rhexb\(5) & (\u2|bcd4_ist|Add7~1\ & VCC)) # (!\u2|bcd4_ist|rhexb\(5) & (!\u2|bcd4_ist|Add7~1\)))) # (!\u2|bcd4_ist|addbcd4~4_combout\ & ((\u2|bcd4_ist|rhexb\(5) & 
-- (!\u2|bcd4_ist|Add7~1\)) # (!\u2|bcd4_ist|rhexb\(5) & ((\u2|bcd4_ist|Add7~1\) # (GND)))))
-- \u2|bcd4_ist|Add7~3\ = CARRY((\u2|bcd4_ist|addbcd4~4_combout\ & (!\u2|bcd4_ist|rhexb\(5) & !\u2|bcd4_ist|Add7~1\)) # (!\u2|bcd4_ist|addbcd4~4_combout\ & ((!\u2|bcd4_ist|Add7~1\) # (!\u2|bcd4_ist|rhexb\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|addbcd4~4_combout\,
	datab => \u2|bcd4_ist|rhexb\(5),
	datad => VCC,
	cin => \u2|bcd4_ist|Add7~1\,
	combout => \u2|bcd4_ist|Add7~2_combout\,
	cout => \u2|bcd4_ist|Add7~3\);

-- Location: LCCOMB_X19_Y6_N20
\u2|bcd4_ist|Add9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add9~2_combout\ = (\u2|bcd4_ist|Add8~2_combout\ & ((\u2|bcd4_ist|Add7~2_combout\ & (\u2|bcd4_ist|Add9~1\ & VCC)) # (!\u2|bcd4_ist|Add7~2_combout\ & (!\u2|bcd4_ist|Add9~1\)))) # (!\u2|bcd4_ist|Add8~2_combout\ & ((\u2|bcd4_ist|Add7~2_combout\ & 
-- (!\u2|bcd4_ist|Add9~1\)) # (!\u2|bcd4_ist|Add7~2_combout\ & ((\u2|bcd4_ist|Add9~1\) # (GND)))))
-- \u2|bcd4_ist|Add9~3\ = CARRY((\u2|bcd4_ist|Add8~2_combout\ & (!\u2|bcd4_ist|Add7~2_combout\ & !\u2|bcd4_ist|Add9~1\)) # (!\u2|bcd4_ist|Add8~2_combout\ & ((!\u2|bcd4_ist|Add9~1\) # (!\u2|bcd4_ist|Add7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add8~2_combout\,
	datab => \u2|bcd4_ist|Add7~2_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add9~1\,
	combout => \u2|bcd4_ist|Add9~2_combout\,
	cout => \u2|bcd4_ist|Add9~3\);

-- Location: LCCOMB_X19_Y6_N22
\u2|bcd4_ist|Add9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add9~4_combout\ = ((\u2|bcd4_ist|Add7~4_combout\ $ (\u2|bcd4_ist|Add8~4_combout\ $ (!\u2|bcd4_ist|Add9~3\)))) # (GND)
-- \u2|bcd4_ist|Add9~5\ = CARRY((\u2|bcd4_ist|Add7~4_combout\ & ((\u2|bcd4_ist|Add8~4_combout\) # (!\u2|bcd4_ist|Add9~3\))) # (!\u2|bcd4_ist|Add7~4_combout\ & (\u2|bcd4_ist|Add8~4_combout\ & !\u2|bcd4_ist|Add9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add7~4_combout\,
	datab => \u2|bcd4_ist|Add8~4_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add9~3\,
	combout => \u2|bcd4_ist|Add9~4_combout\,
	cout => \u2|bcd4_ist|Add9~5\);

-- Location: LCCOMB_X19_Y6_N24
\u2|bcd4_ist|Add9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add9~6_combout\ = (\u2|bcd4_ist|Add8~6_combout\ & ((\u2|bcd4_ist|Add7~6_combout\ & (\u2|bcd4_ist|Add9~5\ & VCC)) # (!\u2|bcd4_ist|Add7~6_combout\ & (!\u2|bcd4_ist|Add9~5\)))) # (!\u2|bcd4_ist|Add8~6_combout\ & ((\u2|bcd4_ist|Add7~6_combout\ & 
-- (!\u2|bcd4_ist|Add9~5\)) # (!\u2|bcd4_ist|Add7~6_combout\ & ((\u2|bcd4_ist|Add9~5\) # (GND)))))
-- \u2|bcd4_ist|Add9~7\ = CARRY((\u2|bcd4_ist|Add8~6_combout\ & (!\u2|bcd4_ist|Add7~6_combout\ & !\u2|bcd4_ist|Add9~5\)) # (!\u2|bcd4_ist|Add8~6_combout\ & ((!\u2|bcd4_ist|Add9~5\) # (!\u2|bcd4_ist|Add7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add8~6_combout\,
	datab => \u2|bcd4_ist|Add7~6_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add9~5\,
	combout => \u2|bcd4_ist|Add9~6_combout\,
	cout => \u2|bcd4_ist|Add9~7\);

-- Location: LCCOMB_X19_Y6_N26
\u2|bcd4_ist|Add9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add9~8_combout\ = ((\u2|bcd4_ist|Add7~8_combout\ $ (\u2|bcd4_ist|Add8~8_combout\ $ (!\u2|bcd4_ist|Add9~7\)))) # (GND)
-- \u2|bcd4_ist|Add9~9\ = CARRY((\u2|bcd4_ist|Add7~8_combout\ & ((\u2|bcd4_ist|Add8~8_combout\) # (!\u2|bcd4_ist|Add9~7\))) # (!\u2|bcd4_ist|Add7~8_combout\ & (\u2|bcd4_ist|Add8~8_combout\ & !\u2|bcd4_ist|Add9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add7~8_combout\,
	datab => \u2|bcd4_ist|Add8~8_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add9~7\,
	combout => \u2|bcd4_ist|Add9~8_combout\,
	cout => \u2|bcd4_ist|Add9~9\);

-- Location: LCCOMB_X21_Y6_N28
\u2|bcd4_ist|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|LessThan4~0_combout\ = (\u2|bcd4_ist|Add9~8_combout\ & ((\u2|bcd4_ist|Add9~6_combout\) # (\u2|bcd4_ist|Add9~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add9~6_combout\,
	datac => \u2|bcd4_ist|Add9~8_combout\,
	datad => \u2|bcd4_ist|Add9~4_combout\,
	combout => \u2|bcd4_ist|LessThan4~0_combout\);

-- Location: LCCOMB_X22_Y6_N8
\u2|bcd4_ist|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|LessThan3~0_combout\ = (\u2|bcd4_ist|Add9~4_combout\ & (\u2|bcd4_ist|Add9~2_combout\ & (\u2|bcd4_ist|Add9~6_combout\ & \u2|bcd4_ist|Add9~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add9~4_combout\,
	datab => \u2|bcd4_ist|Add9~2_combout\,
	datac => \u2|bcd4_ist|Add9~6_combout\,
	datad => \u2|bcd4_ist|Add9~8_combout\,
	combout => \u2|bcd4_ist|LessThan3~0_combout\);

-- Location: LCCOMB_X19_Y6_N14
\u2|bcd4_ist|addbcd4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~7_combout\ = (\u2|bcd4_ist|Add9~8_combout\ & (!\u2|bcd4_ist|Add9~4_combout\ & ((!\u2|bcd4_ist|Add9~6_combout\)))) # (!\u2|bcd4_ist|Add9~8_combout\ & (\u2|bcd4_ist|Add9~6_combout\ & ((\u2|bcd4_ist|Add9~4_combout\) # 
-- (\u2|bcd4_ist|Add9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add9~4_combout\,
	datab => \u2|bcd4_ist|Add9~2_combout\,
	datac => \u2|bcd4_ist|Add9~8_combout\,
	datad => \u2|bcd4_ist|Add9~6_combout\,
	combout => \u2|bcd4_ist|addbcd4~7_combout\);

-- Location: LCCOMB_X22_Y6_N16
\u2|bcd4_ist|addbcd4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~9_combout\ = (!\u2|bcd4_ist|Add9~10_combout\ & (!\u2|bcd4_ist|LessThan3~0_combout\ & ((!\u2|bcd4_ist|addbcd4~7_combout\) # (!\u2|bcd4_ist|LessThan4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add9~10_combout\,
	datab => \u2|bcd4_ist|LessThan4~0_combout\,
	datac => \u2|bcd4_ist|LessThan3~0_combout\,
	datad => \u2|bcd4_ist|addbcd4~7_combout\,
	combout => \u2|bcd4_ist|addbcd4~9_combout\);

-- Location: LCCOMB_X22_Y6_N14
\u2|bcd4_ist|addbcd4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~8_combout\ = (\u2|bcd4_ist|Add9~10_combout\) # ((\u2|bcd4_ist|LessThan3~0_combout\) # (\u2|bcd4_ist|addbcd4~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add9~10_combout\,
	datac => \u2|bcd4_ist|LessThan3~0_combout\,
	datad => \u2|bcd4_ist|addbcd4~7_combout\,
	combout => \u2|bcd4_ist|addbcd4~8_combout\);

-- Location: LCCOMB_X19_Y6_N28
\u2|bcd4_ist|Add9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add9~10_combout\ = \u2|bcd4_ist|Add9~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd4_ist|Add9~9\,
	combout => \u2|bcd4_ist|Add9~10_combout\);

-- Location: LCCOMB_X18_Y6_N20
\u2|bcd4_ist|Add12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add12~0_combout\ = \u2|bcd4_ist|Add9~2_combout\ $ (VCC)
-- \u2|bcd4_ist|Add12~1\ = CARRY(\u2|bcd4_ist|Add9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add9~2_combout\,
	datad => VCC,
	combout => \u2|bcd4_ist|Add12~0_combout\,
	cout => \u2|bcd4_ist|Add12~1\);

-- Location: LCCOMB_X18_Y6_N26
\u2|bcd4_ist|Add12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add12~6_combout\ = (\u2|bcd4_ist|Add9~8_combout\ & (!\u2|bcd4_ist|Add12~5\)) # (!\u2|bcd4_ist|Add9~8_combout\ & ((\u2|bcd4_ist|Add12~5\) # (GND)))
-- \u2|bcd4_ist|Add12~7\ = CARRY((!\u2|bcd4_ist|Add12~5\) # (!\u2|bcd4_ist|Add9~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|Add9~8_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add12~5\,
	combout => \u2|bcd4_ist|Add12~6_combout\,
	cout => \u2|bcd4_ist|Add12~7\);

-- Location: LCCOMB_X18_Y6_N28
\u2|bcd4_ist|Add12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add12~8_combout\ = \u2|bcd4_ist|Add12~7\ $ (!\u2|bcd4_ist|Add9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd4_ist|Add9~10_combout\,
	cin => \u2|bcd4_ist|Add12~7\,
	combout => \u2|bcd4_ist|Add12~8_combout\);

-- Location: LCCOMB_X22_Y6_N6
\u2|bcd4_ist|addbcd4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~10_combout\ = (\u2|bcd4_ist|LessThan4~0_combout\) # ((\u2|bcd4_ist|addbcd4~8_combout\ & \u2|bcd4_ist|Add12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|LessThan4~0_combout\,
	datac => \u2|bcd4_ist|addbcd4~8_combout\,
	datad => \u2|bcd4_ist|Add12~8_combout\,
	combout => \u2|bcd4_ist|addbcd4~10_combout\);

-- Location: LCCOMB_X22_Y6_N4
\u2|bcd4_ist|addbcd4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~11_combout\ = (\u2|bcd4_ist|addbcd4~9_combout\ & (((\u2|bcd4_ist|addbcd4~10_combout\)))) # (!\u2|bcd4_ist|addbcd4~9_combout\ & (\u2|bcd4_ist|Add10~8_combout\ & (\u2|bcd4_ist|addbcd4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add10~8_combout\,
	datab => \u2|bcd4_ist|addbcd4~9_combout\,
	datac => \u2|bcd4_ist|addbcd4~8_combout\,
	datad => \u2|bcd4_ist|addbcd4~10_combout\,
	combout => \u2|bcd4_ist|addbcd4~11_combout\);

-- Location: LCCOMB_X22_Y6_N30
\u2|bcd4_ist|addbcd4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~12_combout\ = (!\u2|bcd4_ist|Add9~10_combout\ & (!\u2|bcd4_ist|LessThan4~0_combout\ & (!\u2|bcd4_ist|LessThan3~0_combout\ & \u2|bcd4_ist|Add12~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add9~10_combout\,
	datab => \u2|bcd4_ist|LessThan4~0_combout\,
	datac => \u2|bcd4_ist|LessThan3~0_combout\,
	datad => \u2|bcd4_ist|Add12~6_combout\,
	combout => \u2|bcd4_ist|addbcd4~12_combout\);

-- Location: LCCOMB_X18_Y6_N6
\u2|bcd4_ist|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add10~0_combout\ = \u2|bcd4_ist|Add9~2_combout\ $ (VCC)
-- \u2|bcd4_ist|Add10~1\ = CARRY(\u2|bcd4_ist|Add9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add9~2_combout\,
	datad => VCC,
	combout => \u2|bcd4_ist|Add10~0_combout\,
	cout => \u2|bcd4_ist|Add10~1\);

-- Location: LCCOMB_X22_Y6_N0
\u2|bcd4_ist|addbcd4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~13_combout\ = (\u2|bcd4_ist|Add10~6_combout\ & ((\u2|bcd4_ist|Add9~10_combout\) # ((\u2|bcd4_ist|LessThan3~0_combout\) # (\u2|bcd4_ist|LessThan4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add9~10_combout\,
	datab => \u2|bcd4_ist|LessThan3~0_combout\,
	datac => \u2|bcd4_ist|Add10~6_combout\,
	datad => \u2|bcd4_ist|LessThan4~0_combout\,
	combout => \u2|bcd4_ist|addbcd4~13_combout\);

-- Location: LCCOMB_X22_Y6_N2
\u2|bcd4_ist|addbcd4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~14_combout\ = (\u2|bcd4_ist|addbcd4~8_combout\ & ((\u2|bcd4_ist|addbcd4~12_combout\) # (\u2|bcd4_ist|addbcd4~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|addbcd4~8_combout\,
	datac => \u2|bcd4_ist|addbcd4~12_combout\,
	datad => \u2|bcd4_ist|addbcd4~13_combout\,
	combout => \u2|bcd4_ist|addbcd4~14_combout\);

-- Location: LCCOMB_X22_Y6_N28
\u2|bcd4_ist|Add13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add13~1_combout\ = \u2|bcd4_ist|rhexb\(9) $ (\u2|bcd4_ist|addbcd4~11_combout\ $ (((\u2|bcd4_ist|rhexb\(8) & \u2|bcd4_ist|addbcd4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexb\(9),
	datab => \u2|bcd4_ist|rhexb\(8),
	datac => \u2|bcd4_ist|addbcd4~11_combout\,
	datad => \u2|bcd4_ist|addbcd4~14_combout\,
	combout => \u2|bcd4_ist|Add13~1_combout\);

-- Location: LCCOMB_X21_Y6_N2
\u2|bcd4_ist|WideOr16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr16~0_combout\ = \u2|bcd4_ist|rhex[2][1]~q\ $ (((\u2|bcd4_ist|rhex[2][3]~q\ & \u2|bcd4_ist|rhex[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[2][1]~q\,
	datac => \u2|bcd4_ist|rhex[2][3]~q\,
	datad => \u2|bcd4_ist|rhex[2][0]~q\,
	combout => \u2|bcd4_ist|WideOr16~0_combout\);

-- Location: FF_X21_Y6_N3
\u2|bcd4_ist|rhexc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexc\(8));

-- Location: LCCOMB_X22_Y6_N18
\u2|bcd4_ist|Add14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add14~0_combout\ = (\u2|bcd4_ist|Add13~2_combout\ & (\u2|bcd4_ist|rhexc\(8) $ (VCC))) # (!\u2|bcd4_ist|Add13~2_combout\ & (\u2|bcd4_ist|rhexc\(8) & VCC))
-- \u2|bcd4_ist|Add14~1\ = CARRY((\u2|bcd4_ist|Add13~2_combout\ & \u2|bcd4_ist|rhexc\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add13~2_combout\,
	datab => \u2|bcd4_ist|rhexc\(8),
	datad => VCC,
	combout => \u2|bcd4_ist|Add14~0_combout\,
	cout => \u2|bcd4_ist|Add14~1\);

-- Location: LCCOMB_X22_Y6_N20
\u2|bcd4_ist|Add14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add14~2_combout\ = (\u2|bcd4_ist|rhexc\(9) & ((\u2|bcd4_ist|Add13~1_combout\ & (\u2|bcd4_ist|Add14~1\ & VCC)) # (!\u2|bcd4_ist|Add13~1_combout\ & (!\u2|bcd4_ist|Add14~1\)))) # (!\u2|bcd4_ist|rhexc\(9) & ((\u2|bcd4_ist|Add13~1_combout\ & 
-- (!\u2|bcd4_ist|Add14~1\)) # (!\u2|bcd4_ist|Add13~1_combout\ & ((\u2|bcd4_ist|Add14~1\) # (GND)))))
-- \u2|bcd4_ist|Add14~3\ = CARRY((\u2|bcd4_ist|rhexc\(9) & (!\u2|bcd4_ist|Add13~1_combout\ & !\u2|bcd4_ist|Add14~1\)) # (!\u2|bcd4_ist|rhexc\(9) & ((!\u2|bcd4_ist|Add14~1\) # (!\u2|bcd4_ist|Add13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexc\(9),
	datab => \u2|bcd4_ist|Add13~1_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add14~1\,
	combout => \u2|bcd4_ist|Add14~2_combout\,
	cout => \u2|bcd4_ist|Add14~3\);

-- Location: LCCOMB_X23_Y6_N8
\u2|bcd4_ist|Add15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add15~0_combout\ = (\u2|bcd4_ist|rhexd\(8) & (\u2|bcd4_ist|Add14~0_combout\ $ (VCC))) # (!\u2|bcd4_ist|rhexd\(8) & (\u2|bcd4_ist|Add14~0_combout\ & VCC))
-- \u2|bcd4_ist|Add15~1\ = CARRY((\u2|bcd4_ist|rhexd\(8) & \u2|bcd4_ist|Add14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexd\(8),
	datab => \u2|bcd4_ist|Add14~0_combout\,
	datad => VCC,
	combout => \u2|bcd4_ist|Add15~0_combout\,
	cout => \u2|bcd4_ist|Add15~1\);

-- Location: LCCOMB_X23_Y6_N10
\u2|bcd4_ist|Add15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add15~2_combout\ = (\u2|bcd4_ist|rhexd\(9) & ((\u2|bcd4_ist|Add14~2_combout\ & (\u2|bcd4_ist|Add15~1\ & VCC)) # (!\u2|bcd4_ist|Add14~2_combout\ & (!\u2|bcd4_ist|Add15~1\)))) # (!\u2|bcd4_ist|rhexd\(9) & ((\u2|bcd4_ist|Add14~2_combout\ & 
-- (!\u2|bcd4_ist|Add15~1\)) # (!\u2|bcd4_ist|Add14~2_combout\ & ((\u2|bcd4_ist|Add15~1\) # (GND)))))
-- \u2|bcd4_ist|Add15~3\ = CARRY((\u2|bcd4_ist|rhexd\(9) & (!\u2|bcd4_ist|Add14~2_combout\ & !\u2|bcd4_ist|Add15~1\)) # (!\u2|bcd4_ist|rhexd\(9) & ((!\u2|bcd4_ist|Add15~1\) # (!\u2|bcd4_ist|Add14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexd\(9),
	datab => \u2|bcd4_ist|Add14~2_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add15~1\,
	combout => \u2|bcd4_ist|Add15~2_combout\,
	cout => \u2|bcd4_ist|Add15~3\);

-- Location: LCCOMB_X21_Y6_N6
\u2|bcd4_ist|WideOr14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr14~0_combout\ = (\u2|bcd4_ist|rhex[2][1]~q\ & ((!\u2|bcd4_ist|rhex[2][0]~q\) # (!\u2|bcd4_ist|rhex[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[2][1]~q\,
	datac => \u2|bcd4_ist|rhex[2][3]~q\,
	datad => \u2|bcd4_ist|rhex[2][0]~q\,
	combout => \u2|bcd4_ist|WideOr14~0_combout\);

-- Location: FF_X21_Y6_N7
\u2|bcd4_ist|rhexc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|WideOr14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexc\(10));

-- Location: LCCOMB_X22_Y6_N22
\u2|bcd4_ist|Add14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add14~4_combout\ = ((\u2|bcd4_ist|Add13~0_combout\ $ (\u2|bcd4_ist|rhexc\(10) $ (!\u2|bcd4_ist|Add14~3\)))) # (GND)
-- \u2|bcd4_ist|Add14~5\ = CARRY((\u2|bcd4_ist|Add13~0_combout\ & ((\u2|bcd4_ist|rhexc\(10)) # (!\u2|bcd4_ist|Add14~3\))) # (!\u2|bcd4_ist|Add13~0_combout\ & (\u2|bcd4_ist|rhexc\(10) & !\u2|bcd4_ist|Add14~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add13~0_combout\,
	datab => \u2|bcd4_ist|rhexc\(10),
	datad => VCC,
	cin => \u2|bcd4_ist|Add14~3\,
	combout => \u2|bcd4_ist|Add14~4_combout\,
	cout => \u2|bcd4_ist|Add14~5\);

-- Location: LCCOMB_X23_Y6_N14
\u2|bcd4_ist|Add15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add15~6_combout\ = (\u2|bcd4_ist|rhexd\(11) & ((\u2|bcd4_ist|Add14~6_combout\ & (\u2|bcd4_ist|Add15~5\ & VCC)) # (!\u2|bcd4_ist|Add14~6_combout\ & (!\u2|bcd4_ist|Add15~5\)))) # (!\u2|bcd4_ist|rhexd\(11) & ((\u2|bcd4_ist|Add14~6_combout\ & 
-- (!\u2|bcd4_ist|Add15~5\)) # (!\u2|bcd4_ist|Add14~6_combout\ & ((\u2|bcd4_ist|Add15~5\) # (GND)))))
-- \u2|bcd4_ist|Add15~7\ = CARRY((\u2|bcd4_ist|rhexd\(11) & (!\u2|bcd4_ist|Add14~6_combout\ & !\u2|bcd4_ist|Add15~5\)) # (!\u2|bcd4_ist|rhexd\(11) & ((!\u2|bcd4_ist|Add15~5\) # (!\u2|bcd4_ist|Add14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexd\(11),
	datab => \u2|bcd4_ist|Add14~6_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add15~5\,
	combout => \u2|bcd4_ist|Add15~6_combout\,
	cout => \u2|bcd4_ist|Add15~7\);

-- Location: LCCOMB_X23_Y6_N16
\u2|bcd4_ist|Add15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add15~8_combout\ = (\u2|bcd4_ist|Add14~8_combout\ & (\u2|bcd4_ist|Add15~7\ $ (GND))) # (!\u2|bcd4_ist|Add14~8_combout\ & (!\u2|bcd4_ist|Add15~7\ & VCC))
-- \u2|bcd4_ist|Add15~9\ = CARRY((\u2|bcd4_ist|Add14~8_combout\ & !\u2|bcd4_ist|Add15~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add14~8_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add15~7\,
	combout => \u2|bcd4_ist|Add15~8_combout\,
	cout => \u2|bcd4_ist|Add15~9\);

-- Location: LCCOMB_X24_Y6_N24
\u2|bcd4_ist|addbcd4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~15_combout\ = (\u2|bcd4_ist|Add15~8_combout\ & (!\u2|bcd4_ist|Add15~4_combout\ & ((!\u2|bcd4_ist|Add15~6_combout\)))) # (!\u2|bcd4_ist|Add15~8_combout\ & (\u2|bcd4_ist|Add15~6_combout\ & ((\u2|bcd4_ist|Add15~4_combout\) # 
-- (\u2|bcd4_ist|Add15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add15~4_combout\,
	datab => \u2|bcd4_ist|Add15~2_combout\,
	datac => \u2|bcd4_ist|Add15~8_combout\,
	datad => \u2|bcd4_ist|Add15~6_combout\,
	combout => \u2|bcd4_ist|addbcd4~15_combout\);

-- Location: LCCOMB_X25_Y6_N18
\u2|bcd4_ist|addbcd4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~44_combout\ = (\u2|bcd4_ist|addbcd4~15_combout\ & (\u2|bcd4_ist|Add18~0_combout\)) # (!\u2|bcd4_ist|addbcd4~15_combout\ & ((\u2|bcd4_ist|Add15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add18~0_combout\,
	datac => \u2|bcd4_ist|Add15~2_combout\,
	datad => \u2|bcd4_ist|addbcd4~15_combout\,
	combout => \u2|bcd4_ist|addbcd4~44_combout\);

-- Location: LCCOMB_X23_Y6_N18
\u2|bcd4_ist|Add15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add15~10_combout\ = \u2|bcd4_ist|Add15~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd4_ist|Add15~9\,
	combout => \u2|bcd4_ist|Add15~10_combout\);

-- Location: LCCOMB_X24_Y6_N14
\u2|bcd4_ist|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|LessThan6~0_combout\ = (\u2|bcd4_ist|Add15~4_combout\ & (\u2|bcd4_ist|Add15~2_combout\ & (\u2|bcd4_ist|Add15~8_combout\ & \u2|bcd4_ist|Add15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add15~4_combout\,
	datab => \u2|bcd4_ist|Add15~2_combout\,
	datac => \u2|bcd4_ist|Add15~8_combout\,
	datad => \u2|bcd4_ist|Add15~6_combout\,
	combout => \u2|bcd4_ist|LessThan6~0_combout\);

-- Location: LCCOMB_X25_Y6_N10
\u2|bcd4_ist|addbcd4~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~45_combout\ = (\u2|bcd4_ist|Add15~10_combout\ & (\u2|bcd4_ist|Add16~0_combout\)) # (!\u2|bcd4_ist|Add15~10_combout\ & ((\u2|bcd4_ist|LessThan6~0_combout\ & (\u2|bcd4_ist|Add16~0_combout\)) # (!\u2|bcd4_ist|LessThan6~0_combout\ & 
-- ((\u2|bcd4_ist|addbcd4~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add16~0_combout\,
	datab => \u2|bcd4_ist|addbcd4~44_combout\,
	datac => \u2|bcd4_ist|Add15~10_combout\,
	datad => \u2|bcd4_ist|LessThan6~0_combout\,
	combout => \u2|bcd4_ist|addbcd4~45_combout\);

-- Location: FF_X25_Y6_N11
\u2|bcd4_ist|resc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|addbcd4~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|resc\(1));

-- Location: LCCOMB_X25_Y6_N6
\u3|uart_ad[50][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[50][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[50][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd4_ist|resc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[50][1]~combout\,
	datac => \u2|bcd4_ist|resc\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[50][1]~combout\);

-- Location: LCCOMB_X14_Y10_N24
\u2|bcd3_ist|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add1~2_combout\ = (\u2|bcd3_ist|rhexb\(2) & ((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & (\u2|bcd3_ist|Add1~1\ & VCC)) # (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & (!\u2|bcd3_ist|Add1~1\)))) # 
-- (!\u2|bcd3_ist|rhexb\(2) & ((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & (!\u2|bcd3_ist|Add1~1\)) # (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & ((\u2|bcd3_ist|Add1~1\) # (GND)))))
-- \u2|bcd3_ist|Add1~3\ = CARRY((\u2|bcd3_ist|rhexb\(2) & (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & !\u2|bcd3_ist|Add1~1\)) # (!\u2|bcd3_ist|rhexb\(2) & ((!\u2|bcd3_ist|Add1~1\) # 
-- (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhexb\(2),
	datab => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a22\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add1~1\,
	combout => \u2|bcd3_ist|Add1~2_combout\,
	cout => \u2|bcd3_ist|Add1~3\);

-- Location: LCCOMB_X14_Y10_N26
\u2|bcd3_ist|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add1~4_combout\ = ((\u2|bcd3_ist|rhexb\(3) $ (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a21\ $ (!\u2|bcd3_ist|Add1~3\)))) # (GND)
-- \u2|bcd3_ist|Add1~5\ = CARRY((\u2|bcd3_ist|rhexb\(3) & ((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a21\) # (!\u2|bcd3_ist|Add1~3\))) # (!\u2|bcd3_ist|rhexb\(3) & (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a21\ & 
-- !\u2|bcd3_ist|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhexb\(3),
	datab => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a21\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add1~3\,
	combout => \u2|bcd3_ist|Add1~4_combout\,
	cout => \u2|bcd3_ist|Add1~5\);

-- Location: LCCOMB_X14_Y10_N28
\u2|bcd3_ist|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add1~6_combout\ = \u2|bcd3_ist|Add1~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd3_ist|Add1~5\,
	combout => \u2|bcd3_ist|Add1~6_combout\);

-- Location: LCCOMB_X6_Y9_N22
\u2|Mult2|mult_core|romout[2][18]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[2][18]~26_combout\ = (\u2|ch3_reg\(10) & (((\u2|ch3_reg\(9) & !\u2|ch3_reg\(11))))) # (!\u2|ch3_reg\(10) & (\u2|ch3_reg\(11) & ((!\u2|ch3_reg\(9)) # (!\u2|ch3_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(8),
	datab => \u2|ch3_reg\(10),
	datac => \u2|ch3_reg\(9),
	datad => \u2|ch3_reg\(11),
	combout => \u2|Mult2|mult_core|romout[2][18]~26_combout\);

-- Location: LCCOMB_X17_Y9_N30
\u2|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add2~30_combout\ = \u2|Add2~29\ $ (!\u1|ad_ch3\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u1|ad_ch3\(15),
	cin => \u2|Add2~29\,
	combout => \u2|Add2~30_combout\);

-- Location: LCCOMB_X9_Y9_N4
\u2|ch3_reg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_reg~15_combout\ = (\u1|ad_ch3\(15) & (!\u1|ad_reset~q\ & \u2|Add2~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch3\(15),
	datac => \u1|ad_reset~q\,
	datad => \u2|Add2~30_combout\,
	combout => \u2|ch3_reg~15_combout\);

-- Location: FF_X9_Y9_N5
\u2|ch3_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_reg~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_reg\(15));

-- Location: LCCOMB_X6_Y9_N6
\u2|Mult2|mult_core|romout[3][13]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[3][13]~25_combout\ = (\u2|ch3_reg\(15) & ((\u2|ch3_reg\(14)) # (\u2|ch3_reg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch3_reg\(14),
	datac => \u2|ch3_reg\(13),
	datad => \u2|ch3_reg\(15),
	combout => \u2|Mult2|mult_core|romout[3][13]~25_combout\);

-- Location: LCCOMB_X8_Y9_N8
\u2|Mult2|mult_core|romout[3][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[3][12]~combout\ = (\u2|ch3_reg\(13) & (\u2|ch3_reg\(14) & ((\u2|ch3_reg\(12)) # (!\u2|ch3_reg\(15))))) # (!\u2|ch3_reg\(13) & ((\u2|ch3_reg\(14) & (\u2|ch3_reg\(12) & !\u2|ch3_reg\(15))) # (!\u2|ch3_reg\(14) & 
-- ((\u2|ch3_reg\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(12),
	datab => \u2|ch3_reg\(13),
	datac => \u2|ch3_reg\(14),
	datad => \u2|ch3_reg\(15),
	combout => \u2|Mult2|mult_core|romout[3][12]~combout\);

-- Location: LCCOMB_X6_Y9_N18
\u2|Mult2|mult_core|romout[2][15]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[2][15]~24_combout\ = \u2|ch3_reg\(8) $ (\u2|ch3_reg\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(8),
	datac => \u2|ch3_reg\(9),
	combout => \u2|Mult2|mult_core|romout[2][15]~24_combout\);

-- Location: LCCOMB_X8_Y9_N12
\u2|Mult2|mult_core|romout[3][10]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[3][10]~22_combout\ = (\u2|ch3_reg\(12) & ((\u2|ch3_reg\(14) & (\u2|ch3_reg\(13) & !\u2|ch3_reg\(15))) # (!\u2|ch3_reg\(14) & ((\u2|ch3_reg\(15)))))) # (!\u2|ch3_reg\(12) & (\u2|ch3_reg\(14) $ (((\u2|ch3_reg\(13) & 
-- !\u2|ch3_reg\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(12),
	datab => \u2|ch3_reg\(13),
	datac => \u2|ch3_reg\(14),
	datad => \u2|ch3_reg\(15),
	combout => \u2|Mult2|mult_core|romout[3][10]~22_combout\);

-- Location: LCCOMB_X8_Y9_N10
\u2|Mult2|mult_core|romout[3][9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[3][9]~combout\ = (\u2|ch3_reg\(13) & ((\u2|ch3_reg\(12) & (\u2|ch3_reg\(14) & !\u2|ch3_reg\(15))) # (!\u2|ch3_reg\(12) & ((\u2|ch3_reg\(14)) # (!\u2|ch3_reg\(15)))))) # (!\u2|ch3_reg\(13) & (\u2|ch3_reg\(15) $ 
-- (((\u2|ch3_reg\(12) & !\u2|ch3_reg\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(12),
	datab => \u2|ch3_reg\(13),
	datac => \u2|ch3_reg\(14),
	datad => \u2|ch3_reg\(15),
	combout => \u2|Mult2|mult_core|romout[3][9]~combout\);

-- Location: LCCOMB_X8_Y9_N0
\u2|Mult2|mult_core|romout[3][8]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[3][8]~18_combout\ = (\u2|ch3_reg\(12) & ((\u2|ch3_reg\(13) & ((\u2|ch3_reg\(14)) # (!\u2|ch3_reg\(15)))) # (!\u2|ch3_reg\(13) & ((\u2|ch3_reg\(15)) # (!\u2|ch3_reg\(14)))))) # (!\u2|ch3_reg\(12) & (\u2|ch3_reg\(14) $ 
-- (((\u2|ch3_reg\(13) & \u2|ch3_reg\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(12),
	datab => \u2|ch3_reg\(13),
	datac => \u2|ch3_reg\(14),
	datad => \u2|ch3_reg\(15),
	combout => \u2|Mult2|mult_core|romout[3][8]~18_combout\);

-- Location: LCCOMB_X6_Y9_N24
\u2|Mult2|mult_core|romout[2][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[2][11]~combout\ = (\u2|ch3_reg\(9) & ((\u2|ch3_reg\(8) & (!\u2|ch3_reg\(10) & !\u2|ch3_reg\(11))) # (!\u2|ch3_reg\(8) & (\u2|ch3_reg\(10) & \u2|ch3_reg\(11))))) # (!\u2|ch3_reg\(9) & (\u2|ch3_reg\(11) $ (((!\u2|ch3_reg\(8) & 
-- \u2|ch3_reg\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(8),
	datab => \u2|ch3_reg\(10),
	datac => \u2|ch3_reg\(9),
	datad => \u2|ch3_reg\(11),
	combout => \u2|Mult2|mult_core|romout[2][11]~combout\);

-- Location: LCCOMB_X7_Y9_N10
\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u2|Mult2|mult_core|romout[2][13]~20_combout\ & ((\u2|Mult2|mult_core|romout[3][9]~combout\ & (\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u2|Mult2|mult_core|romout[3][9]~combout\ & (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u2|Mult2|mult_core|romout[2][13]~20_combout\ & ((\u2|Mult2|mult_core|romout[3][9]~combout\ & 
-- (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u2|Mult2|mult_core|romout[3][9]~combout\ & ((\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u2|Mult2|mult_core|romout[2][13]~20_combout\ & (!\u2|Mult2|mult_core|romout[3][9]~combout\ & !\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult2|mult_core|romout[2][13]~20_combout\ & ((!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u2|Mult2|mult_core|romout[3][9]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|romout[2][13]~20_combout\,
	datab => \u2|Mult2|mult_core|romout[3][9]~combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X7_Y9_N12
\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u2|ch3_reg\(8) $ (\u2|Mult2|mult_core|romout[3][10]~22_combout\ $ (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u2|ch3_reg\(8) & ((\u2|Mult2|mult_core|romout[3][10]~22_combout\) # (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # (!\u2|ch3_reg\(8) & 
-- (\u2|Mult2|mult_core|romout[3][10]~22_combout\ & !\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(8),
	datab => \u2|Mult2|mult_core|romout[3][10]~22_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X7_Y9_N14
\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u2|Mult2|mult_core|romout[3][11]~combout\ & ((\u2|Mult2|mult_core|romout[2][15]~24_combout\ & (\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u2|Mult2|mult_core|romout[2][15]~24_combout\ & (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u2|Mult2|mult_core|romout[3][11]~combout\ & ((\u2|Mult2|mult_core|romout[2][15]~24_combout\ & 
-- (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u2|Mult2|mult_core|romout[2][15]~24_combout\ & ((\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u2|Mult2|mult_core|romout[3][11]~combout\ & (!\u2|Mult2|mult_core|romout[2][15]~24_combout\ & !\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult2|mult_core|romout[3][11]~combout\ & ((!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u2|Mult2|mult_core|romout[2][15]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|romout[3][11]~combout\,
	datab => \u2|Mult2|mult_core|romout[2][15]~24_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X7_Y9_N16
\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u2|Mult2|mult_core|romout[2][16]~combout\ $ (\u2|Mult2|mult_core|romout[3][12]~combout\ $ (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u2|Mult2|mult_core|romout[2][16]~combout\ & ((\u2|Mult2|mult_core|romout[3][12]~combout\) # (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~15\))) # 
-- (!\u2|Mult2|mult_core|romout[2][16]~combout\ & (\u2|Mult2|mult_core|romout[3][12]~combout\ & !\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|romout[2][16]~combout\,
	datab => \u2|Mult2|mult_core|romout[3][12]~combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X7_Y9_N18
\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u2|Mult2|mult_core|romout[2][17]~combout\ & ((\u2|Mult2|mult_core|romout[3][13]~25_combout\ & (\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u2|Mult2|mult_core|romout[3][13]~25_combout\ & (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~17\)))) # (!\u2|Mult2|mult_core|romout[2][17]~combout\ & ((\u2|Mult2|mult_core|romout[3][13]~25_combout\ & 
-- (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u2|Mult2|mult_core|romout[3][13]~25_combout\ & ((\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u2|Mult2|mult_core|romout[2][17]~combout\ & (!\u2|Mult2|mult_core|romout[3][13]~25_combout\ & !\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult2|mult_core|romout[2][17]~combout\ & ((!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u2|Mult2|mult_core|romout[3][13]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|romout[2][17]~combout\,
	datab => \u2|Mult2|mult_core|romout[3][13]~25_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X10_Y9_N24
\u2|Mult2|mult_core|romout[1][16]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[1][16]~17_combout\ = \u2|ch3_reg\(6) $ (((\u2|ch3_reg\(5) & !\u2|ch3_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(5),
	datac => \u2|ch3_reg\(4),
	datad => \u2|ch3_reg\(6),
	combout => \u2|Mult2|mult_core|romout[1][16]~17_combout\);

-- Location: LCCOMB_X12_Y9_N14
\u2|Mult2|mult_core|romout[0][19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[0][19]~combout\ = (\u2|ch3_reg\(3) & ((\u2|ch3_reg\(2)) # ((\u2|ch3_reg\(0) & \u2|ch3_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(2),
	datab => \u2|ch3_reg\(3),
	datac => \u2|ch3_reg\(0),
	datad => \u2|ch3_reg\(1),
	combout => \u2|Mult2|mult_core|romout[0][19]~combout\);

-- Location: LCCOMB_X12_Y9_N10
\u2|Mult2|mult_core|romout[0][18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|romout[0][18]~combout\ = (\u2|ch3_reg\(2) & (!\u2|ch3_reg\(3) & ((\u2|ch3_reg\(1))))) # (!\u2|ch3_reg\(2) & (\u2|ch3_reg\(3) & ((!\u2|ch3_reg\(1)) # (!\u2|ch3_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_reg\(2),
	datab => \u2|ch3_reg\(3),
	datac => \u2|ch3_reg\(0),
	datad => \u2|ch3_reg\(1),
	combout => \u2|Mult2|mult_core|romout[0][18]~combout\);

-- Location: LCCOMB_X11_Y9_N22
\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u2|Mult2|mult_core|romout[1][15]~16_combout\ & ((\u2|Mult2|mult_core|romout[0][19]~combout\ & (\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u2|Mult2|mult_core|romout[0][19]~combout\ & (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\)))) # (!\u2|Mult2|mult_core|romout[1][15]~16_combout\ & ((\u2|Mult2|mult_core|romout[0][19]~combout\ & 
-- (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u2|Mult2|mult_core|romout[0][19]~combout\ & ((\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\u2|Mult2|mult_core|romout[1][15]~16_combout\ & (!\u2|Mult2|mult_core|romout[0][19]~combout\ & !\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult2|mult_core|romout[1][15]~16_combout\ & ((!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u2|Mult2|mult_core|romout[0][19]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|romout[1][15]~16_combout\,
	datab => \u2|Mult2|mult_core|romout[0][19]~combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X8_Y9_N28
\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X8_Y9_N30
\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ (\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & ((\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datab => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X8_Y8_N0
\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- (\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- !\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X8_Y8_N2
\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ (\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ 
-- (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\) # 
-- (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & 
-- !\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X8_Y8_N4
\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & 
-- (\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & 
-- !\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datab => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X8_Y8_N8
\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X8_Y8_N10
\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = (\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & !\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: FF_X8_Y8_N11
\u2|ch3_data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_data_reg\(26));

-- Location: LCCOMB_X8_Y8_N24
\u2|ch3_vol~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_vol~11_combout\ = (!\u1|ad_reset~q\ & \u2|ch3_data_reg\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch3_data_reg\(26),
	combout => \u2|ch3_vol~11_combout\);

-- Location: FF_X8_Y8_N25
\u2|ch3_vol[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_vol~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_vol\(11));

-- Location: LCCOMB_X9_Y8_N24
\u2|bcd3_ist|rhex[2][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|rhex[2][3]~feeder_combout\ = \u2|ch3_vol\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch3_vol\(11),
	combout => \u2|bcd3_ist|rhex[2][3]~feeder_combout\);

-- Location: FF_X9_Y8_N25
\u2|bcd3_ist|rhex[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|rhex[2][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhex[2][3]~q\);

-- Location: FF_X8_Y8_N5
\u2|ch3_data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_data_reg\(23));

-- Location: LCCOMB_X8_Y8_N20
\u2|ch3_vol~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_vol~8_combout\ = (!\u1|ad_reset~q\ & \u2|ch3_data_reg\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_reset~q\,
	datac => \u2|ch3_data_reg\(23),
	combout => \u2|ch3_vol~8_combout\);

-- Location: FF_X8_Y8_N21
\u2|ch3_vol[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_vol~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_vol\(8));

-- Location: LCCOMB_X9_Y8_N2
\u2|bcd3_ist|rhex[2][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|rhex[2][0]~feeder_combout\ = \u2|ch3_vol\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch3_vol\(8),
	combout => \u2|bcd3_ist|rhex[2][0]~feeder_combout\);

-- Location: FF_X9_Y8_N3
\u2|bcd3_ist|rhex[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|rhex[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhex[2][0]~q\);

-- Location: FF_X8_Y8_N9
\u2|ch3_data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_data_reg\(25));

-- Location: LCCOMB_X8_Y8_N26
\u2|ch3_vol~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_vol~10_combout\ = (!\u1|ad_reset~q\ & \u2|ch3_data_reg\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_reset~q\,
	datac => \u2|ch3_data_reg\(25),
	combout => \u2|ch3_vol~10_combout\);

-- Location: FF_X8_Y8_N27
\u2|ch3_vol[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_vol~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_vol\(10));

-- Location: FF_X9_Y8_N11
\u2|bcd3_ist|rhex[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch3_vol\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhex[2][2]~q\);

-- Location: LCCOMB_X10_Y8_N20
\u2|bcd3_ist|WideOr20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr20~0_combout\ = (\u2|bcd3_ist|rhex[2][1]~q\ & (\u2|bcd3_ist|rhex[2][3]~q\ $ (((\u2|bcd3_ist|rhex[2][2]~q\) # (!\u2|bcd3_ist|rhex[2][0]~q\))))) # (!\u2|bcd3_ist|rhex[2][1]~q\ & ((\u2|bcd3_ist|rhex[2][3]~q\ & (!\u2|bcd3_ist|rhex[2][0]~q\ 
-- & \u2|bcd3_ist|rhex[2][2]~q\)) # (!\u2|bcd3_ist|rhex[2][3]~q\ & (\u2|bcd3_ist|rhex[2][0]~q\ & !\u2|bcd3_ist|rhex[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[2][1]~q\,
	datab => \u2|bcd3_ist|rhex[2][3]~q\,
	datac => \u2|bcd3_ist|rhex[2][0]~q\,
	datad => \u2|bcd3_ist|rhex[2][2]~q\,
	combout => \u2|bcd3_ist|WideOr20~0_combout\);

-- Location: FF_X14_Y10_N11
\u2|bcd3_ist|rhexc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd3_ist|WideOr20~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexc\(4));

-- Location: LCCOMB_X14_Y10_N14
\u2|bcd3_ist|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add2~4_combout\ = ((\u2|bcd3_ist|rhexc\(3) $ (\u2|bcd3_ist|Add1~4_combout\ $ (!\u2|bcd3_ist|Add2~3\)))) # (GND)
-- \u2|bcd3_ist|Add2~5\ = CARRY((\u2|bcd3_ist|rhexc\(3) & ((\u2|bcd3_ist|Add1~4_combout\) # (!\u2|bcd3_ist|Add2~3\))) # (!\u2|bcd3_ist|rhexc\(3) & (\u2|bcd3_ist|Add1~4_combout\ & !\u2|bcd3_ist|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhexc\(3),
	datab => \u2|bcd3_ist|Add1~4_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add2~3\,
	combout => \u2|bcd3_ist|Add2~4_combout\,
	cout => \u2|bcd3_ist|Add2~5\);

-- Location: LCCOMB_X14_Y10_N16
\u2|bcd3_ist|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add2~6_combout\ = (\u2|bcd3_ist|Add1~6_combout\ & (!\u2|bcd3_ist|Add2~5\)) # (!\u2|bcd3_ist|Add1~6_combout\ & ((\u2|bcd3_ist|Add2~5\) # (GND)))
-- \u2|bcd3_ist|Add2~7\ = CARRY((!\u2|bcd3_ist|Add2~5\) # (!\u2|bcd3_ist|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|Add1~6_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add2~5\,
	combout => \u2|bcd3_ist|Add2~6_combout\,
	cout => \u2|bcd3_ist|Add2~7\);

-- Location: LCCOMB_X14_Y10_N18
\u2|bcd3_ist|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add2~8_combout\ = !\u2|bcd3_ist|Add2~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd3_ist|Add2~7\,
	combout => \u2|bcd3_ist|Add2~8_combout\);

-- Location: LCCOMB_X8_Y8_N12
\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: FF_X8_Y8_N13
\u2|ch3_data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_data_reg\(27));

-- Location: LCCOMB_X8_Y8_N30
\u2|ch3_vol~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_vol~12_combout\ = (!\u1|ad_reset~q\ & \u2|ch3_data_reg\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch3_data_reg\(27),
	combout => \u2|ch3_vol~12_combout\);

-- Location: FF_X8_Y8_N31
\u2|ch3_vol[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_vol~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_vol\(12));

-- Location: LCCOMB_X16_Y8_N14
\u2|bcd3_ist|rhex[3][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|rhex[3][0]~feeder_combout\ = \u2|ch3_vol\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch3_vol\(12),
	combout => \u2|bcd3_ist|rhex[3][0]~feeder_combout\);

-- Location: FF_X16_Y8_N15
\u2|bcd3_ist|rhex[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|rhex[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhex[3][0]~q\);

-- Location: LCCOMB_X8_Y8_N14
\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = (\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ $ (GND))) # 
-- (!\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (!\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ & VCC))
-- \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ = CARRY((\u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & !\u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\);

-- Location: FF_X8_Y8_N15
\u2|ch3_data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_data_reg\(28));

-- Location: LCCOMB_X25_Y8_N2
\u2|ch3_vol~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_vol~13_combout\ = (!\u1|ad_reset~q\ & \u2|ch3_data_reg\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_reset~q\,
	datad => \u2|ch3_data_reg\(28),
	combout => \u2|ch3_vol~13_combout\);

-- Location: FF_X25_Y8_N3
\u2|ch3_vol[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_vol~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_vol\(13));

-- Location: LCCOMB_X25_Y8_N22
\u2|bcd3_ist|rhex[3][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|rhex[3][1]~feeder_combout\ = \u2|ch3_vol\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch3_vol\(13),
	combout => \u2|bcd3_ist|rhex[3][1]~feeder_combout\);

-- Location: FF_X25_Y8_N23
\u2|bcd3_ist|rhex[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|rhex[3][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhex[3][1]~q\);

-- Location: FF_X8_Y8_N17
\u2|ch3_data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_data_reg\(29));

-- Location: LCCOMB_X8_Y8_N28
\u2|ch3_vol~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_vol~14_combout\ = (!\u1|ad_reset~q\ & \u2|ch3_data_reg\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch3_data_reg\(29),
	combout => \u2|ch3_vol~14_combout\);

-- Location: FF_X8_Y8_N29
\u2|ch3_vol[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_vol~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_vol\(14));

-- Location: LCCOMB_X16_Y8_N24
\u2|bcd3_ist|rhex[3][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|rhex[3][2]~feeder_combout\ = \u2|ch3_vol\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch3_vol\(14),
	combout => \u2|bcd3_ist|rhex[3][2]~feeder_combout\);

-- Location: FF_X16_Y8_N25
\u2|bcd3_ist|rhex[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|rhex[3][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhex[3][2]~q\);

-- Location: LCCOMB_X16_Y8_N22
\u2|bcd3_ist|WideOr13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr13~0_combout\ = (\u2|bcd3_ist|rhex[3][0]~q\ & (!\u2|bcd3_ist|rhex[3][2]~q\ & ((\u2|bcd3_ist|rhex[3][3]~q\) # (!\u2|bcd3_ist|rhex[3][1]~q\)))) # (!\u2|bcd3_ist|rhex[3][0]~q\ & (\u2|bcd3_ist|rhex[3][2]~q\ & ((\u2|bcd3_ist|rhex[3][1]~q\) # 
-- (!\u2|bcd3_ist|rhex[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[3][3]~q\,
	datab => \u2|bcd3_ist|rhex[3][0]~q\,
	datac => \u2|bcd3_ist|rhex[3][1]~q\,
	datad => \u2|bcd3_ist|rhex[3][2]~q\,
	combout => \u2|bcd3_ist|WideOr13~0_combout\);

-- Location: FF_X14_Y10_N23
\u2|bcd3_ist|rhexd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd3_ist|WideOr13~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexd\(2));

-- Location: LCCOMB_X16_Y8_N28
\u2|bcd3_ist|WideOr11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr11~0_combout\ = (\u2|bcd3_ist|rhex[3][3]~q\ & ((\u2|bcd3_ist|rhex[3][0]~q\ & (\u2|bcd3_ist|rhex[3][1]~q\ & !\u2|bcd3_ist|rhex[3][2]~q\)) # (!\u2|bcd3_ist|rhex[3][0]~q\ & (!\u2|bcd3_ist|rhex[3][1]~q\ & \u2|bcd3_ist|rhex[3][2]~q\)))) # 
-- (!\u2|bcd3_ist|rhex[3][3]~q\ & (\u2|bcd3_ist|rhex[3][1]~q\ $ (((\u2|bcd3_ist|rhex[3][0]~q\ & !\u2|bcd3_ist|rhex[3][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[3][3]~q\,
	datab => \u2|bcd3_ist|rhex[3][0]~q\,
	datac => \u2|bcd3_ist|rhex[3][1]~q\,
	datad => \u2|bcd3_ist|rhex[3][2]~q\,
	combout => \u2|bcd3_ist|WideOr11~0_combout\);

-- Location: FF_X14_Y10_N17
\u2|bcd3_ist|rhexd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd3_ist|WideOr11~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexd\(4));

-- Location: LCCOMB_X14_Y10_N0
\u2|bcd3_ist|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add3~0_combout\ = (\u2|bcd3_ist|Add2~0_combout\ & (\u2|bcd3_ist|rhexd\(4) $ (VCC))) # (!\u2|bcd3_ist|Add2~0_combout\ & (\u2|bcd3_ist|rhexd\(4) & VCC))
-- \u2|bcd3_ist|Add3~1\ = CARRY((\u2|bcd3_ist|Add2~0_combout\ & \u2|bcd3_ist|rhexd\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add2~0_combout\,
	datab => \u2|bcd3_ist|rhexd\(4),
	datad => VCC,
	combout => \u2|bcd3_ist|Add3~0_combout\,
	cout => \u2|bcd3_ist|Add3~1\);

-- Location: LCCOMB_X14_Y10_N2
\u2|bcd3_ist|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add3~2_combout\ = (\u2|bcd3_ist|Add2~2_combout\ & ((\u2|bcd3_ist|rhexd\(2) & (\u2|bcd3_ist|Add3~1\ & VCC)) # (!\u2|bcd3_ist|rhexd\(2) & (!\u2|bcd3_ist|Add3~1\)))) # (!\u2|bcd3_ist|Add2~2_combout\ & ((\u2|bcd3_ist|rhexd\(2) & 
-- (!\u2|bcd3_ist|Add3~1\)) # (!\u2|bcd3_ist|rhexd\(2) & ((\u2|bcd3_ist|Add3~1\) # (GND)))))
-- \u2|bcd3_ist|Add3~3\ = CARRY((\u2|bcd3_ist|Add2~2_combout\ & (!\u2|bcd3_ist|rhexd\(2) & !\u2|bcd3_ist|Add3~1\)) # (!\u2|bcd3_ist|Add2~2_combout\ & ((!\u2|bcd3_ist|Add3~1\) # (!\u2|bcd3_ist|rhexd\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add2~2_combout\,
	datab => \u2|bcd3_ist|rhexd\(2),
	datad => VCC,
	cin => \u2|bcd3_ist|Add3~1\,
	combout => \u2|bcd3_ist|Add3~2_combout\,
	cout => \u2|bcd3_ist|Add3~3\);

-- Location: LCCOMB_X14_Y10_N4
\u2|bcd3_ist|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add3~4_combout\ = ((\u2|bcd3_ist|rhexd\(3) $ (\u2|bcd3_ist|Add2~4_combout\ $ (!\u2|bcd3_ist|Add3~3\)))) # (GND)
-- \u2|bcd3_ist|Add3~5\ = CARRY((\u2|bcd3_ist|rhexd\(3) & ((\u2|bcd3_ist|Add2~4_combout\) # (!\u2|bcd3_ist|Add3~3\))) # (!\u2|bcd3_ist|rhexd\(3) & (\u2|bcd3_ist|Add2~4_combout\ & !\u2|bcd3_ist|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhexd\(3),
	datab => \u2|bcd3_ist|Add2~4_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add3~3\,
	combout => \u2|bcd3_ist|Add3~4_combout\,
	cout => \u2|bcd3_ist|Add3~5\);

-- Location: LCCOMB_X14_Y10_N6
\u2|bcd3_ist|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add3~6_combout\ = (\u2|bcd3_ist|Add2~6_combout\ & (!\u2|bcd3_ist|Add3~5\)) # (!\u2|bcd3_ist|Add2~6_combout\ & ((\u2|bcd3_ist|Add3~5\) # (GND)))
-- \u2|bcd3_ist|Add3~7\ = CARRY((!\u2|bcd3_ist|Add3~5\) # (!\u2|bcd3_ist|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|Add2~6_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add3~5\,
	combout => \u2|bcd3_ist|Add3~6_combout\,
	cout => \u2|bcd3_ist|Add3~7\);

-- Location: LCCOMB_X14_Y10_N8
\u2|bcd3_ist|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add3~8_combout\ = \u2|bcd3_ist|Add3~7\ $ (!\u2|bcd3_ist|Add2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd3_ist|Add2~8_combout\,
	cin => \u2|bcd3_ist|Add3~7\,
	combout => \u2|bcd3_ist|Add3~8_combout\);

-- Location: LCCOMB_X13_Y10_N22
\u2|bcd3_ist|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add4~0_combout\ = \u2|bcd3_ist|Add3~0_combout\ $ (VCC)
-- \u2|bcd3_ist|Add4~1\ = CARRY(\u2|bcd3_ist|Add3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|Add3~0_combout\,
	datad => VCC,
	combout => \u2|bcd3_ist|Add4~0_combout\,
	cout => \u2|bcd3_ist|Add4~1\);

-- Location: LCCOMB_X13_Y10_N16
\u2|bcd3_ist|addbcd4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~0_combout\ = (\u2|bcd3_ist|Add3~4_combout\ & (!\u2|bcd3_ist|Add3~6_combout\ & ((\u2|bcd3_ist|Add3~2_combout\) # (\u2|bcd3_ist|Add3~0_combout\)))) # (!\u2|bcd3_ist|Add3~4_combout\ & (!\u2|bcd3_ist|Add3~2_combout\ & 
-- ((\u2|bcd3_ist|Add3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add3~4_combout\,
	datab => \u2|bcd3_ist|Add3~2_combout\,
	datac => \u2|bcd3_ist|Add3~0_combout\,
	datad => \u2|bcd3_ist|Add3~6_combout\,
	combout => \u2|bcd3_ist|addbcd4~0_combout\);

-- Location: LCCOMB_X13_Y10_N2
\u2|bcd3_ist|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add6~0_combout\ = \u2|bcd3_ist|Add3~0_combout\ $ (VCC)
-- \u2|bcd3_ist|Add6~1\ = CARRY(\u2|bcd3_ist|Add3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|Add3~0_combout\,
	datad => VCC,
	combout => \u2|bcd3_ist|Add6~0_combout\,
	cout => \u2|bcd3_ist|Add6~1\);

-- Location: LCCOMB_X13_Y10_N18
\u2|bcd3_ist|addbcd4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~44_combout\ = (\u2|bcd3_ist|addbcd4~0_combout\ & ((\u2|bcd3_ist|Add6~0_combout\))) # (!\u2|bcd3_ist|addbcd4~0_combout\ & (\u2|bcd3_ist|Add3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|addbcd4~0_combout\,
	datac => \u2|bcd3_ist|Add3~0_combout\,
	datad => \u2|bcd3_ist|Add6~0_combout\,
	combout => \u2|bcd3_ist|addbcd4~44_combout\);

-- Location: LCCOMB_X13_Y10_N12
\u2|bcd3_ist|addbcd4~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~45_combout\ = (\u2|bcd3_ist|LessThan0~0_combout\ & (((\u2|bcd3_ist|Add4~0_combout\)))) # (!\u2|bcd3_ist|LessThan0~0_combout\ & ((\u2|bcd3_ist|Add3~8_combout\ & (\u2|bcd3_ist|Add4~0_combout\)) # (!\u2|bcd3_ist|Add3~8_combout\ & 
-- ((\u2|bcd3_ist|addbcd4~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|LessThan0~0_combout\,
	datab => \u2|bcd3_ist|Add3~8_combout\,
	datac => \u2|bcd3_ist|Add4~0_combout\,
	datad => \u2|bcd3_ist|addbcd4~44_combout\,
	combout => \u2|bcd3_ist|addbcd4~45_combout\);

-- Location: FF_X22_Y9_N1
\u2|bcd3_ist|resa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd3_ist|addbcd4~45_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|resa\(1));

-- Location: LCCOMB_X22_Y9_N0
\u3|uart_ad[38][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[38][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[38][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd3_ist|resa\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[38][1]~combout\,
	datac => \u2|bcd3_ist|resa\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[38][1]~combout\);

-- Location: LCCOMB_X10_Y8_N24
\u2|bcd3_ist|WideOr15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr15~0_combout\ = (\u2|bcd3_ist|rhex[2][0]~q\ & ((!\u2|bcd3_ist|rhex[2][3]~q\) # (!\u2|bcd3_ist|rhex[2][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[2][1]~q\,
	datab => \u2|bcd3_ist|rhex[2][3]~q\,
	datad => \u2|bcd3_ist|rhex[2][0]~q\,
	combout => \u2|bcd3_ist|WideOr15~0_combout\);

-- Location: FF_X10_Y8_N25
\u2|bcd3_ist|rhexc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexc\(9));

-- Location: LCCOMB_X9_Y8_N4
\u2|bcd3_ist|WideOr16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr16~0_combout\ = \u2|bcd3_ist|rhex[2][1]~q\ $ (((\u2|bcd3_ist|rhex[2][3]~q\ & \u2|bcd3_ist|rhex[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[2][1]~q\,
	datab => \u2|bcd3_ist|rhex[2][3]~q\,
	datad => \u2|bcd3_ist|rhex[2][0]~q\,
	combout => \u2|bcd3_ist|WideOr16~0_combout\);

-- Location: FF_X9_Y8_N5
\u2|bcd3_ist|rhexc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexc\(8));

-- Location: LCCOMB_X16_Y8_N30
\u2|bcd3_ist|WideOr7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr7~0_combout\ = (!\u2|bcd3_ist|rhex[3][0]~q\ & ((\u2|bcd3_ist|rhex[3][3]~q\) # ((\u2|bcd3_ist|rhex[3][1]~q\) # (\u2|bcd3_ist|rhex[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[3][3]~q\,
	datab => \u2|bcd3_ist|rhex[3][0]~q\,
	datac => \u2|bcd3_ist|rhex[3][1]~q\,
	datad => \u2|bcd3_ist|rhex[3][2]~q\,
	combout => \u2|bcd3_ist|WideOr7~0_combout\);

-- Location: FF_X16_Y8_N31
\u2|bcd3_ist|rhexd[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|WideOr7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexd\(8));

-- Location: LCCOMB_X13_Y9_N20
\u2|bcd3_ist|Add15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add15~0_combout\ = (\u2|bcd3_ist|Add14~0_combout\ & (\u2|bcd3_ist|rhexd\(8) $ (VCC))) # (!\u2|bcd3_ist|Add14~0_combout\ & (\u2|bcd3_ist|rhexd\(8) & VCC))
-- \u2|bcd3_ist|Add15~1\ = CARRY((\u2|bcd3_ist|Add14~0_combout\ & \u2|bcd3_ist|rhexd\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add14~0_combout\,
	datab => \u2|bcd3_ist|rhexd\(8),
	datad => VCC,
	combout => \u2|bcd3_ist|Add15~0_combout\,
	cout => \u2|bcd3_ist|Add15~1\);

-- Location: LCCOMB_X13_Y9_N22
\u2|bcd3_ist|Add15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add15~2_combout\ = (\u2|bcd3_ist|rhexd\(9) & ((\u2|bcd3_ist|Add14~2_combout\ & (\u2|bcd3_ist|Add15~1\ & VCC)) # (!\u2|bcd3_ist|Add14~2_combout\ & (!\u2|bcd3_ist|Add15~1\)))) # (!\u2|bcd3_ist|rhexd\(9) & ((\u2|bcd3_ist|Add14~2_combout\ & 
-- (!\u2|bcd3_ist|Add15~1\)) # (!\u2|bcd3_ist|Add14~2_combout\ & ((\u2|bcd3_ist|Add15~1\) # (GND)))))
-- \u2|bcd3_ist|Add15~3\ = CARRY((\u2|bcd3_ist|rhexd\(9) & (!\u2|bcd3_ist|Add14~2_combout\ & !\u2|bcd3_ist|Add15~1\)) # (!\u2|bcd3_ist|rhexd\(9) & ((!\u2|bcd3_ist|Add15~1\) # (!\u2|bcd3_ist|Add14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhexd\(9),
	datab => \u2|bcd3_ist|Add14~2_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add15~1\,
	combout => \u2|bcd3_ist|Add15~2_combout\,
	cout => \u2|bcd3_ist|Add15~3\);

-- Location: LCCOMB_X16_Y8_N6
\u2|bcd3_ist|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr5~0_combout\ = (\u2|bcd3_ist|rhex[3][3]~q\ & ((\u2|bcd3_ist|rhex[3][0]~q\ & (\u2|bcd3_ist|rhex[3][1]~q\ & \u2|bcd3_ist|rhex[3][2]~q\)) # (!\u2|bcd3_ist|rhex[3][0]~q\ & (!\u2|bcd3_ist|rhex[3][1]~q\ & !\u2|bcd3_ist|rhex[3][2]~q\)))) # 
-- (!\u2|bcd3_ist|rhex[3][3]~q\ & (\u2|bcd3_ist|rhex[3][2]~q\ & ((\u2|bcd3_ist|rhex[3][0]~q\) # (\u2|bcd3_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[3][3]~q\,
	datab => \u2|bcd3_ist|rhex[3][0]~q\,
	datac => \u2|bcd3_ist|rhex[3][1]~q\,
	datad => \u2|bcd3_ist|rhex[3][2]~q\,
	combout => \u2|bcd3_ist|WideOr5~0_combout\);

-- Location: FF_X16_Y8_N7
\u2|bcd3_ist|rhexd[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexd\(10));

-- Location: LCCOMB_X13_Y9_N24
\u2|bcd3_ist|Add15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add15~4_combout\ = ((\u2|bcd3_ist|Add14~4_combout\ $ (\u2|bcd3_ist|rhexd\(10) $ (!\u2|bcd3_ist|Add15~3\)))) # (GND)
-- \u2|bcd3_ist|Add15~5\ = CARRY((\u2|bcd3_ist|Add14~4_combout\ & ((\u2|bcd3_ist|rhexd\(10)) # (!\u2|bcd3_ist|Add15~3\))) # (!\u2|bcd3_ist|Add14~4_combout\ & (\u2|bcd3_ist|rhexd\(10) & !\u2|bcd3_ist|Add15~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add14~4_combout\,
	datab => \u2|bcd3_ist|rhexd\(10),
	datad => VCC,
	cin => \u2|bcd3_ist|Add15~3\,
	combout => \u2|bcd3_ist|Add15~4_combout\,
	cout => \u2|bcd3_ist|Add15~5\);

-- Location: LCCOMB_X16_Y8_N16
\u2|bcd3_ist|rhexd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|rhexd~0_combout\ = (\u2|bcd3_ist|rhex[3][3]~q\ & (!\u2|bcd3_ist|rhex[3][2]~q\ & (\u2|bcd3_ist|rhex[3][0]~q\ $ (\u2|bcd3_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[3][3]~q\,
	datab => \u2|bcd3_ist|rhex[3][0]~q\,
	datac => \u2|bcd3_ist|rhex[3][1]~q\,
	datad => \u2|bcd3_ist|rhex[3][2]~q\,
	combout => \u2|bcd3_ist|rhexd~0_combout\);

-- Location: FF_X16_Y8_N17
\u2|bcd3_ist|rhexd[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|rhexd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexd\(11));

-- Location: LCCOMB_X13_Y9_N26
\u2|bcd3_ist|Add15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add15~6_combout\ = (\u2|bcd3_ist|Add14~6_combout\ & ((\u2|bcd3_ist|rhexd\(11) & (\u2|bcd3_ist|Add15~5\ & VCC)) # (!\u2|bcd3_ist|rhexd\(11) & (!\u2|bcd3_ist|Add15~5\)))) # (!\u2|bcd3_ist|Add14~6_combout\ & ((\u2|bcd3_ist|rhexd\(11) & 
-- (!\u2|bcd3_ist|Add15~5\)) # (!\u2|bcd3_ist|rhexd\(11) & ((\u2|bcd3_ist|Add15~5\) # (GND)))))
-- \u2|bcd3_ist|Add15~7\ = CARRY((\u2|bcd3_ist|Add14~6_combout\ & (!\u2|bcd3_ist|rhexd\(11) & !\u2|bcd3_ist|Add15~5\)) # (!\u2|bcd3_ist|Add14~6_combout\ & ((!\u2|bcd3_ist|Add15~5\) # (!\u2|bcd3_ist|rhexd\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add14~6_combout\,
	datab => \u2|bcd3_ist|rhexd\(11),
	datad => VCC,
	cin => \u2|bcd3_ist|Add15~5\,
	combout => \u2|bcd3_ist|Add15~6_combout\,
	cout => \u2|bcd3_ist|Add15~7\);

-- Location: LCCOMB_X13_Y9_N28
\u2|bcd3_ist|Add15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add15~8_combout\ = (\u2|bcd3_ist|Add14~8_combout\ & (\u2|bcd3_ist|Add15~7\ $ (GND))) # (!\u2|bcd3_ist|Add14~8_combout\ & (!\u2|bcd3_ist|Add15~7\ & VCC))
-- \u2|bcd3_ist|Add15~9\ = CARRY((\u2|bcd3_ist|Add14~8_combout\ & !\u2|bcd3_ist|Add15~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add14~8_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add15~7\,
	combout => \u2|bcd3_ist|Add15~8_combout\,
	cout => \u2|bcd3_ist|Add15~9\);

-- Location: LCCOMB_X13_Y9_N18
\u2|bcd3_ist|addbcd4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~18_combout\ = (\u2|bcd3_ist|Add15~6_combout\ & (!\u2|bcd3_ist|Add15~8_combout\ & ((\u2|bcd3_ist|Add15~2_combout\) # (\u2|bcd3_ist|Add15~4_combout\)))) # (!\u2|bcd3_ist|Add15~6_combout\ & (((!\u2|bcd3_ist|Add15~4_combout\ & 
-- \u2|bcd3_ist|Add15~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add15~2_combout\,
	datab => \u2|bcd3_ist|Add15~4_combout\,
	datac => \u2|bcd3_ist|Add15~6_combout\,
	datad => \u2|bcd3_ist|Add15~8_combout\,
	combout => \u2|bcd3_ist|addbcd4~18_combout\);

-- Location: LCCOMB_X18_Y9_N24
\u2|bcd3_ist|addbcd4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~46_combout\ = (\u2|bcd3_ist|addbcd4~18_combout\ & (\u2|bcd3_ist|Add18~0_combout\)) # (!\u2|bcd3_ist|addbcd4~18_combout\ & ((\u2|bcd3_ist|Add15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add18~0_combout\,
	datab => \u2|bcd3_ist|Add15~2_combout\,
	datad => \u2|bcd3_ist|addbcd4~18_combout\,
	combout => \u2|bcd3_ist|addbcd4~46_combout\);

-- Location: LCCOMB_X13_Y9_N16
\u2|bcd3_ist|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|LessThan6~0_combout\ = (\u2|bcd3_ist|Add15~2_combout\ & (\u2|bcd3_ist|Add15~4_combout\ & (\u2|bcd3_ist|Add15~6_combout\ & \u2|bcd3_ist|Add15~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add15~2_combout\,
	datab => \u2|bcd3_ist|Add15~4_combout\,
	datac => \u2|bcd3_ist|Add15~6_combout\,
	datad => \u2|bcd3_ist|Add15~8_combout\,
	combout => \u2|bcd3_ist|LessThan6~0_combout\);

-- Location: LCCOMB_X18_Y9_N10
\u2|bcd3_ist|addbcd4~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~47_combout\ = (\u2|bcd3_ist|Add15~10_combout\ & (((\u2|bcd3_ist|Add16~0_combout\)))) # (!\u2|bcd3_ist|Add15~10_combout\ & ((\u2|bcd3_ist|LessThan6~0_combout\ & ((\u2|bcd3_ist|Add16~0_combout\))) # (!\u2|bcd3_ist|LessThan6~0_combout\ & 
-- (\u2|bcd3_ist|addbcd4~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add15~10_combout\,
	datab => \u2|bcd3_ist|addbcd4~46_combout\,
	datac => \u2|bcd3_ist|Add16~0_combout\,
	datad => \u2|bcd3_ist|LessThan6~0_combout\,
	combout => \u2|bcd3_ist|addbcd4~47_combout\);

-- Location: FF_X18_Y9_N11
\u2|bcd3_ist|resc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|addbcd4~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|resc\(1));

-- Location: LCCOMB_X18_Y9_N8
\u3|uart_ad[36][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[36][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[36][1]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd3_ist|resc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|resc\(1),
	datac => \u3|uart_ad[36][1]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[36][1]~combout\);

-- Location: LCCOMB_X18_Y9_N22
\u3|uart_ad[32][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[32][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[32][1]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (!\u2|ch3_sig\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_sig\(2),
	datac => \u3|uart_ad[32][1]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[32][1]~combout\);

-- Location: LCCOMB_X19_Y9_N20
\u3|txdata[3]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~163_combout\ = ((!\u3|k\(4) & !\u3|k\(1))) # (!\u3|k\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datac => \u3|k\(2),
	datad => \u3|k\(1),
	combout => \u3|txdata[3]~163_combout\);

-- Location: LCCOMB_X19_Y7_N30
\u2|bcd4_ist|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|LessThan0~0_combout\ = (\u2|bcd4_ist|Add3~0_combout\ & (\u2|bcd4_ist|Add3~2_combout\ & (\u2|bcd4_ist|Add3~4_combout\ & \u2|bcd4_ist|Add3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add3~0_combout\,
	datab => \u2|bcd4_ist|Add3~2_combout\,
	datac => \u2|bcd4_ist|Add3~4_combout\,
	datad => \u2|bcd4_ist|Add3~6_combout\,
	combout => \u2|bcd4_ist|LessThan0~0_combout\);

-- Location: LCCOMB_X17_Y7_N10
\u2|bcd4_ist|addbcd4~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~47_combout\ = (\u2|bcd4_ist|Add3~8_combout\ & (((\u2|bcd4_ist|Add4~0_combout\)))) # (!\u2|bcd4_ist|Add3~8_combout\ & ((\u2|bcd4_ist|LessThan0~0_combout\ & ((\u2|bcd4_ist|Add4~0_combout\))) # (!\u2|bcd4_ist|LessThan0~0_combout\ & 
-- (\u2|bcd4_ist|addbcd4~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|addbcd4~46_combout\,
	datab => \u2|bcd4_ist|Add4~0_combout\,
	datac => \u2|bcd4_ist|Add3~8_combout\,
	datad => \u2|bcd4_ist|LessThan0~0_combout\,
	combout => \u2|bcd4_ist|addbcd4~47_combout\);

-- Location: FF_X22_Y9_N19
\u2|bcd4_ist|resa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd4_ist|addbcd4~47_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|resa\(1));

-- Location: LCCOMB_X22_Y9_N18
\u3|uart_ad[52][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[52][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[52][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd4_ist|resa\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[52][1]~combout\,
	datac => \u2|bcd4_ist|resa\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[52][1]~combout\);

-- Location: LCCOMB_X22_Y9_N24
\u3|txdata~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~213_combout\ = (!\u3|k\(1) & \u3|uart_ad[52][1]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|k\(1),
	datad => \u3|uart_ad[52][1]~combout\,
	combout => \u3|txdata~213_combout\);

-- Location: LCCOMB_X22_Y9_N6
\u3|txdata~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~214_combout\ = (\u3|txdata[2]~164_combout\ & ((\u3|txdata[3]~163_combout\ & (\u3|uart_ad[32][1]~combout\)) # (!\u3|txdata[3]~163_combout\ & ((\u3|txdata~213_combout\))))) # (!\u3|txdata[2]~164_combout\ & (((\u3|txdata[3]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~164_combout\,
	datab => \u3|uart_ad[32][1]~combout\,
	datac => \u3|txdata[3]~163_combout\,
	datad => \u3|txdata~213_combout\,
	combout => \u3|txdata~214_combout\);

-- Location: LCCOMB_X22_Y9_N12
\u3|txdata~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~215_combout\ = (\u3|txdata[2]~162_combout\ & (((\u3|txdata~214_combout\)))) # (!\u3|txdata[2]~162_combout\ & ((\u3|txdata~214_combout\ & ((\u3|uart_ad[36][1]~combout\))) # (!\u3|txdata~214_combout\ & (\u3|uart_ad[38][1]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~162_combout\,
	datab => \u3|uart_ad[38][1]~combout\,
	datac => \u3|uart_ad[36][1]~combout\,
	datad => \u3|txdata~214_combout\,
	combout => \u3|txdata~215_combout\);

-- Location: LCCOMB_X22_Y9_N14
\u3|txdata~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~216_combout\ = (\u3|txdata[2]~168_combout\ & (((\u3|uart_ad[50][1]~combout\)) # (!\u3|txdata[2]~167_combout\))) # (!\u3|txdata[2]~168_combout\ & (\u3|txdata[2]~167_combout\ & ((\u3|txdata~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~168_combout\,
	datab => \u3|txdata[2]~167_combout\,
	datac => \u3|uart_ad[50][1]~combout\,
	datad => \u3|txdata~215_combout\,
	combout => \u3|txdata~216_combout\);

-- Location: LCCOMB_X21_Y8_N12
\u2|ch5_sig[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_sig[2]~feeder_combout\ = \u1|ad_ch5\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|ad_ch5\(15),
	combout => \u2|ch5_sig[2]~feeder_combout\);

-- Location: FF_X21_Y8_N13
\u2|ch5_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_sig[2]~feeder_combout\,
	ena => \u1|ALT_INV_ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_sig\(2));

-- Location: LCCOMB_X21_Y8_N0
\u3|uart_ad[60][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[60][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[60][1]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (!\u2|ch5_sig\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch5_sig\(2),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[60][1]~combout\,
	combout => \u3|uart_ad[60][1]~combout\);

-- Location: LCCOMB_X22_Y9_N20
\u3|txdata~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~265_combout\ = (\u3|k\(2) & ((\u3|k\(1)) # ((\u3|txdata~216_combout\ & \u3|uart_ad[60][1]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(1),
	datab => \u3|k\(2),
	datac => \u3|txdata~216_combout\,
	datad => \u3|uart_ad[60][1]~combout\,
	combout => \u3|txdata~265_combout\);

-- Location: LCCOMB_X22_Y9_N10
\u3|txdata~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~266_combout\ = (\u3|k\(3) & (\u3|txdata~265_combout\ & ((\u3|uart_ad[46][1]~combout\) # (\u3|txdata~216_combout\)))) # (!\u3|k\(3) & (((\u3|txdata~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(3),
	datab => \u3|uart_ad[46][1]~combout\,
	datac => \u3|txdata~216_combout\,
	datad => \u3|txdata~265_combout\,
	combout => \u3|txdata~266_combout\);

-- Location: LCCOMB_X22_Y9_N16
\u3|txdata~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~217_combout\ = (\u3|txdata[2]~153_combout\ & (!\u3|txdata[2]~154_combout\)) # (!\u3|txdata[2]~153_combout\ & ((\u3|txdata[2]~154_combout\ & ((\u3|txdata~266_combout\))) # (!\u3|txdata[2]~154_combout\ & (\u3|txdata~212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~153_combout\,
	datab => \u3|txdata[2]~154_combout\,
	datac => \u3|txdata~212_combout\,
	datad => \u3|txdata~266_combout\,
	combout => \u3|txdata~217_combout\);

-- Location: LCCOMB_X22_Y9_N30
\u3|txdata~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~218_combout\ = (\u3|txdata[2]~155_combout\ & ((\u3|txdata~217_combout\ & ((\u3|uart_ad[4][1]~combout\))) # (!\u3|txdata~217_combout\ & (\u3|txdata~208_combout\)))) # (!\u3|txdata[2]~155_combout\ & (((\u3|txdata~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata~208_combout\,
	datab => \u3|txdata[2]~155_combout\,
	datac => \u3|uart_ad[4][1]~combout\,
	datad => \u3|txdata~217_combout\,
	combout => \u3|txdata~218_combout\);

-- Location: LCCOMB_X24_Y17_N18
\u2|ch5_reg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_reg~15_combout\ = (\u2|Add4~30_combout\ & (!\u1|ad_reset~q\ & \u1|ad_ch5\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add4~30_combout\,
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch5\(15),
	combout => \u2|ch5_reg~15_combout\);

-- Location: FF_X24_Y17_N19
\u2|ch5_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_reg~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_reg\(15));

-- Location: LCCOMB_X24_Y17_N26
\u2|Mult4|mult_core|romout[3][18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[3][18]~combout\ = (\u2|ch5_reg\(15) & (!\u2|ch5_reg\(14) & ((!\u2|ch5_reg\(12)) # (!\u2|ch5_reg\(13))))) # (!\u2|ch5_reg\(15) & (\u2|ch5_reg\(13) & ((\u2|ch5_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(13),
	datab => \u2|ch5_reg\(15),
	datac => \u2|ch5_reg\(12),
	datad => \u2|ch5_reg\(14),
	combout => \u2|Mult4|mult_core|romout[3][18]~combout\);

-- Location: FF_X21_Y17_N23
\u1|ad_ch5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~13_combout\,
	sload => VCC,
	ena => \u1|ad_ch5[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch5\(11));

-- Location: LCCOMB_X22_Y17_N28
\u2|ch5_reg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_reg~11_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch5\(15) & (\u2|Add4~22_combout\)) # (!\u1|ad_ch5\(15) & ((\u1|ad_ch5\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch5\(15),
	datab => \u2|Add4~22_combout\,
	datac => \u1|ad_reset~q\,
	datad => \u1|ad_ch5\(11),
	combout => \u2|ch5_reg~11_combout\);

-- Location: FF_X22_Y17_N29
\u2|ch5_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_reg~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_reg\(11));

-- Location: LCCOMB_X22_Y17_N22
\u2|ch5_reg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_reg~12_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch5\(15) & (\u2|Add4~20_combout\)) # (!\u1|ad_ch5\(15) & ((\u1|ad_ch5\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add4~20_combout\,
	datab => \u1|ad_ch5\(15),
	datac => \u1|ad_reset~q\,
	datad => \u1|ad_ch5\(10),
	combout => \u2|ch5_reg~12_combout\);

-- Location: FF_X22_Y17_N23
\u2|ch5_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_reg~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_reg\(10));

-- Location: LCCOMB_X23_Y18_N26
\u2|Mult4|mult_core|romout[2][19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[2][19]~combout\ = (\u2|ch5_reg\(11) & ((\u2|ch5_reg\(10)) # ((\u2|ch5_reg\(9) & \u2|ch5_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(9),
	datab => \u2|ch5_reg\(11),
	datac => \u2|ch5_reg\(10),
	datad => \u2|ch5_reg\(8),
	combout => \u2|Mult4|mult_core|romout[2][19]~combout\);

-- Location: LCCOMB_X23_Y18_N24
\u2|Mult4|mult_core|romout[2][17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[2][17]~combout\ = \u2|ch5_reg\(11) $ (((\u2|ch5_reg\(9) & (!\u2|ch5_reg\(10) & \u2|ch5_reg\(8))) # (!\u2|ch5_reg\(9) & (\u2|ch5_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(9),
	datab => \u2|ch5_reg\(11),
	datac => \u2|ch5_reg\(10),
	datad => \u2|ch5_reg\(8),
	combout => \u2|Mult4|mult_core|romout[2][17]~combout\);

-- Location: LCCOMB_X23_Y18_N30
\u2|Mult4|mult_core|romout[2][16]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[2][16]~23_combout\ = \u2|ch5_reg\(10) $ (((\u2|ch5_reg\(9) & !\u2|ch5_reg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(9),
	datac => \u2|ch5_reg\(10),
	datad => \u2|ch5_reg\(8),
	combout => \u2|Mult4|mult_core|romout[2][16]~23_combout\);

-- Location: LCCOMB_X24_Y17_N28
\u2|Mult4|mult_core|romout[3][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[3][11]~combout\ = (\u2|ch5_reg\(13) & ((\u2|ch5_reg\(15) & (!\u2|ch5_reg\(12) & \u2|ch5_reg\(14))) # (!\u2|ch5_reg\(15) & (\u2|ch5_reg\(12) & !\u2|ch5_reg\(14))))) # (!\u2|ch5_reg\(13) & (\u2|ch5_reg\(15) $ (((!\u2|ch5_reg\(12) 
-- & \u2|ch5_reg\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(13),
	datab => \u2|ch5_reg\(15),
	datac => \u2|ch5_reg\(12),
	datad => \u2|ch5_reg\(14),
	combout => \u2|Mult4|mult_core|romout[3][11]~combout\);

-- Location: LCCOMB_X24_Y17_N10
\u2|Mult4|mult_core|romout[3][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[3][10]~combout\ = (\u2|ch5_reg\(13) & (\u2|ch5_reg\(15) $ (\u2|ch5_reg\(12) $ (!\u2|ch5_reg\(14))))) # (!\u2|ch5_reg\(13) & ((\u2|ch5_reg\(12) & (\u2|ch5_reg\(15) & !\u2|ch5_reg\(14))) # (!\u2|ch5_reg\(12) & 
-- ((\u2|ch5_reg\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(13),
	datab => \u2|ch5_reg\(15),
	datac => \u2|ch5_reg\(12),
	datad => \u2|ch5_reg\(14),
	combout => \u2|Mult4|mult_core|romout[3][10]~combout\);

-- Location: LCCOMB_X24_Y17_N0
\u2|Mult4|mult_core|romout[3][9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[3][9]~19_combout\ = (\u2|ch5_reg\(13) & ((\u2|ch5_reg\(15) & (!\u2|ch5_reg\(12) & \u2|ch5_reg\(14))) # (!\u2|ch5_reg\(15) & ((\u2|ch5_reg\(14)) # (!\u2|ch5_reg\(12)))))) # (!\u2|ch5_reg\(13) & (\u2|ch5_reg\(15) $ 
-- (((\u2|ch5_reg\(12) & !\u2|ch5_reg\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(13),
	datab => \u2|ch5_reg\(15),
	datac => \u2|ch5_reg\(12),
	datad => \u2|ch5_reg\(14),
	combout => \u2|Mult4|mult_core|romout[3][9]~19_combout\);

-- Location: LCCOMB_X22_Y17_N30
\u2|Mult4|mult_core|romout[2][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[2][12]~combout\ = (\u2|ch5_reg\(9) & (\u2|ch5_reg\(10) & ((\u2|ch5_reg\(8)) # (!\u2|ch5_reg\(11))))) # (!\u2|ch5_reg\(9) & ((\u2|ch5_reg\(11) & (!\u2|ch5_reg\(10))) # (!\u2|ch5_reg\(11) & (\u2|ch5_reg\(10) & \u2|ch5_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(9),
	datab => \u2|ch5_reg\(11),
	datac => \u2|ch5_reg\(10),
	datad => \u2|ch5_reg\(8),
	combout => \u2|Mult4|mult_core|romout[2][12]~combout\);

-- Location: LCCOMB_X24_Y17_N8
\u2|Mult4|mult_core|romout[3][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[3][7]~combout\ = \u2|ch5_reg\(13) $ (\u2|ch5_reg\(15) $ (((\u2|ch5_reg\(12) & \u2|ch5_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(13),
	datab => \u2|ch5_reg\(15),
	datac => \u2|ch5_reg\(12),
	datad => \u2|ch5_reg\(14),
	combout => \u2|Mult4|mult_core|romout[3][7]~combout\);

-- Location: LCCOMB_X23_Y17_N20
\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = ((\u2|Mult4|mult_core|romout[2][18]~combout\ $ (\u2|ch5_reg\(12) $ (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u2|Mult4|mult_core|romout[2][18]~combout\ & ((\u2|ch5_reg\(12)) # (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~19\))) # (!\u2|Mult4|mult_core|romout[2][18]~combout\ & 
-- (\u2|ch5_reg\(12) & !\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[2][18]~combout\,
	datab => \u2|ch5_reg\(12),
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X23_Y17_N22
\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u2|Mult4|mult_core|romout[3][15]~25_combout\ & ((\u2|Mult4|mult_core|romout[2][19]~combout\ & (\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u2|Mult4|mult_core|romout[2][19]~combout\ & (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~21\)))) # (!\u2|Mult4|mult_core|romout[3][15]~25_combout\ & ((\u2|Mult4|mult_core|romout[2][19]~combout\ & 
-- (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u2|Mult4|mult_core|romout[2][19]~combout\ & ((\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((\u2|Mult4|mult_core|romout[3][15]~25_combout\ & (!\u2|Mult4|mult_core|romout[2][19]~combout\ & !\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult4|mult_core|romout[3][15]~25_combout\ & ((!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u2|Mult4|mult_core|romout[2][19]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[3][15]~25_combout\,
	datab => \u2|Mult4|mult_core|romout[2][19]~combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X23_Y17_N24
\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = (\u2|Mult4|mult_core|romout[3][16]~26_combout\ & (\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~23\ $ (GND))) # (!\u2|Mult4|mult_core|romout[3][16]~26_combout\ & 
-- (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~25\ = CARRY((\u2|Mult4|mult_core|romout[3][16]~26_combout\ & !\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[3][16]~26_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~25\);

-- Location: LCCOMB_X23_Y17_N26
\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ = (\u2|Mult4|mult_core|romout[3][17]~combout\ & (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~25\)) # (!\u2|Mult4|mult_core|romout[3][17]~combout\ & 
-- ((\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~27\ = CARRY((!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (!\u2|Mult4|mult_core|romout[3][17]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[3][17]~combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~25\,
	combout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~27\);

-- Location: LCCOMB_X23_Y17_N28
\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ = \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~27\ $ (!\u2|Mult4|mult_core|romout[3][18]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Mult4|mult_core|romout[3][18]~combout\,
	cin => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~27\,
	combout => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X25_Y19_N0
\u2|Mult4|mult_core|romout[1][19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[1][19]~combout\ = (\u2|ch5_reg\(7) & ((\u2|ch5_reg\(6)) # ((\u2|ch5_reg\(5) & \u2|ch5_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(5),
	datab => \u2|ch5_reg\(7),
	datac => \u2|ch5_reg\(4),
	datad => \u2|ch5_reg\(6),
	combout => \u2|Mult4|mult_core|romout[1][19]~combout\);

-- Location: LCCOMB_X25_Y19_N24
\u2|Mult4|mult_core|romout[1][17]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[1][17]~18_combout\ = \u2|ch5_reg\(7) $ (((\u2|ch5_reg\(5) & (\u2|ch5_reg\(4) & !\u2|ch5_reg\(6))) # (!\u2|ch5_reg\(5) & ((\u2|ch5_reg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(5),
	datab => \u2|ch5_reg\(7),
	datac => \u2|ch5_reg\(4),
	datad => \u2|ch5_reg\(6),
	combout => \u2|Mult4|mult_core|romout[1][17]~18_combout\);

-- Location: LCCOMB_X25_Y19_N16
\u2|Mult4|mult_core|romout[1][15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[1][15]~16_combout\ = \u2|ch5_reg\(5) $ (\u2|ch5_reg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(5),
	datac => \u2|ch5_reg\(4),
	combout => \u2|Mult4|mult_core|romout[1][15]~16_combout\);

-- Location: LCCOMB_X21_Y19_N6
\u2|Mult4|mult_core|romout[0][18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|romout[0][18]~combout\ = (\u2|ch5_reg\(2) & (((!\u2|ch5_reg\(3) & \u2|ch5_reg\(1))))) # (!\u2|ch5_reg\(2) & (\u2|ch5_reg\(3) & ((!\u2|ch5_reg\(1)) # (!\u2|ch5_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch5_reg\(2),
	datab => \u2|ch5_reg\(0),
	datac => \u2|ch5_reg\(3),
	datad => \u2|ch5_reg\(1),
	combout => \u2|Mult4|mult_core|romout[0][18]~combout\);

-- Location: LCCOMB_X24_Y19_N22
\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u2|Mult4|mult_core|romout[0][19]~combout\ & ((\u2|Mult4|mult_core|romout[1][15]~16_combout\ & (\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u2|Mult4|mult_core|romout[1][15]~16_combout\ & (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~21\)))) # (!\u2|Mult4|mult_core|romout[0][19]~combout\ & ((\u2|Mult4|mult_core|romout[1][15]~16_combout\ & 
-- (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u2|Mult4|mult_core|romout[1][15]~16_combout\ & ((\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\u2|Mult4|mult_core|romout[0][19]~combout\ & (!\u2|Mult4|mult_core|romout[1][15]~16_combout\ & !\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult4|mult_core|romout[0][19]~combout\ & ((!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u2|Mult4|mult_core|romout[1][15]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[0][19]~combout\,
	datab => \u2|Mult4|mult_core|romout[1][15]~16_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X24_Y19_N24
\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\u2|Mult4|mult_core|romout[1][16]~combout\ & (\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\u2|Mult4|mult_core|romout[1][16]~combout\ & 
-- (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u2|Mult4|mult_core|romout[1][16]~combout\ & !\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[1][16]~combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X24_Y19_N26
\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u2|Mult4|mult_core|romout[1][17]~18_combout\ & (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u2|Mult4|mult_core|romout[1][17]~18_combout\ & 
-- ((\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\u2|Mult4|mult_core|romout[1][17]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult4|mult_core|romout[1][17]~18_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X24_Y19_N28
\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = (\u2|Mult4|mult_core|romout[1][18]~21_combout\ & (\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~27\ $ (GND))) # (!\u2|Mult4|mult_core|romout[1][18]~21_combout\ & 
-- (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\u2|Mult4|mult_core|romout[1][18]~21_combout\ & !\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|romout[1][18]~21_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X24_Y19_N30
\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = \u2|Mult4|mult_core|romout[1][19]~combout\ $ (\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult4|mult_core|romout[1][19]~combout\,
	cin => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X23_Y19_N28
\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X23_Y19_N30
\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ (\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & ((\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datab => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X23_Y18_N0
\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datab => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X23_Y18_N4
\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & 
-- (\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & 
-- !\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datab => \u2|Mult4|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X23_Y18_N6
\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = (\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & !\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X23_Y18_N8
\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X23_Y18_N10
\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = (\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & !\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X23_Y18_N12
\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X23_Y18_N14
\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = (\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ $ (GND))) # 
-- (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ & VCC))
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ = CARRY((\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & !\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X23_Y18_N16
\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ = (\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & (!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # 
-- (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (GND)))
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ = CARRY((!\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\,
	combout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\);

-- Location: LCCOMB_X23_Y18_N18
\u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ = \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ $ (!\u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Mult4|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\,
	cin => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\,
	combout => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\);

-- Location: FF_X23_Y18_N19
\u2|ch5_data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_data_reg\(30));

-- Location: LCCOMB_X18_Y8_N16
\u2|ch5_vol~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_vol~15_combout\ = (\u2|ch5_data_reg\(30) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch5_data_reg\(30),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch5_vol~15_combout\);

-- Location: FF_X18_Y8_N17
\u2|ch5_vol[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_vol~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_vol\(15));

-- Location: LCCOMB_X17_Y8_N16
\u2|bcd5_ist|rhex[3][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|rhex[3][3]~feeder_combout\ = \u2|ch5_vol\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch5_vol\(15),
	combout => \u2|bcd5_ist|rhex[3][3]~feeder_combout\);

-- Location: FF_X17_Y8_N17
\u2|bcd5_ist|rhex[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|rhex[3][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhex[3][3]~q\);

-- Location: FF_X23_Y18_N13
\u2|ch5_data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_data_reg\(27));

-- Location: LCCOMB_X17_Y6_N2
\u2|ch5_vol~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_vol~12_combout\ = (!\u1|ad_reset~q\ & \u2|ch5_data_reg\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch5_data_reg\(27),
	combout => \u2|ch5_vol~12_combout\);

-- Location: FF_X17_Y6_N3
\u2|ch5_vol[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_vol~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_vol\(12));

-- Location: LCCOMB_X17_Y6_N22
\u2|bcd5_ist|rhex[3][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|rhex[3][0]~feeder_combout\ = \u2|ch5_vol\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch5_vol\(12),
	combout => \u2|bcd5_ist|rhex[3][0]~feeder_combout\);

-- Location: FF_X17_Y6_N23
\u2|bcd5_ist|rhex[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|rhex[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhex[3][0]~q\);

-- Location: FF_X23_Y18_N15
\u2|ch5_data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_data_reg\(28));

-- Location: LCCOMB_X18_Y8_N26
\u2|ch5_vol~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_vol~13_combout\ = (\u2|ch5_data_reg\(28) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch5_data_reg\(28),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch5_vol~13_combout\);

-- Location: FF_X18_Y8_N27
\u2|ch5_vol[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_vol~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_vol\(13));

-- Location: LCCOMB_X17_Y8_N4
\u2|bcd5_ist|rhex[3][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|rhex[3][1]~feeder_combout\ = \u2|ch5_vol\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch5_vol\(13),
	combout => \u2|bcd5_ist|rhex[3][1]~feeder_combout\);

-- Location: FF_X17_Y8_N5
\u2|bcd5_ist|rhex[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|rhex[3][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhex[3][1]~q\);

-- Location: LCCOMB_X17_Y6_N0
\u2|bcd5_ist|WideOr10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr10~0_combout\ = (\u2|bcd5_ist|rhex[3][2]~q\ & (!\u2|bcd5_ist|rhex[3][3]~q\ & ((\u2|bcd5_ist|rhex[3][1]~q\)))) # (!\u2|bcd5_ist|rhex[3][2]~q\ & (\u2|bcd5_ist|rhex[3][3]~q\ & ((!\u2|bcd5_ist|rhex[3][1]~q\) # 
-- (!\u2|bcd5_ist|rhex[3][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[3][2]~q\,
	datab => \u2|bcd5_ist|rhex[3][3]~q\,
	datac => \u2|bcd5_ist|rhex[3][0]~q\,
	datad => \u2|bcd5_ist|rhex[3][1]~q\,
	combout => \u2|bcd5_ist|WideOr10~0_combout\);

-- Location: FF_X17_Y6_N1
\u2|bcd5_ist|rhexd[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|WideOr10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexd\(5));

-- Location: LCCOMB_X17_Y6_N28
\u2|bcd5_ist|WideOr11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr11~0_combout\ = (\u2|bcd5_ist|rhex[3][3]~q\ & ((\u2|bcd5_ist|rhex[3][2]~q\ & (!\u2|bcd5_ist|rhex[3][0]~q\ & !\u2|bcd5_ist|rhex[3][1]~q\)) # (!\u2|bcd5_ist|rhex[3][2]~q\ & (\u2|bcd5_ist|rhex[3][0]~q\ & \u2|bcd5_ist|rhex[3][1]~q\)))) # 
-- (!\u2|bcd5_ist|rhex[3][3]~q\ & (\u2|bcd5_ist|rhex[3][1]~q\ $ (((!\u2|bcd5_ist|rhex[3][2]~q\ & \u2|bcd5_ist|rhex[3][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[3][2]~q\,
	datab => \u2|bcd5_ist|rhex[3][3]~q\,
	datac => \u2|bcd5_ist|rhex[3][0]~q\,
	datad => \u2|bcd5_ist|rhex[3][1]~q\,
	combout => \u2|bcd5_ist|WideOr11~0_combout\);

-- Location: FF_X14_Y5_N11
\u2|bcd5_ist|rhexd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd5_ist|WideOr11~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexd\(4));

-- Location: LCCOMB_X16_Y6_N0
\u2|bcd5_ist|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add8~0_combout\ = (\u2|bcd5_ist|rhexc\(4) & (\u2|bcd5_ist|rhexd\(4) $ (VCC))) # (!\u2|bcd5_ist|rhexc\(4) & (\u2|bcd5_ist|rhexd\(4) & VCC))
-- \u2|bcd5_ist|Add8~1\ = CARRY((\u2|bcd5_ist|rhexc\(4) & \u2|bcd5_ist|rhexd\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexc\(4),
	datab => \u2|bcd5_ist|rhexd\(4),
	datad => VCC,
	combout => \u2|bcd5_ist|Add8~0_combout\,
	cout => \u2|bcd5_ist|Add8~1\);

-- Location: LCCOMB_X16_Y6_N2
\u2|bcd5_ist|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add8~2_combout\ = (\u2|bcd5_ist|rhexc\(5) & ((\u2|bcd5_ist|rhexd\(5) & (\u2|bcd5_ist|Add8~1\ & VCC)) # (!\u2|bcd5_ist|rhexd\(5) & (!\u2|bcd5_ist|Add8~1\)))) # (!\u2|bcd5_ist|rhexc\(5) & ((\u2|bcd5_ist|rhexd\(5) & (!\u2|bcd5_ist|Add8~1\)) # 
-- (!\u2|bcd5_ist|rhexd\(5) & ((\u2|bcd5_ist|Add8~1\) # (GND)))))
-- \u2|bcd5_ist|Add8~3\ = CARRY((\u2|bcd5_ist|rhexc\(5) & (!\u2|bcd5_ist|rhexd\(5) & !\u2|bcd5_ist|Add8~1\)) # (!\u2|bcd5_ist|rhexc\(5) & ((!\u2|bcd5_ist|Add8~1\) # (!\u2|bcd5_ist|rhexd\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexc\(5),
	datab => \u2|bcd5_ist|rhexd\(5),
	datad => VCC,
	cin => \u2|bcd5_ist|Add8~1\,
	combout => \u2|bcd5_ist|Add8~2_combout\,
	cout => \u2|bcd5_ist|Add8~3\);

-- Location: LCCOMB_X13_Y6_N0
\u2|bcd5_ist|Add9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add9~0_combout\ = (\u2|bcd5_ist|Add7~0_combout\ & (\u2|bcd5_ist|Add8~0_combout\ $ (VCC))) # (!\u2|bcd5_ist|Add7~0_combout\ & (\u2|bcd5_ist|Add8~0_combout\ & VCC))
-- \u2|bcd5_ist|Add9~1\ = CARRY((\u2|bcd5_ist|Add7~0_combout\ & \u2|bcd5_ist|Add8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add7~0_combout\,
	datab => \u2|bcd5_ist|Add8~0_combout\,
	datad => VCC,
	combout => \u2|bcd5_ist|Add9~0_combout\,
	cout => \u2|bcd5_ist|Add9~1\);

-- Location: LCCOMB_X13_Y6_N2
\u2|bcd5_ist|Add9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add9~2_combout\ = (\u2|bcd5_ist|Add7~2_combout\ & ((\u2|bcd5_ist|Add8~2_combout\ & (\u2|bcd5_ist|Add9~1\ & VCC)) # (!\u2|bcd5_ist|Add8~2_combout\ & (!\u2|bcd5_ist|Add9~1\)))) # (!\u2|bcd5_ist|Add7~2_combout\ & ((\u2|bcd5_ist|Add8~2_combout\ & 
-- (!\u2|bcd5_ist|Add9~1\)) # (!\u2|bcd5_ist|Add8~2_combout\ & ((\u2|bcd5_ist|Add9~1\) # (GND)))))
-- \u2|bcd5_ist|Add9~3\ = CARRY((\u2|bcd5_ist|Add7~2_combout\ & (!\u2|bcd5_ist|Add8~2_combout\ & !\u2|bcd5_ist|Add9~1\)) # (!\u2|bcd5_ist|Add7~2_combout\ & ((!\u2|bcd5_ist|Add9~1\) # (!\u2|bcd5_ist|Add8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add7~2_combout\,
	datab => \u2|bcd5_ist|Add8~2_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add9~1\,
	combout => \u2|bcd5_ist|Add9~2_combout\,
	cout => \u2|bcd5_ist|Add9~3\);

-- Location: LCCOMB_X13_Y6_N22
\u2|bcd5_ist|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add10~0_combout\ = \u2|bcd5_ist|Add9~2_combout\ $ (VCC)
-- \u2|bcd5_ist|Add10~1\ = CARRY(\u2|bcd5_ist|Add9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add9~2_combout\,
	datad => VCC,
	combout => \u2|bcd5_ist|Add10~0_combout\,
	cout => \u2|bcd5_ist|Add10~1\);

-- Location: FF_X23_Y19_N31
\u2|ch5_data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_data_reg\(20));

-- Location: LCCOMB_X16_Y12_N24
\u2|ch5_vol~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_vol~5_combout\ = (\u2|ch5_data_reg\(20) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch5_data_reg\(20),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch5_vol~5_combout\);

-- Location: FF_X16_Y12_N25
\u2|ch5_vol[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_vol~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_vol\(5));

-- Location: LCCOMB_X11_Y5_N14
\u2|bcd5_ist|rhex[1][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|rhex[1][1]~feeder_combout\ = \u2|ch5_vol\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch5_vol\(5),
	combout => \u2|bcd5_ist|rhex[1][1]~feeder_combout\);

-- Location: FF_X11_Y5_N15
\u2|bcd5_ist|rhex[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|rhex[1][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhex[1][1]~q\);

-- Location: FF_X23_Y18_N1
\u2|ch5_data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_data_reg\(21));

-- Location: LCCOMB_X19_Y14_N4
\u2|ch5_vol~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_vol~6_combout\ = (\u2|ch5_data_reg\(21) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch5_data_reg\(21),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch5_vol~6_combout\);

-- Location: FF_X19_Y14_N5
\u2|ch5_vol[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_vol~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_vol\(6));

-- Location: LCCOMB_X11_Y5_N16
\u2|bcd5_ist|rhex[1][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|rhex[1][2]~feeder_combout\ = \u2|ch5_vol\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch5_vol\(6),
	combout => \u2|bcd5_ist|rhex[1][2]~feeder_combout\);

-- Location: FF_X11_Y5_N17
\u2|bcd5_ist|rhex[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|rhex[1][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhex[1][2]~q\);

-- Location: FF_X23_Y19_N29
\u2|ch5_data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_data_reg\(19));

-- Location: LCCOMB_X16_Y12_N26
\u2|ch5_vol~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_vol~4_combout\ = (\u2|ch5_data_reg\(19) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch5_data_reg\(19),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch5_vol~4_combout\);

-- Location: FF_X16_Y12_N27
\u2|ch5_vol[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_vol~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_vol\(4));

-- Location: LCCOMB_X11_Y5_N24
\u2|bcd5_ist|rhex[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|rhex[1][0]~feeder_combout\ = \u2|ch5_vol\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch5_vol\(4),
	combout => \u2|bcd5_ist|rhex[1][0]~feeder_combout\);

-- Location: FF_X11_Y5_N25
\u2|bcd5_ist|rhex[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|rhex[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhex[1][0]~q\);

-- Location: LCCOMB_X12_Y5_N0
\u2|bcd5_ist|WideOr25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr25~0_combout\ = (\u2|bcd5_ist|rhex[1][2]~q\ & ((\u2|bcd5_ist|rhex[1][3]~q\ & (!\u2|bcd5_ist|rhex[1][1]~q\ & !\u2|bcd5_ist|rhex[1][0]~q\)) # (!\u2|bcd5_ist|rhex[1][3]~q\ & (\u2|bcd5_ist|rhex[1][1]~q\ $ (\u2|bcd5_ist|rhex[1][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[1][3]~q\,
	datab => \u2|bcd5_ist|rhex[1][1]~q\,
	datac => \u2|bcd5_ist|rhex[1][2]~q\,
	datad => \u2|bcd5_ist|rhex[1][0]~q\,
	combout => \u2|bcd5_ist|WideOr25~0_combout\);

-- Location: FF_X12_Y5_N1
\u2|bcd5_ist|rhexb[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|WideOr25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexb\(7));

-- Location: LCCOMB_X12_Y5_N16
\u2|bcd5_ist|WideOr26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr26~0_combout\ = (\u2|bcd5_ist|rhex[1][3]~q\ & ((\u2|bcd5_ist|rhex[1][1]~q\ & ((\u2|bcd5_ist|rhex[1][0]~q\) # (!\u2|bcd5_ist|rhex[1][2]~q\))) # (!\u2|bcd5_ist|rhex[1][1]~q\ & (!\u2|bcd5_ist|rhex[1][2]~q\ & \u2|bcd5_ist|rhex[1][0]~q\)))) 
-- # (!\u2|bcd5_ist|rhex[1][3]~q\ & ((\u2|bcd5_ist|rhex[1][1]~q\ & (!\u2|bcd5_ist|rhex[1][2]~q\ & \u2|bcd5_ist|rhex[1][0]~q\)) # (!\u2|bcd5_ist|rhex[1][1]~q\ & (\u2|bcd5_ist|rhex[1][2]~q\ & !\u2|bcd5_ist|rhex[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[1][3]~q\,
	datab => \u2|bcd5_ist|rhex[1][1]~q\,
	datac => \u2|bcd5_ist|rhex[1][2]~q\,
	datad => \u2|bcd5_ist|rhex[1][0]~q\,
	combout => \u2|bcd5_ist|WideOr26~0_combout\);

-- Location: FF_X12_Y5_N17
\u2|bcd5_ist|rhexb[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|WideOr26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexb\(6));

-- Location: LCCOMB_X14_Y5_N24
\u2|bcd5_ist|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add1~2_combout\ = (\u2|bcd5_ist|rhexb\(2) & ((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & (\u2|bcd5_ist|Add1~1\ & VCC)) # (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & (!\u2|bcd5_ist|Add1~1\)))) # 
-- (!\u2|bcd5_ist|rhexb\(2) & ((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & (!\u2|bcd5_ist|Add1~1\)) # (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & ((\u2|bcd5_ist|Add1~1\) # (GND)))))
-- \u2|bcd5_ist|Add1~3\ = CARRY((\u2|bcd5_ist|rhexb\(2) & (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & !\u2|bcd5_ist|Add1~1\)) # (!\u2|bcd5_ist|rhexb\(2) & ((!\u2|bcd5_ist|Add1~1\) # 
-- (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexb\(2),
	datab => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add1~1\,
	combout => \u2|bcd5_ist|Add1~2_combout\,
	cout => \u2|bcd5_ist|Add1~3\);

-- Location: LCCOMB_X14_Y5_N28
\u2|bcd5_ist|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add1~6_combout\ = \u2|bcd5_ist|Add1~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd5_ist|Add1~5\,
	combout => \u2|bcd5_ist|Add1~6_combout\);

-- Location: FF_X23_Y18_N7
\u2|ch5_data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_data_reg\(24));

-- Location: LCCOMB_X19_Y14_N0
\u2|ch5_vol~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_vol~9_combout\ = (\u2|ch5_data_reg\(24) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch5_data_reg\(24),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch5_vol~9_combout\);

-- Location: FF_X19_Y14_N1
\u2|ch5_vol[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_vol~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_vol\(9));

-- Location: LCCOMB_X19_Y14_N10
\u2|bcd5_ist|rhex[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|rhex[2][1]~feeder_combout\ = \u2|ch5_vol\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch5_vol\(9),
	combout => \u2|bcd5_ist|rhex[2][1]~feeder_combout\);

-- Location: FF_X19_Y14_N11
\u2|bcd5_ist|rhex[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|rhex[2][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhex[2][1]~q\);

-- Location: FF_X23_Y18_N9
\u2|ch5_data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_data_reg\(25));

-- Location: LCCOMB_X18_Y14_N6
\u2|ch5_vol~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_vol~10_combout\ = (\u2|ch5_data_reg\(25) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch5_data_reg\(25),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch5_vol~10_combout\);

-- Location: FF_X18_Y14_N7
\u2|ch5_vol[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_vol~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_vol\(10));

-- Location: FF_X16_Y6_N15
\u2|bcd5_ist|rhex[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch5_vol\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhex[2][2]~q\);

-- Location: FF_X23_Y18_N11
\u2|ch5_data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_data_reg\(26));

-- Location: LCCOMB_X19_Y14_N6
\u2|ch5_vol~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_vol~11_combout\ = (\u2|ch5_data_reg\(26) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch5_data_reg\(26),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch5_vol~11_combout\);

-- Location: FF_X19_Y14_N7
\u2|ch5_vol[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_vol~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_vol\(11));

-- Location: LCCOMB_X18_Y14_N0
\u2|bcd5_ist|rhex[2][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|rhex[2][3]~feeder_combout\ = \u2|ch5_vol\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch5_vol\(11),
	combout => \u2|bcd5_ist|rhex[2][3]~feeder_combout\);

-- Location: FF_X18_Y14_N1
\u2|bcd5_ist|rhex[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|rhex[2][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhex[2][3]~q\);

-- Location: LCCOMB_X16_Y6_N14
\u2|bcd5_ist|WideOr21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr21~0_combout\ = (\u2|bcd5_ist|rhex[2][1]~q\ & (\u2|bcd5_ist|rhex[2][0]~q\ & (!\u2|bcd5_ist|rhex[2][2]~q\ & !\u2|bcd5_ist|rhex[2][3]~q\))) # (!\u2|bcd5_ist|rhex[2][1]~q\ & (\u2|bcd5_ist|rhex[2][3]~q\ & (\u2|bcd5_ist|rhex[2][0]~q\ $ 
-- (!\u2|bcd5_ist|rhex[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[2][0]~q\,
	datab => \u2|bcd5_ist|rhex[2][1]~q\,
	datac => \u2|bcd5_ist|rhex[2][2]~q\,
	datad => \u2|bcd5_ist|rhex[2][3]~q\,
	combout => \u2|bcd5_ist|WideOr21~0_combout\);

-- Location: FF_X14_Y5_N5
\u2|bcd5_ist|rhexc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd5_ist|WideOr21~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexc\(3));

-- Location: FF_X23_Y18_N5
\u2|ch5_data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_data_reg\(23));

-- Location: LCCOMB_X19_Y14_N2
\u2|ch5_vol~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_vol~8_combout\ = (\u2|ch5_data_reg\(23) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch5_data_reg\(23),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch5_vol~8_combout\);

-- Location: FF_X19_Y14_N3
\u2|ch5_vol[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_vol~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_vol\(8));

-- Location: LCCOMB_X19_Y14_N12
\u2|bcd5_ist|rhex[2][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|rhex[2][0]~feeder_combout\ = \u2|ch5_vol\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch5_vol\(8),
	combout => \u2|bcd5_ist|rhex[2][0]~feeder_combout\);

-- Location: FF_X19_Y14_N13
\u2|bcd5_ist|rhex[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|rhex[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhex[2][0]~q\);

-- Location: LCCOMB_X16_Y6_N28
\u2|bcd5_ist|WideOr20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr20~0_combout\ = (\u2|bcd5_ist|rhex[2][3]~q\ & ((\u2|bcd5_ist|rhex[2][1]~q\ & (!\u2|bcd5_ist|rhex[2][2]~q\ & \u2|bcd5_ist|rhex[2][0]~q\)) # (!\u2|bcd5_ist|rhex[2][1]~q\ & (\u2|bcd5_ist|rhex[2][2]~q\ & !\u2|bcd5_ist|rhex[2][0]~q\)))) # 
-- (!\u2|bcd5_ist|rhex[2][3]~q\ & (\u2|bcd5_ist|rhex[2][1]~q\ $ (((!\u2|bcd5_ist|rhex[2][2]~q\ & \u2|bcd5_ist|rhex[2][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[2][3]~q\,
	datab => \u2|bcd5_ist|rhex[2][1]~q\,
	datac => \u2|bcd5_ist|rhex[2][2]~q\,
	datad => \u2|bcd5_ist|rhex[2][0]~q\,
	combout => \u2|bcd5_ist|WideOr20~0_combout\);

-- Location: FF_X14_Y5_N1
\u2|bcd5_ist|rhexc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd5_ist|WideOr20~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexc\(4));

-- Location: LCCOMB_X14_Y5_N0
\u2|bcd5_ist|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add2~0_combout\ = (\u2|bcd5_ist|Add1~0_combout\ & (\u2|bcd5_ist|rhexc\(4) $ (VCC))) # (!\u2|bcd5_ist|Add1~0_combout\ & (\u2|bcd5_ist|rhexc\(4) & VCC))
-- \u2|bcd5_ist|Add2~1\ = CARRY((\u2|bcd5_ist|Add1~0_combout\ & \u2|bcd5_ist|rhexc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add1~0_combout\,
	datab => \u2|bcd5_ist|rhexc\(4),
	datad => VCC,
	combout => \u2|bcd5_ist|Add2~0_combout\,
	cout => \u2|bcd5_ist|Add2~1\);

-- Location: LCCOMB_X14_Y5_N2
\u2|bcd5_ist|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add2~2_combout\ = (\u2|bcd5_ist|rhexc\(2) & ((\u2|bcd5_ist|Add1~2_combout\ & (\u2|bcd5_ist|Add2~1\ & VCC)) # (!\u2|bcd5_ist|Add1~2_combout\ & (!\u2|bcd5_ist|Add2~1\)))) # (!\u2|bcd5_ist|rhexc\(2) & ((\u2|bcd5_ist|Add1~2_combout\ & 
-- (!\u2|bcd5_ist|Add2~1\)) # (!\u2|bcd5_ist|Add1~2_combout\ & ((\u2|bcd5_ist|Add2~1\) # (GND)))))
-- \u2|bcd5_ist|Add2~3\ = CARRY((\u2|bcd5_ist|rhexc\(2) & (!\u2|bcd5_ist|Add1~2_combout\ & !\u2|bcd5_ist|Add2~1\)) # (!\u2|bcd5_ist|rhexc\(2) & ((!\u2|bcd5_ist|Add2~1\) # (!\u2|bcd5_ist|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexc\(2),
	datab => \u2|bcd5_ist|Add1~2_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add2~1\,
	combout => \u2|bcd5_ist|Add2~2_combout\,
	cout => \u2|bcd5_ist|Add2~3\);

-- Location: LCCOMB_X14_Y5_N4
\u2|bcd5_ist|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add2~4_combout\ = ((\u2|bcd5_ist|Add1~4_combout\ $ (\u2|bcd5_ist|rhexc\(3) $ (!\u2|bcd5_ist|Add2~3\)))) # (GND)
-- \u2|bcd5_ist|Add2~5\ = CARRY((\u2|bcd5_ist|Add1~4_combout\ & ((\u2|bcd5_ist|rhexc\(3)) # (!\u2|bcd5_ist|Add2~3\))) # (!\u2|bcd5_ist|Add1~4_combout\ & (\u2|bcd5_ist|rhexc\(3) & !\u2|bcd5_ist|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add1~4_combout\,
	datab => \u2|bcd5_ist|rhexc\(3),
	datad => VCC,
	cin => \u2|bcd5_ist|Add2~3\,
	combout => \u2|bcd5_ist|Add2~4_combout\,
	cout => \u2|bcd5_ist|Add2~5\);

-- Location: LCCOMB_X14_Y5_N8
\u2|bcd5_ist|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add2~8_combout\ = !\u2|bcd5_ist|Add2~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd5_ist|Add2~7\,
	combout => \u2|bcd5_ist|Add2~8_combout\);

-- Location: LCCOMB_X14_Y5_N10
\u2|bcd5_ist|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add3~0_combout\ = (\u2|bcd5_ist|rhexd\(4) & (\u2|bcd5_ist|Add2~0_combout\ $ (VCC))) # (!\u2|bcd5_ist|rhexd\(4) & (\u2|bcd5_ist|Add2~0_combout\ & VCC))
-- \u2|bcd5_ist|Add3~1\ = CARRY((\u2|bcd5_ist|rhexd\(4) & \u2|bcd5_ist|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexd\(4),
	datab => \u2|bcd5_ist|Add2~0_combout\,
	datad => VCC,
	combout => \u2|bcd5_ist|Add3~0_combout\,
	cout => \u2|bcd5_ist|Add3~1\);

-- Location: LCCOMB_X14_Y5_N12
\u2|bcd5_ist|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add3~2_combout\ = (\u2|bcd5_ist|rhexd\(2) & ((\u2|bcd5_ist|Add2~2_combout\ & (\u2|bcd5_ist|Add3~1\ & VCC)) # (!\u2|bcd5_ist|Add2~2_combout\ & (!\u2|bcd5_ist|Add3~1\)))) # (!\u2|bcd5_ist|rhexd\(2) & ((\u2|bcd5_ist|Add2~2_combout\ & 
-- (!\u2|bcd5_ist|Add3~1\)) # (!\u2|bcd5_ist|Add2~2_combout\ & ((\u2|bcd5_ist|Add3~1\) # (GND)))))
-- \u2|bcd5_ist|Add3~3\ = CARRY((\u2|bcd5_ist|rhexd\(2) & (!\u2|bcd5_ist|Add2~2_combout\ & !\u2|bcd5_ist|Add3~1\)) # (!\u2|bcd5_ist|rhexd\(2) & ((!\u2|bcd5_ist|Add3~1\) # (!\u2|bcd5_ist|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexd\(2),
	datab => \u2|bcd5_ist|Add2~2_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add3~1\,
	combout => \u2|bcd5_ist|Add3~2_combout\,
	cout => \u2|bcd5_ist|Add3~3\);

-- Location: LCCOMB_X14_Y5_N14
\u2|bcd5_ist|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add3~4_combout\ = ((\u2|bcd5_ist|rhexd\(3) $ (\u2|bcd5_ist|Add2~4_combout\ $ (!\u2|bcd5_ist|Add3~3\)))) # (GND)
-- \u2|bcd5_ist|Add3~5\ = CARRY((\u2|bcd5_ist|rhexd\(3) & ((\u2|bcd5_ist|Add2~4_combout\) # (!\u2|bcd5_ist|Add3~3\))) # (!\u2|bcd5_ist|rhexd\(3) & (\u2|bcd5_ist|Add2~4_combout\ & !\u2|bcd5_ist|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexd\(3),
	datab => \u2|bcd5_ist|Add2~4_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add3~3\,
	combout => \u2|bcd5_ist|Add3~4_combout\,
	cout => \u2|bcd5_ist|Add3~5\);

-- Location: LCCOMB_X14_Y5_N16
\u2|bcd5_ist|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add3~6_combout\ = (\u2|bcd5_ist|Add2~6_combout\ & (!\u2|bcd5_ist|Add3~5\)) # (!\u2|bcd5_ist|Add2~6_combout\ & ((\u2|bcd5_ist|Add3~5\) # (GND)))
-- \u2|bcd5_ist|Add3~7\ = CARRY((!\u2|bcd5_ist|Add3~5\) # (!\u2|bcd5_ist|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add2~6_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add3~5\,
	combout => \u2|bcd5_ist|Add3~6_combout\,
	cout => \u2|bcd5_ist|Add3~7\);

-- Location: LCCOMB_X14_Y5_N18
\u2|bcd5_ist|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add3~8_combout\ = \u2|bcd5_ist|Add2~8_combout\ $ (!\u2|bcd5_ist|Add3~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add2~8_combout\,
	cin => \u2|bcd5_ist|Add3~7\,
	combout => \u2|bcd5_ist|Add3~8_combout\);

-- Location: LCCOMB_X13_Y5_N20
\u2|bcd5_ist|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add4~2_combout\ = (\u2|bcd5_ist|Add3~2_combout\ & (!\u2|bcd5_ist|Add4~1\)) # (!\u2|bcd5_ist|Add3~2_combout\ & ((\u2|bcd5_ist|Add4~1\) # (GND)))
-- \u2|bcd5_ist|Add4~3\ = CARRY((!\u2|bcd5_ist|Add4~1\) # (!\u2|bcd5_ist|Add3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add3~2_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add4~1\,
	combout => \u2|bcd5_ist|Add4~2_combout\,
	cout => \u2|bcd5_ist|Add4~3\);

-- Location: LCCOMB_X13_Y5_N26
\u2|bcd5_ist|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add4~8_combout\ = \u2|bcd5_ist|Add4~7\ $ (!\u2|bcd5_ist|Add3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd5_ist|Add3~8_combout\,
	cin => \u2|bcd5_ist|Add4~7\,
	combout => \u2|bcd5_ist|Add4~8_combout\);

-- Location: LCCOMB_X14_Y5_N30
\u2|bcd5_ist|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|LessThan0~0_combout\ = (\u2|bcd5_ist|Add3~2_combout\ & (\u2|bcd5_ist|Add3~0_combout\ & (\u2|bcd5_ist|Add3~4_combout\ & \u2|bcd5_ist|Add3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add3~2_combout\,
	datab => \u2|bcd5_ist|Add3~0_combout\,
	datac => \u2|bcd5_ist|Add3~4_combout\,
	datad => \u2|bcd5_ist|Add3~6_combout\,
	combout => \u2|bcd5_ist|LessThan0~0_combout\);

-- Location: LCCOMB_X13_Y5_N28
\u2|bcd5_ist|addbcd4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~0_combout\ = (\u2|bcd5_ist|Add3~4_combout\ & (!\u2|bcd5_ist|Add3~6_combout\ & ((\u2|bcd5_ist|Add3~2_combout\) # (\u2|bcd5_ist|Add3~0_combout\)))) # (!\u2|bcd5_ist|Add3~4_combout\ & (!\u2|bcd5_ist|Add3~2_combout\ & 
-- ((\u2|bcd5_ist|Add3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add3~2_combout\,
	datab => \u2|bcd5_ist|Add3~0_combout\,
	datac => \u2|bcd5_ist|Add3~4_combout\,
	datad => \u2|bcd5_ist|Add3~6_combout\,
	combout => \u2|bcd5_ist|addbcd4~0_combout\);

-- Location: LCCOMB_X12_Y5_N22
\u2|bcd5_ist|addbcd4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~1_combout\ = (\u2|bcd5_ist|Add3~8_combout\) # ((\u2|bcd5_ist|LessThan0~0_combout\) # (\u2|bcd5_ist|addbcd4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add3~8_combout\,
	datac => \u2|bcd5_ist|LessThan0~0_combout\,
	datad => \u2|bcd5_ist|addbcd4~0_combout\,
	combout => \u2|bcd5_ist|addbcd4~1_combout\);

-- Location: LCCOMB_X13_Y5_N12
\u2|bcd5_ist|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add6~8_combout\ = \u2|bcd5_ist|Add6~7\ $ (!\u2|bcd5_ist|Add3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd5_ist|Add3~8_combout\,
	cin => \u2|bcd5_ist|Add6~7\,
	combout => \u2|bcd5_ist|Add6~8_combout\);

-- Location: LCCOMB_X12_Y5_N18
\u2|bcd5_ist|addbcd4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~3_combout\ = (\u2|bcd5_ist|LessThan1~0_combout\) # ((\u2|bcd5_ist|Add6~8_combout\ & \u2|bcd5_ist|addbcd4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|LessThan1~0_combout\,
	datac => \u2|bcd5_ist|Add6~8_combout\,
	datad => \u2|bcd5_ist|addbcd4~1_combout\,
	combout => \u2|bcd5_ist|addbcd4~3_combout\);

-- Location: LCCOMB_X12_Y5_N28
\u2|bcd5_ist|addbcd4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~4_combout\ = (\u2|bcd5_ist|addbcd4~2_combout\ & (((\u2|bcd5_ist|addbcd4~3_combout\)))) # (!\u2|bcd5_ist|addbcd4~2_combout\ & (\u2|bcd5_ist|Add4~8_combout\ & (\u2|bcd5_ist|addbcd4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|addbcd4~2_combout\,
	datab => \u2|bcd5_ist|Add4~8_combout\,
	datac => \u2|bcd5_ist|addbcd4~1_combout\,
	datad => \u2|bcd5_ist|addbcd4~3_combout\,
	combout => \u2|bcd5_ist|addbcd4~4_combout\);

-- Location: LCCOMB_X11_Y5_N10
\u2|bcd5_ist|WideOr28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr28~0_combout\ = (\u2|bcd5_ist|rhex[1][3]~q\ & ((\u2|bcd5_ist|rhex[1][0]~q\ & (\u2|bcd5_ist|rhex[1][1]~q\ & !\u2|bcd5_ist|rhex[1][2]~q\)) # (!\u2|bcd5_ist|rhex[1][0]~q\ & (!\u2|bcd5_ist|rhex[1][1]~q\ & \u2|bcd5_ist|rhex[1][2]~q\)))) # 
-- (!\u2|bcd5_ist|rhex[1][3]~q\ & (\u2|bcd5_ist|rhex[1][1]~q\ $ (((\u2|bcd5_ist|rhex[1][0]~q\ & !\u2|bcd5_ist|rhex[1][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[1][3]~q\,
	datab => \u2|bcd5_ist|rhex[1][0]~q\,
	datac => \u2|bcd5_ist|rhex[1][1]~q\,
	datad => \u2|bcd5_ist|rhex[1][2]~q\,
	combout => \u2|bcd5_ist|WideOr28~0_combout\);

-- Location: FF_X14_Y5_N21
\u2|bcd5_ist|rhexb[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd5_ist|WideOr28~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexb\(4));

-- Location: LCCOMB_X12_Y5_N10
\u2|bcd5_ist|Add7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add7~8_combout\ = !\u2|bcd5_ist|Add7~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd5_ist|Add7~7\,
	combout => \u2|bcd5_ist|Add7~8_combout\);

-- Location: LCCOMB_X16_Y6_N24
\u2|bcd5_ist|WideOr17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr17~0_combout\ = (\u2|bcd5_ist|rhex[2][2]~q\ & ((\u2|bcd5_ist|rhex[2][3]~q\ & (\u2|bcd5_ist|rhex[2][1]~q\ & !\u2|bcd5_ist|rhex[2][0]~q\)) # (!\u2|bcd5_ist|rhex[2][3]~q\ & ((\u2|bcd5_ist|rhex[2][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[2][3]~q\,
	datab => \u2|bcd5_ist|rhex[2][1]~q\,
	datac => \u2|bcd5_ist|rhex[2][2]~q\,
	datad => \u2|bcd5_ist|rhex[2][0]~q\,
	combout => \u2|bcd5_ist|WideOr17~0_combout\);

-- Location: FF_X16_Y6_N25
\u2|bcd5_ist|rhexc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|WideOr17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexc\(7));

-- Location: LCCOMB_X17_Y6_N26
\u2|bcd5_ist|WideOr9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr9~0_combout\ = (\u2|bcd5_ist|rhex[3][3]~q\) # ((\u2|bcd5_ist|rhex[3][2]~q\ & \u2|bcd5_ist|rhex[3][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[3][2]~q\,
	datab => \u2|bcd5_ist|rhex[3][1]~q\,
	datac => \u2|bcd5_ist|rhex[3][3]~q\,
	combout => \u2|bcd5_ist|WideOr9~0_combout\);

-- Location: FF_X17_Y6_N27
\u2|bcd5_ist|rhexd[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|WideOr9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexd\(6));

-- Location: LCCOMB_X16_Y6_N4
\u2|bcd5_ist|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add8~4_combout\ = ((\u2|bcd5_ist|rhexc\(6) $ (\u2|bcd5_ist|rhexd\(6) $ (!\u2|bcd5_ist|Add8~3\)))) # (GND)
-- \u2|bcd5_ist|Add8~5\ = CARRY((\u2|bcd5_ist|rhexc\(6) & ((\u2|bcd5_ist|rhexd\(6)) # (!\u2|bcd5_ist|Add8~3\))) # (!\u2|bcd5_ist|rhexc\(6) & (\u2|bcd5_ist|rhexd\(6) & !\u2|bcd5_ist|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexc\(6),
	datab => \u2|bcd5_ist|rhexd\(6),
	datad => VCC,
	cin => \u2|bcd5_ist|Add8~3\,
	combout => \u2|bcd5_ist|Add8~4_combout\,
	cout => \u2|bcd5_ist|Add8~5\);

-- Location: LCCOMB_X13_Y6_N4
\u2|bcd5_ist|Add9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add9~4_combout\ = ((\u2|bcd5_ist|Add7~4_combout\ $ (\u2|bcd5_ist|Add8~4_combout\ $ (!\u2|bcd5_ist|Add9~3\)))) # (GND)
-- \u2|bcd5_ist|Add9~5\ = CARRY((\u2|bcd5_ist|Add7~4_combout\ & ((\u2|bcd5_ist|Add8~4_combout\) # (!\u2|bcd5_ist|Add9~3\))) # (!\u2|bcd5_ist|Add7~4_combout\ & (\u2|bcd5_ist|Add8~4_combout\ & !\u2|bcd5_ist|Add9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add7~4_combout\,
	datab => \u2|bcd5_ist|Add8~4_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add9~3\,
	combout => \u2|bcd5_ist|Add9~4_combout\,
	cout => \u2|bcd5_ist|Add9~5\);

-- Location: LCCOMB_X13_Y6_N6
\u2|bcd5_ist|Add9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add9~6_combout\ = (\u2|bcd5_ist|Add7~6_combout\ & ((\u2|bcd5_ist|Add8~6_combout\ & (\u2|bcd5_ist|Add9~5\ & VCC)) # (!\u2|bcd5_ist|Add8~6_combout\ & (!\u2|bcd5_ist|Add9~5\)))) # (!\u2|bcd5_ist|Add7~6_combout\ & ((\u2|bcd5_ist|Add8~6_combout\ & 
-- (!\u2|bcd5_ist|Add9~5\)) # (!\u2|bcd5_ist|Add8~6_combout\ & ((\u2|bcd5_ist|Add9~5\) # (GND)))))
-- \u2|bcd5_ist|Add9~7\ = CARRY((\u2|bcd5_ist|Add7~6_combout\ & (!\u2|bcd5_ist|Add8~6_combout\ & !\u2|bcd5_ist|Add9~5\)) # (!\u2|bcd5_ist|Add7~6_combout\ & ((!\u2|bcd5_ist|Add9~5\) # (!\u2|bcd5_ist|Add8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add7~6_combout\,
	datab => \u2|bcd5_ist|Add8~6_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add9~5\,
	combout => \u2|bcd5_ist|Add9~6_combout\,
	cout => \u2|bcd5_ist|Add9~7\);

-- Location: LCCOMB_X13_Y6_N8
\u2|bcd5_ist|Add9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add9~8_combout\ = ((\u2|bcd5_ist|Add8~8_combout\ $ (\u2|bcd5_ist|Add7~8_combout\ $ (!\u2|bcd5_ist|Add9~7\)))) # (GND)
-- \u2|bcd5_ist|Add9~9\ = CARRY((\u2|bcd5_ist|Add8~8_combout\ & ((\u2|bcd5_ist|Add7~8_combout\) # (!\u2|bcd5_ist|Add9~7\))) # (!\u2|bcd5_ist|Add8~8_combout\ & (\u2|bcd5_ist|Add7~8_combout\ & !\u2|bcd5_ist|Add9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add8~8_combout\,
	datab => \u2|bcd5_ist|Add7~8_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add9~7\,
	combout => \u2|bcd5_ist|Add9~8_combout\,
	cout => \u2|bcd5_ist|Add9~9\);

-- Location: LCCOMB_X13_Y6_N10
\u2|bcd5_ist|Add9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add9~10_combout\ = \u2|bcd5_ist|Add9~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd5_ist|Add9~9\,
	combout => \u2|bcd5_ist|Add9~10_combout\);

-- Location: LCCOMB_X14_Y6_N20
\u2|bcd5_ist|Add12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add12~0_combout\ = \u2|bcd5_ist|Add9~2_combout\ $ (VCC)
-- \u2|bcd5_ist|Add12~1\ = CARRY(\u2|bcd5_ist|Add9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add9~2_combout\,
	datad => VCC,
	combout => \u2|bcd5_ist|Add12~0_combout\,
	cout => \u2|bcd5_ist|Add12~1\);

-- Location: LCCOMB_X13_Y6_N20
\u2|bcd5_ist|addbcd4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~7_combout\ = (\u2|bcd5_ist|Add9~8_combout\ & (!\u2|bcd5_ist|Add9~4_combout\ & ((!\u2|bcd5_ist|Add9~6_combout\)))) # (!\u2|bcd5_ist|Add9~8_combout\ & (\u2|bcd5_ist|Add9~6_combout\ & ((\u2|bcd5_ist|Add9~4_combout\) # 
-- (\u2|bcd5_ist|Add9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add9~4_combout\,
	datab => \u2|bcd5_ist|Add9~2_combout\,
	datac => \u2|bcd5_ist|Add9~8_combout\,
	datad => \u2|bcd5_ist|Add9~6_combout\,
	combout => \u2|bcd5_ist|addbcd4~7_combout\);

-- Location: LCCOMB_X14_Y6_N12
\u2|bcd5_ist|addbcd4~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~47_combout\ = (\u2|bcd5_ist|addbcd4~7_combout\ & ((\u2|bcd5_ist|Add12~0_combout\))) # (!\u2|bcd5_ist|addbcd4~7_combout\ & (\u2|bcd5_ist|Add9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add9~2_combout\,
	datab => \u2|bcd5_ist|Add12~0_combout\,
	datad => \u2|bcd5_ist|addbcd4~7_combout\,
	combout => \u2|bcd5_ist|addbcd4~47_combout\);

-- Location: LCCOMB_X16_Y13_N22
\u2|bcd5_ist|addbcd4~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~48_combout\ = (\u2|bcd5_ist|LessThan3~0_combout\ & (\u2|bcd5_ist|Add10~0_combout\)) # (!\u2|bcd5_ist|LessThan3~0_combout\ & ((\u2|bcd5_ist|Add9~10_combout\ & (\u2|bcd5_ist|Add10~0_combout\)) # (!\u2|bcd5_ist|Add9~10_combout\ & 
-- ((\u2|bcd5_ist|addbcd4~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|LessThan3~0_combout\,
	datab => \u2|bcd5_ist|Add10~0_combout\,
	datac => \u2|bcd5_ist|Add9~10_combout\,
	datad => \u2|bcd5_ist|addbcd4~47_combout\,
	combout => \u2|bcd5_ist|addbcd4~48_combout\);

-- Location: FF_X16_Y13_N23
\u2|bcd5_ist|resb[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|addbcd4~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|resb\(1));

-- Location: LCCOMB_X16_Y13_N10
\u3|uart_ad[65][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[65][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[65][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd5_ist|resb\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[65][1]~combout\,
	datac => \u2|bcd5_ist|resb\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[65][1]~combout\);

-- Location: LCCOMB_X16_Y13_N20
\u3|txdata~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~207_combout\ = (!\u3|k\(5) & ((\u3|k\(4) & (!\u3|k\(1))) # (!\u3|k\(4) & ((\u3|k\(1)) # (\u3|uart_ad[65][1]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|k\(1),
	datac => \u3|k\(5),
	datad => \u3|uart_ad[65][1]~combout\,
	combout => \u3|txdata~207_combout\);

-- Location: LCCOMB_X22_Y9_N8
\u3|txdata~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~219_combout\ = (\u3|txdata[3]~24_combout\ & ((\u3|txdata[3]~66_combout\) # ((\u3|txdata~207_combout\)))) # (!\u3|txdata[3]~24_combout\ & (!\u3|txdata[3]~66_combout\ & (\u3|txdata~218_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~24_combout\,
	datab => \u3|txdata[3]~66_combout\,
	datac => \u3|txdata~218_combout\,
	datad => \u3|txdata~207_combout\,
	combout => \u3|txdata~219_combout\);

-- Location: FF_X23_Y18_N17
\u2|ch5_data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult4|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_data_reg\(29));

-- Location: LCCOMB_X17_Y8_N12
\u2|ch5_vol~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch5_vol~14_combout\ = (!\u1|ad_reset~q\ & \u2|ch5_data_reg\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch5_data_reg\(29),
	combout => \u2|ch5_vol~14_combout\);

-- Location: FF_X17_Y8_N13
\u2|ch5_vol[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch5_vol~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch5_vol\(14));

-- Location: LCCOMB_X17_Y8_N30
\u2|bcd5_ist|rhex[3][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|rhex[3][2]~feeder_combout\ = \u2|ch5_vol\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch5_vol\(14),
	combout => \u2|bcd5_ist|rhex[3][2]~feeder_combout\);

-- Location: FF_X17_Y8_N31
\u2|bcd5_ist|rhex[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|rhex[3][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhex[3][2]~q\);

-- Location: LCCOMB_X17_Y8_N28
\u2|bcd5_ist|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr3~0_combout\ = (\u2|bcd5_ist|rhex[3][3]~q\ & (\u2|bcd5_ist|rhex[3][1]~q\ $ (((\u2|bcd5_ist|rhex[3][0]~q\) # (!\u2|bcd5_ist|rhex[3][2]~q\))))) # (!\u2|bcd5_ist|rhex[3][3]~q\ & ((\u2|bcd5_ist|rhex[3][0]~q\ & (!\u2|bcd5_ist|rhex[3][2]~q\ & 
-- \u2|bcd5_ist|rhex[3][1]~q\)) # (!\u2|bcd5_ist|rhex[3][0]~q\ & (\u2|bcd5_ist|rhex[3][2]~q\ & !\u2|bcd5_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[3][0]~q\,
	datab => \u2|bcd5_ist|rhex[3][3]~q\,
	datac => \u2|bcd5_ist|rhex[3][2]~q\,
	datad => \u2|bcd5_ist|rhex[3][1]~q\,
	combout => \u2|bcd5_ist|WideOr3~0_combout\);

-- Location: FF_X17_Y8_N29
\u2|bcd5_ist|rhexd[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexd\(13));

-- Location: LCCOMB_X17_Y8_N14
\u2|bcd5_ist|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr4~0_combout\ = (\u2|bcd5_ist|rhex[3][3]~q\ & ((\u2|bcd5_ist|rhex[3][2]~q\) # ((\u2|bcd5_ist|rhex[3][0]~q\ & \u2|bcd5_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[3][0]~q\,
	datab => \u2|bcd5_ist|rhex[3][3]~q\,
	datac => \u2|bcd5_ist|rhex[3][2]~q\,
	datad => \u2|bcd5_ist|rhex[3][1]~q\,
	combout => \u2|bcd5_ist|WideOr4~0_combout\);

-- Location: FF_X17_Y8_N15
\u2|bcd5_ist|rhexd[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexd\(12));

-- Location: LCCOMB_X23_Y8_N8
\u2|bcd5_ist|Add20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add20~2_combout\ = (\u2|bcd5_ist|Add19~1_combout\ & ((\u2|bcd5_ist|rhexd\(13) & (\u2|bcd5_ist|Add20~1\ & VCC)) # (!\u2|bcd5_ist|rhexd\(13) & (!\u2|bcd5_ist|Add20~1\)))) # (!\u2|bcd5_ist|Add19~1_combout\ & ((\u2|bcd5_ist|rhexd\(13) & 
-- (!\u2|bcd5_ist|Add20~1\)) # (!\u2|bcd5_ist|rhexd\(13) & ((\u2|bcd5_ist|Add20~1\) # (GND)))))
-- \u2|bcd5_ist|Add20~3\ = CARRY((\u2|bcd5_ist|Add19~1_combout\ & (!\u2|bcd5_ist|rhexd\(13) & !\u2|bcd5_ist|Add20~1\)) # (!\u2|bcd5_ist|Add19~1_combout\ & ((!\u2|bcd5_ist|Add20~1\) # (!\u2|bcd5_ist|rhexd\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add19~1_combout\,
	datab => \u2|bcd5_ist|rhexd\(13),
	datad => VCC,
	cin => \u2|bcd5_ist|Add20~1\,
	combout => \u2|bcd5_ist|Add20~2_combout\,
	cout => \u2|bcd5_ist|Add20~3\);

-- Location: FF_X16_Y6_N1
\u2|bcd5_ist|rhexc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd5_ist|rhex[2][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexc\(12));

-- Location: LCCOMB_X11_Y5_N22
\u2|bcd5_ist|WideOr24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr24~0_combout\ = (\u2|bcd5_ist|rhex[1][3]~q\ & (((!\u2|bcd5_ist|rhex[1][0]~q\ & !\u2|bcd5_ist|rhex[1][1]~q\)) # (!\u2|bcd5_ist|rhex[1][2]~q\))) # (!\u2|bcd5_ist|rhex[1][3]~q\ & (\u2|bcd5_ist|rhex[1][0]~q\ & (\u2|bcd5_ist|rhex[1][1]~q\ & 
-- \u2|bcd5_ist|rhex[1][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[1][3]~q\,
	datab => \u2|bcd5_ist|rhex[1][0]~q\,
	datac => \u2|bcd5_ist|rhex[1][1]~q\,
	datad => \u2|bcd5_ist|rhex[1][2]~q\,
	combout => \u2|bcd5_ist|WideOr24~0_combout\);

-- Location: FF_X11_Y5_N23
\u2|bcd5_ist|rhexb[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|WideOr24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexb\(8));

-- Location: LCCOMB_X13_Y6_N24
\u2|bcd5_ist|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add10~2_combout\ = (\u2|bcd5_ist|Add9~4_combout\ & (!\u2|bcd5_ist|Add10~1\)) # (!\u2|bcd5_ist|Add9~4_combout\ & ((\u2|bcd5_ist|Add10~1\) # (GND)))
-- \u2|bcd5_ist|Add10~3\ = CARRY((!\u2|bcd5_ist|Add10~1\) # (!\u2|bcd5_ist|Add9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add9~4_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add10~1\,
	combout => \u2|bcd5_ist|Add10~2_combout\,
	cout => \u2|bcd5_ist|Add10~3\);

-- Location: LCCOMB_X13_Y6_N28
\u2|bcd5_ist|Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add10~6_combout\ = (\u2|bcd5_ist|Add9~8_combout\ & (\u2|bcd5_ist|Add10~5\ & VCC)) # (!\u2|bcd5_ist|Add9~8_combout\ & (!\u2|bcd5_ist|Add10~5\))
-- \u2|bcd5_ist|Add10~7\ = CARRY((!\u2|bcd5_ist|Add9~8_combout\ & !\u2|bcd5_ist|Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add9~8_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add10~5\,
	combout => \u2|bcd5_ist|Add10~6_combout\,
	cout => \u2|bcd5_ist|Add10~7\);

-- Location: LCCOMB_X13_Y6_N14
\u2|bcd5_ist|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|LessThan3~0_combout\ = (\u2|bcd5_ist|Add9~4_combout\ & (\u2|bcd5_ist|Add9~2_combout\ & (\u2|bcd5_ist|Add9~8_combout\ & \u2|bcd5_ist|Add9~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add9~4_combout\,
	datab => \u2|bcd5_ist|Add9~2_combout\,
	datac => \u2|bcd5_ist|Add9~8_combout\,
	datad => \u2|bcd5_ist|Add9~6_combout\,
	combout => \u2|bcd5_ist|LessThan3~0_combout\);

-- Location: LCCOMB_X13_Y6_N16
\u2|bcd5_ist|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|LessThan4~0_combout\ = (\u2|bcd5_ist|Add9~8_combout\ & ((\u2|bcd5_ist|Add9~4_combout\) # (\u2|bcd5_ist|Add9~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add9~4_combout\,
	datac => \u2|bcd5_ist|Add9~8_combout\,
	datad => \u2|bcd5_ist|Add9~6_combout\,
	combout => \u2|bcd5_ist|LessThan4~0_combout\);

-- Location: LCCOMB_X14_Y6_N22
\u2|bcd5_ist|Add12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add12~2_combout\ = (\u2|bcd5_ist|Add9~4_combout\ & (\u2|bcd5_ist|Add12~1\ & VCC)) # (!\u2|bcd5_ist|Add9~4_combout\ & (!\u2|bcd5_ist|Add12~1\))
-- \u2|bcd5_ist|Add12~3\ = CARRY((!\u2|bcd5_ist|Add9~4_combout\ & !\u2|bcd5_ist|Add12~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add9~4_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add12~1\,
	combout => \u2|bcd5_ist|Add12~2_combout\,
	cout => \u2|bcd5_ist|Add12~3\);

-- Location: LCCOMB_X14_Y6_N26
\u2|bcd5_ist|Add12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add12~6_combout\ = (\u2|bcd5_ist|Add9~8_combout\ & (!\u2|bcd5_ist|Add12~5\)) # (!\u2|bcd5_ist|Add9~8_combout\ & ((\u2|bcd5_ist|Add12~5\) # (GND)))
-- \u2|bcd5_ist|Add12~7\ = CARRY((!\u2|bcd5_ist|Add12~5\) # (!\u2|bcd5_ist|Add9~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add9~8_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add12~5\,
	combout => \u2|bcd5_ist|Add12~6_combout\,
	cout => \u2|bcd5_ist|Add12~7\);

-- Location: LCCOMB_X12_Y6_N16
\u2|bcd5_ist|addbcd4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~15_combout\ = (\u2|bcd5_ist|addbcd4~7_combout\ & ((\u2|bcd5_ist|LessThan4~0_combout\ & ((\u2|bcd5_ist|Add10~6_combout\))) # (!\u2|bcd5_ist|LessThan4~0_combout\ & (\u2|bcd5_ist|Add12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|addbcd4~7_combout\,
	datab => \u2|bcd5_ist|LessThan4~0_combout\,
	datac => \u2|bcd5_ist|Add12~6_combout\,
	datad => \u2|bcd5_ist|Add10~6_combout\,
	combout => \u2|bcd5_ist|addbcd4~15_combout\);

-- Location: LCCOMB_X12_Y6_N14
\u2|bcd5_ist|addbcd4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~16_combout\ = (\u2|bcd5_ist|Add9~10_combout\ & (\u2|bcd5_ist|Add10~6_combout\)) # (!\u2|bcd5_ist|Add9~10_combout\ & ((\u2|bcd5_ist|LessThan3~0_combout\ & (\u2|bcd5_ist|Add10~6_combout\)) # (!\u2|bcd5_ist|LessThan3~0_combout\ & 
-- ((\u2|bcd5_ist|addbcd4~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add9~10_combout\,
	datab => \u2|bcd5_ist|Add10~6_combout\,
	datac => \u2|bcd5_ist|LessThan3~0_combout\,
	datad => \u2|bcd5_ist|addbcd4~15_combout\,
	combout => \u2|bcd5_ist|addbcd4~16_combout\);

-- Location: LCCOMB_X13_Y6_N18
\u2|bcd5_ist|addbcd4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~8_combout\ = (\u2|bcd5_ist|Add9~10_combout\) # ((\u2|bcd5_ist|LessThan3~0_combout\) # (\u2|bcd5_ist|addbcd4~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add9~10_combout\,
	datac => \u2|bcd5_ist|LessThan3~0_combout\,
	datad => \u2|bcd5_ist|addbcd4~7_combout\,
	combout => \u2|bcd5_ist|addbcd4~8_combout\);

-- Location: LCCOMB_X13_Y6_N30
\u2|bcd5_ist|Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add10~8_combout\ = \u2|bcd5_ist|Add10~7\ $ (!\u2|bcd5_ist|Add9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd5_ist|Add9~10_combout\,
	cin => \u2|bcd5_ist|Add10~7\,
	combout => \u2|bcd5_ist|Add10~8_combout\);

-- Location: LCCOMB_X14_Y6_N28
\u2|bcd5_ist|Add12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add12~8_combout\ = \u2|bcd5_ist|Add12~7\ $ (!\u2|bcd5_ist|Add9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd5_ist|Add9~10_combout\,
	cin => \u2|bcd5_ist|Add12~7\,
	combout => \u2|bcd5_ist|Add12~8_combout\);

-- Location: LCCOMB_X12_Y6_N20
\u2|bcd5_ist|addbcd4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~13_combout\ = (\u2|bcd5_ist|LessThan4~0_combout\) # ((\u2|bcd5_ist|Add12~8_combout\ & \u2|bcd5_ist|addbcd4~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|LessThan4~0_combout\,
	datac => \u2|bcd5_ist|Add12~8_combout\,
	datad => \u2|bcd5_ist|addbcd4~8_combout\,
	combout => \u2|bcd5_ist|addbcd4~13_combout\);

-- Location: LCCOMB_X12_Y6_N18
\u2|bcd5_ist|addbcd4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~14_combout\ = (\u2|bcd5_ist|addbcd4~12_combout\ & (((\u2|bcd5_ist|addbcd4~13_combout\)))) # (!\u2|bcd5_ist|addbcd4~12_combout\ & (\u2|bcd5_ist|addbcd4~8_combout\ & (\u2|bcd5_ist|Add10~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|addbcd4~12_combout\,
	datab => \u2|bcd5_ist|addbcd4~8_combout\,
	datac => \u2|bcd5_ist|Add10~8_combout\,
	datad => \u2|bcd5_ist|addbcd4~13_combout\,
	combout => \u2|bcd5_ist|addbcd4~14_combout\);

-- Location: LCCOMB_X12_Y6_N4
\u2|bcd5_ist|Add13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add13~0_combout\ = (\u2|bcd5_ist|rhexb\(9) & ((\u2|bcd5_ist|addbcd4~14_combout\) # ((\u2|bcd5_ist|rhexb\(8) & \u2|bcd5_ist|addbcd4~16_combout\)))) # (!\u2|bcd5_ist|rhexb\(9) & (\u2|bcd5_ist|rhexb\(8) & (\u2|bcd5_ist|addbcd4~16_combout\ & 
-- \u2|bcd5_ist|addbcd4~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexb\(9),
	datab => \u2|bcd5_ist|rhexb\(8),
	datac => \u2|bcd5_ist|addbcd4~16_combout\,
	datad => \u2|bcd5_ist|addbcd4~14_combout\,
	combout => \u2|bcd5_ist|Add13~0_combout\);

-- Location: LCCOMB_X16_Y6_N22
\u2|bcd5_ist|WideOr15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr15~0_combout\ = (\u2|bcd5_ist|rhex[2][0]~q\ & ((!\u2|bcd5_ist|rhex[2][3]~q\) # (!\u2|bcd5_ist|rhex[2][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|rhex[2][1]~q\,
	datac => \u2|bcd5_ist|rhex[2][0]~q\,
	datad => \u2|bcd5_ist|rhex[2][3]~q\,
	combout => \u2|bcd5_ist|WideOr15~0_combout\);

-- Location: FF_X16_Y6_N23
\u2|bcd5_ist|rhexc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexc\(9));

-- Location: LCCOMB_X16_Y6_N20
\u2|bcd5_ist|WideOr16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr16~0_combout\ = \u2|bcd5_ist|rhex[2][1]~q\ $ (((\u2|bcd5_ist|rhex[2][0]~q\ & \u2|bcd5_ist|rhex[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|rhex[2][1]~q\,
	datac => \u2|bcd5_ist|rhex[2][0]~q\,
	datad => \u2|bcd5_ist|rhex[2][3]~q\,
	combout => \u2|bcd5_ist|WideOr16~0_combout\);

-- Location: FF_X16_Y6_N21
\u2|bcd5_ist|rhexc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexc\(8));

-- Location: LCCOMB_X12_Y6_N22
\u2|bcd5_ist|Add14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add14~0_combout\ = (\u2|bcd5_ist|Add13~2_combout\ & (\u2|bcd5_ist|rhexc\(8) $ (VCC))) # (!\u2|bcd5_ist|Add13~2_combout\ & (\u2|bcd5_ist|rhexc\(8) & VCC))
-- \u2|bcd5_ist|Add14~1\ = CARRY((\u2|bcd5_ist|Add13~2_combout\ & \u2|bcd5_ist|rhexc\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add13~2_combout\,
	datab => \u2|bcd5_ist|rhexc\(8),
	datad => VCC,
	combout => \u2|bcd5_ist|Add14~0_combout\,
	cout => \u2|bcd5_ist|Add14~1\);

-- Location: LCCOMB_X12_Y6_N26
\u2|bcd5_ist|Add14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add14~4_combout\ = ((\u2|bcd5_ist|rhexc\(10) $ (\u2|bcd5_ist|Add13~0_combout\ $ (!\u2|bcd5_ist|Add14~3\)))) # (GND)
-- \u2|bcd5_ist|Add14~5\ = CARRY((\u2|bcd5_ist|rhexc\(10) & ((\u2|bcd5_ist|Add13~0_combout\) # (!\u2|bcd5_ist|Add14~3\))) # (!\u2|bcd5_ist|rhexc\(10) & (\u2|bcd5_ist|Add13~0_combout\ & !\u2|bcd5_ist|Add14~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexc\(10),
	datab => \u2|bcd5_ist|Add13~0_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add14~3\,
	combout => \u2|bcd5_ist|Add14~4_combout\,
	cout => \u2|bcd5_ist|Add14~5\);

-- Location: LCCOMB_X17_Y6_N14
\u2|bcd5_ist|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|WideOr6~0_combout\ = (\u2|bcd5_ist|rhex[3][2]~q\ & (\u2|bcd5_ist|rhex[3][3]~q\ $ (\u2|bcd5_ist|rhex[3][0]~q\ $ (!\u2|bcd5_ist|rhex[3][1]~q\)))) # (!\u2|bcd5_ist|rhex[3][2]~q\ & ((\u2|bcd5_ist|rhex[3][3]~q\ & (!\u2|bcd5_ist|rhex[3][0]~q\ & 
-- !\u2|bcd5_ist|rhex[3][1]~q\)) # (!\u2|bcd5_ist|rhex[3][3]~q\ & (\u2|bcd5_ist|rhex[3][0]~q\ & \u2|bcd5_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhex[3][2]~q\,
	datab => \u2|bcd5_ist|rhex[3][3]~q\,
	datac => \u2|bcd5_ist|rhex[3][0]~q\,
	datad => \u2|bcd5_ist|rhex[3][1]~q\,
	combout => \u2|bcd5_ist|WideOr6~0_combout\);

-- Location: FF_X17_Y6_N15
\u2|bcd5_ist|rhexd[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexd\(9));

-- Location: LCCOMB_X11_Y6_N20
\u2|bcd5_ist|Add15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add15~0_combout\ = (\u2|bcd5_ist|rhexd\(8) & (\u2|bcd5_ist|Add14~0_combout\ $ (VCC))) # (!\u2|bcd5_ist|rhexd\(8) & (\u2|bcd5_ist|Add14~0_combout\ & VCC))
-- \u2|bcd5_ist|Add15~1\ = CARRY((\u2|bcd5_ist|rhexd\(8) & \u2|bcd5_ist|Add14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexd\(8),
	datab => \u2|bcd5_ist|Add14~0_combout\,
	datad => VCC,
	combout => \u2|bcd5_ist|Add15~0_combout\,
	cout => \u2|bcd5_ist|Add15~1\);

-- Location: LCCOMB_X11_Y6_N22
\u2|bcd5_ist|Add15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add15~2_combout\ = (\u2|bcd5_ist|Add14~2_combout\ & ((\u2|bcd5_ist|rhexd\(9) & (\u2|bcd5_ist|Add15~1\ & VCC)) # (!\u2|bcd5_ist|rhexd\(9) & (!\u2|bcd5_ist|Add15~1\)))) # (!\u2|bcd5_ist|Add14~2_combout\ & ((\u2|bcd5_ist|rhexd\(9) & 
-- (!\u2|bcd5_ist|Add15~1\)) # (!\u2|bcd5_ist|rhexd\(9) & ((\u2|bcd5_ist|Add15~1\) # (GND)))))
-- \u2|bcd5_ist|Add15~3\ = CARRY((\u2|bcd5_ist|Add14~2_combout\ & (!\u2|bcd5_ist|rhexd\(9) & !\u2|bcd5_ist|Add15~1\)) # (!\u2|bcd5_ist|Add14~2_combout\ & ((!\u2|bcd5_ist|Add15~1\) # (!\u2|bcd5_ist|rhexd\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add14~2_combout\,
	datab => \u2|bcd5_ist|rhexd\(9),
	datad => VCC,
	cin => \u2|bcd5_ist|Add15~1\,
	combout => \u2|bcd5_ist|Add15~2_combout\,
	cout => \u2|bcd5_ist|Add15~3\);

-- Location: LCCOMB_X11_Y6_N24
\u2|bcd5_ist|Add15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add15~4_combout\ = ((\u2|bcd5_ist|rhexd\(10) $ (\u2|bcd5_ist|Add14~4_combout\ $ (!\u2|bcd5_ist|Add15~3\)))) # (GND)
-- \u2|bcd5_ist|Add15~5\ = CARRY((\u2|bcd5_ist|rhexd\(10) & ((\u2|bcd5_ist|Add14~4_combout\) # (!\u2|bcd5_ist|Add15~3\))) # (!\u2|bcd5_ist|rhexd\(10) & (\u2|bcd5_ist|Add14~4_combout\ & !\u2|bcd5_ist|Add15~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexd\(10),
	datab => \u2|bcd5_ist|Add14~4_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add15~3\,
	combout => \u2|bcd5_ist|Add15~4_combout\,
	cout => \u2|bcd5_ist|Add15~5\);

-- Location: LCCOMB_X16_Y6_N30
\u2|bcd5_ist|Decoder2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Decoder2~0_combout\ = (\u2|bcd5_ist|rhex[2][1]~q\ & (\u2|bcd5_ist|rhex[2][0]~q\ & \u2|bcd5_ist|rhex[2][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|rhex[2][1]~q\,
	datac => \u2|bcd5_ist|rhex[2][0]~q\,
	datad => \u2|bcd5_ist|rhex[2][3]~q\,
	combout => \u2|bcd5_ist|Decoder2~0_combout\);

-- Location: FF_X16_Y6_N31
\u2|bcd5_ist|rhexc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|Decoder2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rhexc\(11));

-- Location: LCCOMB_X11_Y6_N26
\u2|bcd5_ist|Add15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add15~6_combout\ = (\u2|bcd5_ist|rhexd\(11) & ((\u2|bcd5_ist|Add14~6_combout\ & (\u2|bcd5_ist|Add15~5\ & VCC)) # (!\u2|bcd5_ist|Add14~6_combout\ & (!\u2|bcd5_ist|Add15~5\)))) # (!\u2|bcd5_ist|rhexd\(11) & ((\u2|bcd5_ist|Add14~6_combout\ & 
-- (!\u2|bcd5_ist|Add15~5\)) # (!\u2|bcd5_ist|Add14~6_combout\ & ((\u2|bcd5_ist|Add15~5\) # (GND)))))
-- \u2|bcd5_ist|Add15~7\ = CARRY((\u2|bcd5_ist|rhexd\(11) & (!\u2|bcd5_ist|Add14~6_combout\ & !\u2|bcd5_ist|Add15~5\)) # (!\u2|bcd5_ist|rhexd\(11) & ((!\u2|bcd5_ist|Add15~5\) # (!\u2|bcd5_ist|Add14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexd\(11),
	datab => \u2|bcd5_ist|Add14~6_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add15~5\,
	combout => \u2|bcd5_ist|Add15~6_combout\,
	cout => \u2|bcd5_ist|Add15~7\);

-- Location: LCCOMB_X11_Y6_N28
\u2|bcd5_ist|Add15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add15~8_combout\ = (\u2|bcd5_ist|Add14~8_combout\ & (\u2|bcd5_ist|Add15~7\ $ (GND))) # (!\u2|bcd5_ist|Add14~8_combout\ & (!\u2|bcd5_ist|Add15~7\ & VCC))
-- \u2|bcd5_ist|Add15~9\ = CARRY((\u2|bcd5_ist|Add14~8_combout\ & !\u2|bcd5_ist|Add15~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add14~8_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add15~7\,
	combout => \u2|bcd5_ist|Add15~8_combout\,
	cout => \u2|bcd5_ist|Add15~9\);

-- Location: LCCOMB_X11_Y6_N10
\u2|bcd5_ist|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|LessThan6~0_combout\ = (\u2|bcd5_ist|Add15~2_combout\ & (\u2|bcd5_ist|Add15~4_combout\ & (\u2|bcd5_ist|Add15~6_combout\ & \u2|bcd5_ist|Add15~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add15~2_combout\,
	datab => \u2|bcd5_ist|Add15~4_combout\,
	datac => \u2|bcd5_ist|Add15~6_combout\,
	datad => \u2|bcd5_ist|Add15~8_combout\,
	combout => \u2|bcd5_ist|LessThan6~0_combout\);

-- Location: LCCOMB_X11_Y6_N4
\u2|bcd5_ist|addbcd4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~19_combout\ = (\u2|bcd5_ist|Add15~6_combout\ & (!\u2|bcd5_ist|Add15~8_combout\ & ((\u2|bcd5_ist|Add15~2_combout\) # (\u2|bcd5_ist|Add15~4_combout\)))) # (!\u2|bcd5_ist|Add15~6_combout\ & (((!\u2|bcd5_ist|Add15~4_combout\ & 
-- \u2|bcd5_ist|Add15~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add15~2_combout\,
	datab => \u2|bcd5_ist|Add15~4_combout\,
	datac => \u2|bcd5_ist|Add15~6_combout\,
	datad => \u2|bcd5_ist|Add15~8_combout\,
	combout => \u2|bcd5_ist|addbcd4~19_combout\);

-- Location: LCCOMB_X10_Y6_N0
\u2|bcd5_ist|addbcd4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~20_combout\ = (\u2|bcd5_ist|Add15~10_combout\) # ((\u2|bcd5_ist|LessThan6~0_combout\) # (\u2|bcd5_ist|addbcd4~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add15~10_combout\,
	datac => \u2|bcd5_ist|LessThan6~0_combout\,
	datad => \u2|bcd5_ist|addbcd4~19_combout\,
	combout => \u2|bcd5_ist|addbcd4~20_combout\);

-- Location: LCCOMB_X10_Y6_N14
\u2|bcd5_ist|Add18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add18~6_combout\ = (\u2|bcd5_ist|Add15~8_combout\ & (!\u2|bcd5_ist|Add18~5\)) # (!\u2|bcd5_ist|Add15~8_combout\ & ((\u2|bcd5_ist|Add18~5\) # (GND)))
-- \u2|bcd5_ist|Add18~7\ = CARRY((!\u2|bcd5_ist|Add18~5\) # (!\u2|bcd5_ist|Add15~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add15~8_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add18~5\,
	combout => \u2|bcd5_ist|Add18~6_combout\,
	cout => \u2|bcd5_ist|Add18~7\);

-- Location: LCCOMB_X10_Y6_N16
\u2|bcd5_ist|Add18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add18~8_combout\ = \u2|bcd5_ist|Add15~10_combout\ $ (!\u2|bcd5_ist|Add18~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add15~10_combout\,
	cin => \u2|bcd5_ist|Add18~7\,
	combout => \u2|bcd5_ist|Add18~8_combout\);

-- Location: LCCOMB_X10_Y6_N30
\u2|bcd5_ist|addbcd4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~22_combout\ = (\u2|bcd5_ist|LessThan7~0_combout\) # ((\u2|bcd5_ist|addbcd4~20_combout\ & \u2|bcd5_ist|Add18~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|LessThan7~0_combout\,
	datab => \u2|bcd5_ist|addbcd4~20_combout\,
	datad => \u2|bcd5_ist|Add18~8_combout\,
	combout => \u2|bcd5_ist|addbcd4~22_combout\);

-- Location: LCCOMB_X11_Y6_N30
\u2|bcd5_ist|Add15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add15~10_combout\ = \u2|bcd5_ist|Add15~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd5_ist|Add15~9\,
	combout => \u2|bcd5_ist|Add15~10_combout\);

-- Location: LCCOMB_X9_Y6_N28
\u2|bcd5_ist|Add16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add16~6_combout\ = (\u2|bcd5_ist|Add15~8_combout\ & (\u2|bcd5_ist|Add16~5\ & VCC)) # (!\u2|bcd5_ist|Add15~8_combout\ & (!\u2|bcd5_ist|Add16~5\))
-- \u2|bcd5_ist|Add16~7\ = CARRY((!\u2|bcd5_ist|Add15~8_combout\ & !\u2|bcd5_ist|Add16~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add15~8_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add16~5\,
	combout => \u2|bcd5_ist|Add16~6_combout\,
	cout => \u2|bcd5_ist|Add16~7\);

-- Location: LCCOMB_X9_Y6_N30
\u2|bcd5_ist|Add16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add16~8_combout\ = \u2|bcd5_ist|Add16~7\ $ (!\u2|bcd5_ist|Add15~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd5_ist|Add15~10_combout\,
	cin => \u2|bcd5_ist|Add16~7\,
	combout => \u2|bcd5_ist|Add16~8_combout\);

-- Location: LCCOMB_X10_Y6_N26
\u2|bcd5_ist|addbcd4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~23_combout\ = (\u2|bcd5_ist|addbcd4~21_combout\ & (((\u2|bcd5_ist|addbcd4~22_combout\)))) # (!\u2|bcd5_ist|addbcd4~21_combout\ & (\u2|bcd5_ist|addbcd4~20_combout\ & ((\u2|bcd5_ist|Add16~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|addbcd4~21_combout\,
	datab => \u2|bcd5_ist|addbcd4~20_combout\,
	datac => \u2|bcd5_ist|addbcd4~22_combout\,
	datad => \u2|bcd5_ist|Add16~8_combout\,
	combout => \u2|bcd5_ist|addbcd4~23_combout\);

-- Location: LCCOMB_X10_Y6_N22
\u2|bcd5_ist|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|LessThan7~0_combout\ = (\u2|bcd5_ist|Add15~8_combout\ & ((\u2|bcd5_ist|Add15~6_combout\) # (\u2|bcd5_ist|Add15~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|Add15~6_combout\,
	datac => \u2|bcd5_ist|Add15~4_combout\,
	datad => \u2|bcd5_ist|Add15~8_combout\,
	combout => \u2|bcd5_ist|LessThan7~0_combout\);

-- Location: LCCOMB_X10_Y6_N4
\u2|bcd5_ist|addbcd4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~24_combout\ = (!\u2|bcd5_ist|Add15~10_combout\ & (!\u2|bcd5_ist|LessThan6~0_combout\ & (\u2|bcd5_ist|Add18~6_combout\ & !\u2|bcd5_ist|LessThan7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add15~10_combout\,
	datab => \u2|bcd5_ist|LessThan6~0_combout\,
	datac => \u2|bcd5_ist|Add18~6_combout\,
	datad => \u2|bcd5_ist|LessThan7~0_combout\,
	combout => \u2|bcd5_ist|addbcd4~24_combout\);

-- Location: LCCOMB_X10_Y6_N2
\u2|bcd5_ist|addbcd4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~25_combout\ = (\u2|bcd5_ist|Add16~6_combout\ & ((\u2|bcd5_ist|Add15~10_combout\) # ((\u2|bcd5_ist|LessThan6~0_combout\) # (\u2|bcd5_ist|LessThan7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add15~10_combout\,
	datab => \u2|bcd5_ist|LessThan6~0_combout\,
	datac => \u2|bcd5_ist|LessThan7~0_combout\,
	datad => \u2|bcd5_ist|Add16~6_combout\,
	combout => \u2|bcd5_ist|addbcd4~25_combout\);

-- Location: LCCOMB_X10_Y6_N28
\u2|bcd5_ist|addbcd4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~26_combout\ = (\u2|bcd5_ist|addbcd4~20_combout\ & ((\u2|bcd5_ist|addbcd4~24_combout\) # (\u2|bcd5_ist|addbcd4~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd5_ist|addbcd4~20_combout\,
	datac => \u2|bcd5_ist|addbcd4~24_combout\,
	datad => \u2|bcd5_ist|addbcd4~25_combout\,
	combout => \u2|bcd5_ist|addbcd4~26_combout\);

-- Location: LCCOMB_X10_Y6_N18
\u2|bcd5_ist|Add19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add19~0_combout\ = (\u2|bcd5_ist|rhexc\(13) & ((\u2|bcd5_ist|addbcd4~23_combout\) # ((\u2|bcd5_ist|rhexc\(12) & \u2|bcd5_ist|addbcd4~26_combout\)))) # (!\u2|bcd5_ist|rhexc\(13) & (\u2|bcd5_ist|rhexc\(12) & (\u2|bcd5_ist|addbcd4~23_combout\ & 
-- \u2|bcd5_ist|addbcd4~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexc\(13),
	datab => \u2|bcd5_ist|rhexc\(12),
	datac => \u2|bcd5_ist|addbcd4~23_combout\,
	datad => \u2|bcd5_ist|addbcd4~26_combout\,
	combout => \u2|bcd5_ist|Add19~0_combout\);

-- Location: LCCOMB_X23_Y8_N10
\u2|bcd5_ist|Add20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add20~4_combout\ = ((\u2|bcd5_ist|rhexd\(2) $ (\u2|bcd5_ist|Add19~0_combout\ $ (!\u2|bcd5_ist|Add20~3\)))) # (GND)
-- \u2|bcd5_ist|Add20~5\ = CARRY((\u2|bcd5_ist|rhexd\(2) & ((\u2|bcd5_ist|Add19~0_combout\) # (!\u2|bcd5_ist|Add20~3\))) # (!\u2|bcd5_ist|rhexd\(2) & (\u2|bcd5_ist|Add19~0_combout\ & !\u2|bcd5_ist|Add20~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexd\(2),
	datab => \u2|bcd5_ist|Add19~0_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|Add20~3\,
	combout => \u2|bcd5_ist|Add20~4_combout\,
	cout => \u2|bcd5_ist|Add20~5\);

-- Location: LCCOMB_X23_Y8_N12
\u2|bcd5_ist|Add20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add20~6_combout\ = (\u2|bcd5_ist|rhexd\(15) & (!\u2|bcd5_ist|Add20~5\)) # (!\u2|bcd5_ist|rhexd\(15) & ((\u2|bcd5_ist|Add20~5\) # (GND)))
-- \u2|bcd5_ist|Add20~7\ = CARRY((!\u2|bcd5_ist|Add20~5\) # (!\u2|bcd5_ist|rhexd\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexd\(15),
	datad => VCC,
	cin => \u2|bcd5_ist|Add20~5\,
	combout => \u2|bcd5_ist|Add20~6_combout\,
	cout => \u2|bcd5_ist|Add20~7\);

-- Location: LCCOMB_X24_Y8_N26
\u2|bcd5_ist|addbcd4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~46_combout\ = (\u2|bcd5_ist|Add20~2_combout\ & (\u2|bcd5_ist|Add20~6_combout\ $ (((\u2|bcd5_ist|Add20~4_combout\) # (!\u2|bcd5_ist|Add20~8_combout\))))) # (!\u2|bcd5_ist|Add20~2_combout\ & ((\u2|bcd5_ist|Add20~8_combout\ & 
-- (!\u2|bcd5_ist|Add20~6_combout\ & !\u2|bcd5_ist|Add20~4_combout\)) # (!\u2|bcd5_ist|Add20~8_combout\ & (\u2|bcd5_ist|Add20~6_combout\ & \u2|bcd5_ist|Add20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add20~8_combout\,
	datab => \u2|bcd5_ist|Add20~2_combout\,
	datac => \u2|bcd5_ist|Add20~6_combout\,
	datad => \u2|bcd5_ist|Add20~4_combout\,
	combout => \u2|bcd5_ist|addbcd4~46_combout\);

-- Location: FF_X24_Y8_N27
\u2|bcd5_ist|resd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|addbcd4~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|resd\(1));

-- Location: LCCOMB_X24_Y8_N18
\u3|uart_ad[63][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[63][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[63][1]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd5_ist|resd\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_stat.000~clkctrl_outclk\,
	datac => \u2|bcd5_ist|resd\(1),
	datad => \u3|uart_ad[63][1]~combout\,
	combout => \u3|uart_ad[63][1]~combout\);

-- Location: LCCOMB_X25_Y6_N8
\u2|bcd4_ist|rhexc[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|rhexc[12]~feeder_combout\ = \u2|bcd4_ist|rhex[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd4_ist|rhex[2][2]~q\,
	combout => \u2|bcd4_ist|rhexc[12]~feeder_combout\);

-- Location: FF_X25_Y6_N9
\u2|bcd4_ist|rhexc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|rhexc[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexc\(12));

-- Location: LCCOMB_X23_Y6_N4
\u2|bcd4_ist|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|LessThan7~0_combout\ = (\u2|bcd4_ist|Add15~8_combout\ & ((\u2|bcd4_ist|Add15~4_combout\) # (\u2|bcd4_ist|Add15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add15~4_combout\,
	datac => \u2|bcd4_ist|Add15~6_combout\,
	datad => \u2|bcd4_ist|Add15~8_combout\,
	combout => \u2|bcd4_ist|LessThan7~0_combout\);

-- Location: LCCOMB_X24_Y6_N20
\u2|bcd4_ist|addbcd4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~17_combout\ = (!\u2|bcd4_ist|Add15~10_combout\ & (!\u2|bcd4_ist|LessThan6~0_combout\ & ((!\u2|bcd4_ist|addbcd4~15_combout\) # (!\u2|bcd4_ist|LessThan7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add15~10_combout\,
	datab => \u2|bcd4_ist|LessThan7~0_combout\,
	datac => \u2|bcd4_ist|LessThan6~0_combout\,
	datad => \u2|bcd4_ist|addbcd4~15_combout\,
	combout => \u2|bcd4_ist|addbcd4~17_combout\);

-- Location: LCCOMB_X23_Y6_N28
\u2|bcd4_ist|Add16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add16~6_combout\ = (\u2|bcd4_ist|Add15~8_combout\ & (\u2|bcd4_ist|Add16~5\ & VCC)) # (!\u2|bcd4_ist|Add15~8_combout\ & (!\u2|bcd4_ist|Add16~5\))
-- \u2|bcd4_ist|Add16~7\ = CARRY((!\u2|bcd4_ist|Add15~8_combout\ & !\u2|bcd4_ist|Add16~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|Add15~8_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add16~5\,
	combout => \u2|bcd4_ist|Add16~6_combout\,
	cout => \u2|bcd4_ist|Add16~7\);

-- Location: LCCOMB_X23_Y6_N30
\u2|bcd4_ist|Add16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add16~8_combout\ = \u2|bcd4_ist|Add16~7\ $ (!\u2|bcd4_ist|Add15~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd4_ist|Add15~10_combout\,
	cin => \u2|bcd4_ist|Add16~7\,
	combout => \u2|bcd4_ist|Add16~8_combout\);

-- Location: LCCOMB_X24_Y6_N6
\u2|bcd4_ist|Add18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add18~6_combout\ = (\u2|bcd4_ist|Add15~8_combout\ & (!\u2|bcd4_ist|Add18~5\)) # (!\u2|bcd4_ist|Add15~8_combout\ & ((\u2|bcd4_ist|Add18~5\) # (GND)))
-- \u2|bcd4_ist|Add18~7\ = CARRY((!\u2|bcd4_ist|Add18~5\) # (!\u2|bcd4_ist|Add15~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add15~8_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add18~5\,
	combout => \u2|bcd4_ist|Add18~6_combout\,
	cout => \u2|bcd4_ist|Add18~7\);

-- Location: LCCOMB_X24_Y6_N8
\u2|bcd4_ist|Add18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add18~8_combout\ = \u2|bcd4_ist|Add18~7\ $ (!\u2|bcd4_ist|Add15~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd4_ist|Add15~10_combout\,
	cin => \u2|bcd4_ist|Add18~7\,
	combout => \u2|bcd4_ist|Add18~8_combout\);

-- Location: LCCOMB_X24_Y6_N10
\u2|bcd4_ist|addbcd4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~16_combout\ = (\u2|bcd4_ist|Add15~10_combout\) # ((\u2|bcd4_ist|LessThan6~0_combout\) # (\u2|bcd4_ist|addbcd4~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|Add15~10_combout\,
	datac => \u2|bcd4_ist|LessThan6~0_combout\,
	datad => \u2|bcd4_ist|addbcd4~15_combout\,
	combout => \u2|bcd4_ist|addbcd4~16_combout\);

-- Location: LCCOMB_X24_Y6_N18
\u2|bcd4_ist|addbcd4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~18_combout\ = (\u2|bcd4_ist|LessThan7~0_combout\) # ((\u2|bcd4_ist|Add18~8_combout\ & \u2|bcd4_ist|addbcd4~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|LessThan7~0_combout\,
	datac => \u2|bcd4_ist|Add18~8_combout\,
	datad => \u2|bcd4_ist|addbcd4~16_combout\,
	combout => \u2|bcd4_ist|addbcd4~18_combout\);

-- Location: LCCOMB_X24_Y6_N12
\u2|bcd4_ist|addbcd4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~19_combout\ = (\u2|bcd4_ist|addbcd4~17_combout\ & (((\u2|bcd4_ist|addbcd4~18_combout\)))) # (!\u2|bcd4_ist|addbcd4~17_combout\ & (\u2|bcd4_ist|addbcd4~16_combout\ & (\u2|bcd4_ist|Add16~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|addbcd4~16_combout\,
	datab => \u2|bcd4_ist|addbcd4~17_combout\,
	datac => \u2|bcd4_ist|Add16~8_combout\,
	datad => \u2|bcd4_ist|addbcd4~18_combout\,
	combout => \u2|bcd4_ist|addbcd4~19_combout\);

-- Location: LCCOMB_X24_Y6_N30
\u2|bcd4_ist|addbcd4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~20_combout\ = (!\u2|bcd4_ist|Add15~10_combout\ & (!\u2|bcd4_ist|LessThan7~0_combout\ & (!\u2|bcd4_ist|LessThan6~0_combout\ & \u2|bcd4_ist|Add18~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add15~10_combout\,
	datab => \u2|bcd4_ist|LessThan7~0_combout\,
	datac => \u2|bcd4_ist|LessThan6~0_combout\,
	datad => \u2|bcd4_ist|Add18~6_combout\,
	combout => \u2|bcd4_ist|addbcd4~20_combout\);

-- Location: LCCOMB_X24_Y6_N16
\u2|bcd4_ist|addbcd4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~21_combout\ = (\u2|bcd4_ist|Add16~6_combout\ & ((\u2|bcd4_ist|Add15~10_combout\) # ((\u2|bcd4_ist|LessThan7~0_combout\) # (\u2|bcd4_ist|LessThan6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add15~10_combout\,
	datab => \u2|bcd4_ist|LessThan7~0_combout\,
	datac => \u2|bcd4_ist|LessThan6~0_combout\,
	datad => \u2|bcd4_ist|Add16~6_combout\,
	combout => \u2|bcd4_ist|addbcd4~21_combout\);

-- Location: LCCOMB_X24_Y6_N22
\u2|bcd4_ist|addbcd4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~22_combout\ = (\u2|bcd4_ist|addbcd4~16_combout\ & ((\u2|bcd4_ist|addbcd4~20_combout\) # (\u2|bcd4_ist|addbcd4~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|addbcd4~16_combout\,
	datac => \u2|bcd4_ist|addbcd4~20_combout\,
	datad => \u2|bcd4_ist|addbcd4~21_combout\,
	combout => \u2|bcd4_ist|addbcd4~22_combout\);

-- Location: LCCOMB_X23_Y10_N2
\u2|bcd4_ist|Add19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add19~0_combout\ = (\u2|bcd4_ist|rhexc\(13) & ((\u2|bcd4_ist|addbcd4~19_combout\) # ((\u2|bcd4_ist|rhexc\(12) & \u2|bcd4_ist|addbcd4~22_combout\)))) # (!\u2|bcd4_ist|rhexc\(13) & (\u2|bcd4_ist|rhexc\(12) & (\u2|bcd4_ist|addbcd4~19_combout\ & 
-- \u2|bcd4_ist|addbcd4~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexc\(13),
	datab => \u2|bcd4_ist|rhexc\(12),
	datac => \u2|bcd4_ist|addbcd4~19_combout\,
	datad => \u2|bcd4_ist|addbcd4~22_combout\,
	combout => \u2|bcd4_ist|Add19~0_combout\);

-- Location: LCCOMB_X22_Y7_N22
\u2|bcd4_ist|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|WideOr3~0_combout\ = (\u2|bcd4_ist|rhex[3][3]~q\ & (\u2|bcd4_ist|rhex[3][1]~q\ $ (((\u2|bcd4_ist|rhex[3][0]~q\) # (!\u2|bcd4_ist|rhex[3][2]~q\))))) # (!\u2|bcd4_ist|rhex[3][3]~q\ & ((\u2|bcd4_ist|rhex[3][2]~q\ & (!\u2|bcd4_ist|rhex[3][0]~q\ & 
-- !\u2|bcd4_ist|rhex[3][1]~q\)) # (!\u2|bcd4_ist|rhex[3][2]~q\ & (\u2|bcd4_ist|rhex[3][0]~q\ & \u2|bcd4_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhex[3][3]~q\,
	datab => \u2|bcd4_ist|rhex[3][2]~q\,
	datac => \u2|bcd4_ist|rhex[3][0]~q\,
	datad => \u2|bcd4_ist|rhex[3][1]~q\,
	combout => \u2|bcd4_ist|WideOr3~0_combout\);

-- Location: FF_X22_Y7_N23
\u2|bcd4_ist|rhexd[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rhexd\(13));

-- Location: LCCOMB_X25_Y6_N22
\u2|bcd4_ist|Add19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add19~2_combout\ = \u2|bcd4_ist|rhexc\(12) $ (((\u2|bcd4_ist|addbcd4~16_combout\ & ((\u2|bcd4_ist|addbcd4~21_combout\) # (\u2|bcd4_ist|addbcd4~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|addbcd4~16_combout\,
	datab => \u2|bcd4_ist|rhexc\(12),
	datac => \u2|bcd4_ist|addbcd4~21_combout\,
	datad => \u2|bcd4_ist|addbcd4~20_combout\,
	combout => \u2|bcd4_ist|Add19~2_combout\);

-- Location: LCCOMB_X23_Y10_N12
\u2|bcd4_ist|Add20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add20~0_combout\ = (\u2|bcd4_ist|rhexd\(12) & (\u2|bcd4_ist|Add19~2_combout\ $ (VCC))) # (!\u2|bcd4_ist|rhexd\(12) & (\u2|bcd4_ist|Add19~2_combout\ & VCC))
-- \u2|bcd4_ist|Add20~1\ = CARRY((\u2|bcd4_ist|rhexd\(12) & \u2|bcd4_ist|Add19~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexd\(12),
	datab => \u2|bcd4_ist|Add19~2_combout\,
	datad => VCC,
	combout => \u2|bcd4_ist|Add20~0_combout\,
	cout => \u2|bcd4_ist|Add20~1\);

-- Location: LCCOMB_X23_Y10_N16
\u2|bcd4_ist|Add20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add20~4_combout\ = ((\u2|bcd4_ist|rhexd\(2) $ (\u2|bcd4_ist|Add19~0_combout\ $ (!\u2|bcd4_ist|Add20~3\)))) # (GND)
-- \u2|bcd4_ist|Add20~5\ = CARRY((\u2|bcd4_ist|rhexd\(2) & ((\u2|bcd4_ist|Add19~0_combout\) # (!\u2|bcd4_ist|Add20~3\))) # (!\u2|bcd4_ist|rhexd\(2) & (\u2|bcd4_ist|Add19~0_combout\ & !\u2|bcd4_ist|Add20~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexd\(2),
	datab => \u2|bcd4_ist|Add19~0_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|Add20~3\,
	combout => \u2|bcd4_ist|Add20~4_combout\,
	cout => \u2|bcd4_ist|Add20~5\);

-- Location: LCCOMB_X23_Y10_N18
\u2|bcd4_ist|Add20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add20~6_combout\ = (\u2|bcd4_ist|rhexd\(15) & (!\u2|bcd4_ist|Add20~5\)) # (!\u2|bcd4_ist|rhexd\(15) & ((\u2|bcd4_ist|Add20~5\) # (GND)))
-- \u2|bcd4_ist|Add20~7\ = CARRY((!\u2|bcd4_ist|Add20~5\) # (!\u2|bcd4_ist|rhexd\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexd\(15),
	datad => VCC,
	cin => \u2|bcd4_ist|Add20~5\,
	combout => \u2|bcd4_ist|Add20~6_combout\,
	cout => \u2|bcd4_ist|Add20~7\);

-- Location: LCCOMB_X23_Y10_N20
\u2|bcd4_ist|Add20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|Add20~8_combout\ = !\u2|bcd4_ist|Add20~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd4_ist|Add20~7\,
	combout => \u2|bcd4_ist|Add20~8_combout\);

-- Location: LCCOMB_X23_Y10_N28
\u2|bcd4_ist|addbcd4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~23_combout\ = (\u2|bcd4_ist|Add20~8_combout\ & ((\u2|bcd4_ist|Add20~4_combout\) # (\u2|bcd4_ist|Add20~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|Add20~4_combout\,
	datac => \u2|bcd4_ist|Add20~8_combout\,
	datad => \u2|bcd4_ist|Add20~6_combout\,
	combout => \u2|bcd4_ist|addbcd4~23_combout\);

-- Location: LCCOMB_X23_Y10_N4
\u2|bcd4_ist|rese[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|rese[0]~4_combout\ = (\u2|bcd4_ist|addbcd4~24_combout\ & (\u2|bcd4_ist|rhexd\(13) $ (VCC))) # (!\u2|bcd4_ist|addbcd4~24_combout\ & (\u2|bcd4_ist|rhexd\(13) & VCC))
-- \u2|bcd4_ist|rese[0]~5\ = CARRY((\u2|bcd4_ist|addbcd4~24_combout\ & \u2|bcd4_ist|rhexd\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|addbcd4~24_combout\,
	datab => \u2|bcd4_ist|rhexd\(13),
	datad => VCC,
	combout => \u2|bcd4_ist|rese[0]~4_combout\,
	cout => \u2|bcd4_ist|rese[0]~5\);

-- Location: LCCOMB_X23_Y10_N6
\u2|bcd4_ist|rese[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|rese[1]~6_combout\ = (\u2|bcd4_ist|rhexd\(17) & ((\u2|bcd4_ist|addbcd4~23_combout\ & (\u2|bcd4_ist|rese[0]~5\ & VCC)) # (!\u2|bcd4_ist|addbcd4~23_combout\ & (!\u2|bcd4_ist|rese[0]~5\)))) # (!\u2|bcd4_ist|rhexd\(17) & 
-- ((\u2|bcd4_ist|addbcd4~23_combout\ & (!\u2|bcd4_ist|rese[0]~5\)) # (!\u2|bcd4_ist|addbcd4~23_combout\ & ((\u2|bcd4_ist|rese[0]~5\) # (GND)))))
-- \u2|bcd4_ist|rese[1]~7\ = CARRY((\u2|bcd4_ist|rhexd\(17) & (!\u2|bcd4_ist|addbcd4~23_combout\ & !\u2|bcd4_ist|rese[0]~5\)) # (!\u2|bcd4_ist|rhexd\(17) & ((!\u2|bcd4_ist|rese[0]~5\) # (!\u2|bcd4_ist|addbcd4~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|rhexd\(17),
	datab => \u2|bcd4_ist|addbcd4~23_combout\,
	datad => VCC,
	cin => \u2|bcd4_ist|rese[0]~5\,
	combout => \u2|bcd4_ist|rese[1]~6_combout\,
	cout => \u2|bcd4_ist|rese[1]~7\);

-- Location: FF_X23_Y10_N7
\u2|bcd4_ist|rese[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|rese[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rese\(1));

-- Location: LCCOMB_X24_Y10_N14
\u3|uart_ad[47][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[47][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[47][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd4_ist|rese\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[47][1]~combout\,
	datac => \u2|bcd4_ist|rese\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[47][1]~combout\);

-- Location: LCCOMB_X24_Y10_N26
\u3|txdata~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~188_combout\ = (\u3|k\(1) & ((\u3|k\(2) & (\u3|uart_ad[47][1]~combout\)) # (!\u3|k\(2) & ((\u3|k\(4)))))) # (!\u3|k\(1) & (\u3|k\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(1),
	datab => \u3|k\(2),
	datac => \u3|uart_ad[47][1]~combout\,
	datad => \u3|k\(4),
	combout => \u3|txdata~188_combout\);

-- Location: LCCOMB_X24_Y8_N24
\u3|txdata[2]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~136_combout\ = (\u3|k\(5) & (((\u3|k\(1)) # (!\u3|k\(2))) # (!\u3|k\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|k\(2),
	datac => \u3|k\(5),
	datad => \u3|k\(1),
	combout => \u3|txdata[2]~136_combout\);

-- Location: LCCOMB_X26_Y10_N0
\u2|bcd1_ist|addbcd4~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~41_combout\ = (\u2|bcd1_ist|addbcd4~7_combout\ & ((\u2|bcd1_ist|Add12~0_combout\))) # (!\u2|bcd1_ist|addbcd4~7_combout\ & (\u2|bcd1_ist|Add9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|addbcd4~7_combout\,
	datac => \u2|bcd1_ist|Add9~2_combout\,
	datad => \u2|bcd1_ist|Add12~0_combout\,
	combout => \u2|bcd1_ist|addbcd4~41_combout\);

-- Location: LCCOMB_X22_Y8_N12
\u2|bcd1_ist|addbcd4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~42_combout\ = (\u2|bcd1_ist|Add9~10_combout\ & (((\u2|bcd1_ist|Add10~0_combout\)))) # (!\u2|bcd1_ist|Add9~10_combout\ & ((\u2|bcd1_ist|LessThan3~0_combout\ & ((\u2|bcd1_ist|Add10~0_combout\))) # (!\u2|bcd1_ist|LessThan3~0_combout\ & 
-- (\u2|bcd1_ist|addbcd4~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add9~10_combout\,
	datab => \u2|bcd1_ist|LessThan3~0_combout\,
	datac => \u2|bcd1_ist|addbcd4~41_combout\,
	datad => \u2|bcd1_ist|Add10~0_combout\,
	combout => \u2|bcd1_ist|addbcd4~42_combout\);

-- Location: FF_X22_Y8_N13
\u2|bcd1_ist|resb[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|addbcd4~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|resb\(1));

-- Location: LCCOMB_X22_Y8_N4
\u3|uart_ad[9][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[9][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[9][1]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd1_ist|resb\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|resb\(1),
	datac => \u3|uart_ad[9][1]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[9][1]~combout\);

-- Location: LCCOMB_X24_Y8_N8
\u3|txdata~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~189_combout\ = (\u3|k\(4) & (\u3|k\(2) $ (((!\u3|k\(1)))))) # (!\u3|k\(4) & (!\u3|k\(2) & ((\u3|uart_ad[9][1]~combout\) # (\u3|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|k\(2),
	datac => \u3|uart_ad[9][1]~combout\,
	datad => \u3|k\(1),
	combout => \u3|txdata~189_combout\);

-- Location: LCCOMB_X23_Y8_N14
\u2|bcd5_ist|Add20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|Add20~8_combout\ = !\u2|bcd5_ist|Add20~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd5_ist|Add20~7\,
	combout => \u2|bcd5_ist|Add20~8_combout\);

-- Location: LCCOMB_X23_Y8_N16
\u2|bcd5_ist|addbcd4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~27_combout\ = (\u2|bcd5_ist|Add20~8_combout\ & ((\u2|bcd5_ist|Add20~4_combout\) # (\u2|bcd5_ist|Add20~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add20~4_combout\,
	datac => \u2|bcd5_ist|Add20~8_combout\,
	datad => \u2|bcd5_ist|Add20~6_combout\,
	combout => \u2|bcd5_ist|addbcd4~27_combout\);

-- Location: LCCOMB_X23_Y8_N20
\u2|bcd5_ist|rese[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|rese[0]~4_combout\ = (\u2|bcd5_ist|addbcd4~28_combout\ & (\u2|bcd5_ist|rhexd\(13) $ (VCC))) # (!\u2|bcd5_ist|addbcd4~28_combout\ & (\u2|bcd5_ist|rhexd\(13) & VCC))
-- \u2|bcd5_ist|rese[0]~5\ = CARRY((\u2|bcd5_ist|addbcd4~28_combout\ & \u2|bcd5_ist|rhexd\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|addbcd4~28_combout\,
	datab => \u2|bcd5_ist|rhexd\(13),
	datad => VCC,
	combout => \u2|bcd5_ist|rese[0]~4_combout\,
	cout => \u2|bcd5_ist|rese[0]~5\);

-- Location: LCCOMB_X23_Y8_N22
\u2|bcd5_ist|rese[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|rese[1]~6_combout\ = (\u2|bcd5_ist|rhexd\(17) & ((\u2|bcd5_ist|addbcd4~27_combout\ & (\u2|bcd5_ist|rese[0]~5\ & VCC)) # (!\u2|bcd5_ist|addbcd4~27_combout\ & (!\u2|bcd5_ist|rese[0]~5\)))) # (!\u2|bcd5_ist|rhexd\(17) & 
-- ((\u2|bcd5_ist|addbcd4~27_combout\ & (!\u2|bcd5_ist|rese[0]~5\)) # (!\u2|bcd5_ist|addbcd4~27_combout\ & ((\u2|bcd5_ist|rese[0]~5\) # (GND)))))
-- \u2|bcd5_ist|rese[1]~7\ = CARRY((\u2|bcd5_ist|rhexd\(17) & (!\u2|bcd5_ist|addbcd4~27_combout\ & !\u2|bcd5_ist|rese[0]~5\)) # (!\u2|bcd5_ist|rhexd\(17) & ((!\u2|bcd5_ist|rese[0]~5\) # (!\u2|bcd5_ist|addbcd4~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|rhexd\(17),
	datab => \u2|bcd5_ist|addbcd4~27_combout\,
	datad => VCC,
	cin => \u2|bcd5_ist|rese[0]~5\,
	combout => \u2|bcd5_ist|rese[1]~6_combout\,
	cout => \u2|bcd5_ist|rese[1]~7\);

-- Location: FF_X23_Y8_N23
\u2|bcd5_ist|rese[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|rese[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rese\(1));

-- Location: LCCOMB_X23_Y8_N2
\u3|uart_ad[61][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[61][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[61][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd5_ist|rese\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[61][1]~combout\,
	datac => \u2|bcd5_ist|rese\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[61][1]~combout\);

-- Location: LCCOMB_X24_Y8_N2
\u3|txdata~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~190_combout\ = (\u3|txdata[2]~134_combout\ & ((\u3|txdata[2]~136_combout\) # ((\u3|uart_ad[61][1]~combout\)))) # (!\u3|txdata[2]~134_combout\ & (!\u3|txdata[2]~136_combout\ & (\u3|txdata~189_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~134_combout\,
	datab => \u3|txdata[2]~136_combout\,
	datac => \u3|txdata~189_combout\,
	datad => \u3|uart_ad[61][1]~combout\,
	combout => \u3|txdata~190_combout\);

-- Location: LCCOMB_X24_Y8_N0
\u3|txdata~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~191_combout\ = (\u3|txdata[2]~136_combout\ & ((\u3|txdata~190_combout\ & (\u3|uart_ad[63][1]~combout\)) # (!\u3|txdata~190_combout\ & ((\u3|txdata~188_combout\))))) # (!\u3|txdata[2]~136_combout\ & (((\u3|txdata~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~136_combout\,
	datab => \u3|uart_ad[63][1]~combout\,
	datac => \u3|txdata~188_combout\,
	datad => \u3|txdata~190_combout\,
	combout => \u3|txdata~191_combout\);

-- Location: LCCOMB_X12_Y13_N30
\u3|uart_ad[107][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[107][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[107][1]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd8_ist|resb\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|resb\(1),
	datac => \u3|uart_ad[107][1]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[107][1]~combout\);

-- Location: LCCOMB_X24_Y9_N2
\u3|txdata[2]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~133_combout\ = (\u3|k\(6) & \u3|k\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(6),
	datad => \u3|k\(3),
	combout => \u3|txdata[2]~133_combout\);

-- Location: LCCOMB_X26_Y16_N2
\u2|Mult5|mult_core|romout[3][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[3][7]~combout\ = \u2|ch6_reg\(15) $ (\u2|ch6_reg\(13) $ (((\u2|ch6_reg\(12) & \u2|ch6_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(15),
	datab => \u2|ch6_reg\(13),
	datac => \u2|ch6_reg\(12),
	datad => \u2|ch6_reg\(14),
	combout => \u2|Mult5|mult_core|romout[3][7]~combout\);

-- Location: LCCOMB_X26_Y15_N6
\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u2|Mult5|mult_core|romout[2][11]~combout\ & ((\u2|Mult5|mult_core|romout[3][7]~combout\ & (\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u2|Mult5|mult_core|romout[3][7]~combout\ & (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u2|Mult5|mult_core|romout[2][11]~combout\ & ((\u2|Mult5|mult_core|romout[3][7]~combout\ & 
-- (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u2|Mult5|mult_core|romout[3][7]~combout\ & ((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u2|Mult5|mult_core|romout[2][11]~combout\ & (!\u2|Mult5|mult_core|romout[3][7]~combout\ & !\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u2|Mult5|mult_core|romout[2][11]~combout\ & ((!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u2|Mult5|mult_core|romout[3][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[2][11]~combout\,
	datab => \u2|Mult5|mult_core|romout[3][7]~combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X28_Y16_N28
\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- (\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- !\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datab => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: FF_X28_Y16_N29
\u2|ch6_data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_data_reg\(19));

-- Location: LCCOMB_X28_Y16_N6
\u2|ch6_vol~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_vol~11_combout\ = (!\u1|ad_reset~q\ & \u2|ch6_data_reg\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch6_data_reg\(19),
	combout => \u2|ch6_vol~11_combout\);

-- Location: FF_X28_Y16_N7
\u2|ch6_vol[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_vol~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_vol\(4));

-- Location: LCCOMB_X28_Y8_N28
\u2|bcd6_ist|rhex[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|rhex[1][0]~feeder_combout\ = \u2|ch6_vol\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch6_vol\(4),
	combout => \u2|bcd6_ist|rhex[1][0]~feeder_combout\);

-- Location: FF_X28_Y8_N29
\u2|bcd6_ist|rhex[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|rhex[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhex[1][0]~q\);

-- Location: LCCOMB_X26_Y16_N20
\u2|Mult5|mult_core|romout[3][9]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[3][9]~21_combout\ = (\u2|ch6_reg\(15) & ((\u2|ch6_reg\(13) & (!\u2|ch6_reg\(12) & \u2|ch6_reg\(14))) # (!\u2|ch6_reg\(13) & ((\u2|ch6_reg\(14)) # (!\u2|ch6_reg\(12)))))) # (!\u2|ch6_reg\(15) & (\u2|ch6_reg\(13) $ 
-- (((\u2|ch6_reg\(12) & !\u2|ch6_reg\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(15),
	datab => \u2|ch6_reg\(13),
	datac => \u2|ch6_reg\(12),
	datad => \u2|ch6_reg\(14),
	combout => \u2|Mult5|mult_core|romout[3][9]~21_combout\);

-- Location: LCCOMB_X25_Y15_N18
\u2|ch6_reg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_reg~10_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch6\(15) & ((\u2|Add5~18_combout\))) # (!\u1|ad_ch6\(15) & (\u1|ad_ch6\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch6\(15),
	datac => \u1|ad_ch6\(9),
	datad => \u2|Add5~18_combout\,
	combout => \u2|ch6_reg~10_combout\);

-- Location: FF_X25_Y15_N19
\u2|ch6_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_reg~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_reg\(9));

-- Location: LCCOMB_X26_Y16_N28
\u2|Mult5|mult_core|romout[2][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[2][12]~combout\ = (\u2|ch6_reg\(10) & ((\u2|ch6_reg\(11) & (\u2|ch6_reg\(9) & \u2|ch6_reg\(8))) # (!\u2|ch6_reg\(11) & ((\u2|ch6_reg\(9)) # (\u2|ch6_reg\(8)))))) # (!\u2|ch6_reg\(10) & (\u2|ch6_reg\(11) & (!\u2|ch6_reg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(10),
	datab => \u2|ch6_reg\(11),
	datac => \u2|ch6_reg\(9),
	datad => \u2|ch6_reg\(8),
	combout => \u2|Mult5|mult_core|romout[2][12]~combout\);

-- Location: LCCOMB_X26_Y15_N10
\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u2|Mult5|mult_core|romout[2][13]~22_combout\ & ((\u2|Mult5|mult_core|romout[3][9]~21_combout\ & (\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u2|Mult5|mult_core|romout[3][9]~21_combout\ & (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u2|Mult5|mult_core|romout[2][13]~22_combout\ & ((\u2|Mult5|mult_core|romout[3][9]~21_combout\ & 
-- (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u2|Mult5|mult_core|romout[3][9]~21_combout\ & ((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u2|Mult5|mult_core|romout[2][13]~22_combout\ & (!\u2|Mult5|mult_core|romout[3][9]~21_combout\ & !\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult5|mult_core|romout[2][13]~22_combout\ & ((!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u2|Mult5|mult_core|romout[3][9]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[2][13]~22_combout\,
	datab => \u2|Mult5|mult_core|romout[3][9]~21_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: FF_X24_Y15_N11
\u1|ad_ch6[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~9_combout\,
	sload => VCC,
	ena => \u1|ad_ch6[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch6\(5));

-- Location: LCCOMB_X23_Y15_N30
\u2|ch6_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_reg~7_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch6\(15) & (\u2|Add5~10_combout\)) # (!\u1|ad_ch6\(15) & ((\u1|ad_ch6\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch6\(15),
	datab => \u1|ad_reset~q\,
	datac => \u2|Add5~10_combout\,
	datad => \u1|ad_ch6\(5),
	combout => \u2|ch6_reg~7_combout\);

-- Location: FF_X23_Y15_N31
\u2|ch6_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_reg~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_reg\(5));

-- Location: LCCOMB_X23_Y16_N4
\u2|Mult5|mult_core|romout[1][15]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[1][15]~26_combout\ = \u2|ch6_reg\(5) $ (\u2|ch6_reg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch6_reg\(5),
	datad => \u2|ch6_reg\(4),
	combout => \u2|Mult5|mult_core|romout[1][15]~26_combout\);

-- Location: LCCOMB_X25_Y16_N0
\u2|Mult5|mult_core|romout[0][18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[0][18]~combout\ = (\u2|ch6_reg\(3) & (!\u2|ch6_reg\(2) & ((!\u2|ch6_reg\(0)) # (!\u2|ch6_reg\(1))))) # (!\u2|ch6_reg\(3) & (\u2|ch6_reg\(1) & ((\u2|ch6_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(3),
	datab => \u2|ch6_reg\(1),
	datac => \u2|ch6_reg\(0),
	datad => \u2|ch6_reg\(2),
	combout => \u2|Mult5|mult_core|romout[0][18]~combout\);

-- Location: LCCOMB_X25_Y16_N10
\u2|Mult5|mult_core|romout[0][17]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[0][17]~1_combout\ = \u2|ch6_reg\(3) $ (((\u2|ch6_reg\(1) & (\u2|ch6_reg\(0) & !\u2|ch6_reg\(2))) # (!\u2|ch6_reg\(1) & ((\u2|ch6_reg\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(3),
	datab => \u2|ch6_reg\(1),
	datac => \u2|ch6_reg\(0),
	datad => \u2|ch6_reg\(2),
	combout => \u2|Mult5|mult_core|romout[0][17]~1_combout\);

-- Location: LCCOMB_X24_Y16_N24
\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\u2|Mult5|mult_core|romout[1][16]~combout\ & (\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\u2|Mult5|mult_core|romout[1][16]~combout\ & 
-- (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u2|Mult5|mult_core|romout[1][16]~combout\ & !\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[1][16]~combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X28_Y15_N0
\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- (\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- !\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: FF_X28_Y15_N1
\u2|ch6_data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_data_reg\(21));

-- Location: LCCOMB_X31_Y8_N28
\u2|ch6_vol~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_vol~13_combout\ = (!\u1|ad_reset~q\ & \u2|ch6_data_reg\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch6_data_reg\(21),
	combout => \u2|ch6_vol~13_combout\);

-- Location: FF_X31_Y8_N29
\u2|ch6_vol[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_vol~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_vol\(6));

-- Location: FF_X28_Y8_N9
\u2|bcd6_ist|rhex[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch6_vol\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhex[1][2]~q\);

-- Location: LCCOMB_X23_Y16_N18
\u2|Mult5|mult_core|romout[1][18]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[1][18]~24_combout\ = (\u2|ch6_reg\(7) & (!\u2|ch6_reg\(6) & ((!\u2|ch6_reg\(4)) # (!\u2|ch6_reg\(5))))) # (!\u2|ch6_reg\(7) & (\u2|ch6_reg\(5) & ((\u2|ch6_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(5),
	datab => \u2|ch6_reg\(4),
	datac => \u2|ch6_reg\(7),
	datad => \u2|ch6_reg\(6),
	combout => \u2|Mult5|mult_core|romout[1][18]~24_combout\);

-- Location: LCCOMB_X28_Y15_N2
\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ (\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & ((\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datab => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: FF_X28_Y15_N3
\u2|ch6_data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_data_reg\(22));

-- Location: LCCOMB_X31_Y8_N14
\u2|ch6_vol~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_vol~14_combout\ = (!\u1|ad_reset~q\ & \u2|ch6_data_reg\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch6_data_reg\(22),
	combout => \u2|ch6_vol~14_combout\);

-- Location: FF_X31_Y8_N15
\u2|ch6_vol[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_vol~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_vol\(7));

-- Location: LCCOMB_X32_Y8_N16
\u2|bcd6_ist|rhex[1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|rhex[1][3]~feeder_combout\ = \u2|ch6_vol\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch6_vol\(7),
	combout => \u2|bcd6_ist|rhex[1][3]~feeder_combout\);

-- Location: FF_X32_Y8_N17
\u2|bcd6_ist|rhex[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|rhex[1][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhex[1][3]~q\);

-- Location: LCCOMB_X28_Y8_N12
\u2|bcd6_ist|WideOr27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr27~0_combout\ = (\u2|bcd6_ist|rhex[1][1]~q\ & ((\u2|bcd6_ist|rhex[1][0]~q\ & (!\u2|bcd6_ist|rhex[1][2]~q\ & \u2|bcd6_ist|rhex[1][3]~q\)) # (!\u2|bcd6_ist|rhex[1][0]~q\ & ((\u2|bcd6_ist|rhex[1][3]~q\) # (!\u2|bcd6_ist|rhex[1][2]~q\))))) 
-- # (!\u2|bcd6_ist|rhex[1][1]~q\ & (!\u2|bcd6_ist|rhex[1][0]~q\ & (\u2|bcd6_ist|rhex[1][2]~q\ $ (\u2|bcd6_ist|rhex[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[1][1]~q\,
	datab => \u2|bcd6_ist|rhex[1][0]~q\,
	datac => \u2|bcd6_ist|rhex[1][2]~q\,
	datad => \u2|bcd6_ist|rhex[1][3]~q\,
	combout => \u2|bcd6_ist|WideOr27~0_combout\);

-- Location: FF_X28_Y8_N13
\u2|bcd6_ist|rhexb[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|WideOr27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexb\(5));

-- Location: LCCOMB_X31_Y8_N30
\u2|bcd6_ist|WideOr30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr30~0_combout\ = (\u2|bcd6_ist|rhex[1][2]~q\ & (!\u2|bcd6_ist|rhex[1][0]~q\ & ((\u2|bcd6_ist|rhex[1][1]~q\) # (!\u2|bcd6_ist|rhex[1][3]~q\)))) # (!\u2|bcd6_ist|rhex[1][2]~q\ & (\u2|bcd6_ist|rhex[1][0]~q\ & ((\u2|bcd6_ist|rhex[1][3]~q\) # 
-- (!\u2|bcd6_ist|rhex[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[1][1]~q\,
	datab => \u2|bcd6_ist|rhex[1][2]~q\,
	datac => \u2|bcd6_ist|rhex[1][0]~q\,
	datad => \u2|bcd6_ist|rhex[1][3]~q\,
	combout => \u2|bcd6_ist|WideOr30~0_combout\);

-- Location: FF_X30_Y10_N15
\u2|bcd6_ist|rhexb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd6_ist|WideOr30~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexb\(2));

-- Location: LCCOMB_X31_Y8_N10
\u2|bcd6_ist|WideOr28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr28~0_combout\ = (\u2|bcd6_ist|rhex[1][1]~q\ & (\u2|bcd6_ist|rhex[1][3]~q\ $ (((\u2|bcd6_ist|rhex[1][2]~q\) # (!\u2|bcd6_ist|rhex[1][0]~q\))))) # (!\u2|bcd6_ist|rhex[1][1]~q\ & ((\u2|bcd6_ist|rhex[1][2]~q\ & (!\u2|bcd6_ist|rhex[1][0]~q\ 
-- & \u2|bcd6_ist|rhex[1][3]~q\)) # (!\u2|bcd6_ist|rhex[1][2]~q\ & (\u2|bcd6_ist|rhex[1][0]~q\ & !\u2|bcd6_ist|rhex[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[1][1]~q\,
	datab => \u2|bcd6_ist|rhex[1][2]~q\,
	datac => \u2|bcd6_ist|rhex[1][0]~q\,
	datad => \u2|bcd6_ist|rhex[1][3]~q\,
	combout => \u2|bcd6_ist|WideOr28~0_combout\);

-- Location: FF_X30_Y10_N13
\u2|bcd6_ist|rhexb[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd6_ist|WideOr28~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexb\(4));

-- Location: LCCOMB_X30_Y10_N14
\u2|bcd6_ist|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add1~2_combout\ = (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & ((\u2|bcd6_ist|rhexb\(2) & (\u2|bcd6_ist|Add1~1\ & VCC)) # (!\u2|bcd6_ist|rhexb\(2) & (!\u2|bcd6_ist|Add1~1\)))) # 
-- (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & ((\u2|bcd6_ist|rhexb\(2) & (!\u2|bcd6_ist|Add1~1\)) # (!\u2|bcd6_ist|rhexb\(2) & ((\u2|bcd6_ist|Add1~1\) # (GND)))))
-- \u2|bcd6_ist|Add1~3\ = CARRY((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & (!\u2|bcd6_ist|rhexb\(2) & !\u2|bcd6_ist|Add1~1\)) # (!\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & ((!\u2|bcd6_ist|Add1~1\) # 
-- (!\u2|bcd6_ist|rhexb\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a10\,
	datab => \u2|bcd6_ist|rhexb\(2),
	datad => VCC,
	cin => \u2|bcd6_ist|Add1~1\,
	combout => \u2|bcd6_ist|Add1~2_combout\,
	cout => \u2|bcd6_ist|Add1~3\);

-- Location: LCCOMB_X24_Y15_N30
\u2|Add5~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add5~30_combout\ = \u1|ad_ch6\(15) $ (!\u2|Add5~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch6\(15),
	cin => \u2|Add5~29\,
	combout => \u2|Add5~30_combout\);

-- Location: LCCOMB_X25_Y15_N20
\u2|ch6_reg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_reg~15_combout\ = (!\u1|ad_reset~q\ & (\u1|ad_ch6\(15) & \u2|Add5~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datab => \u1|ad_ch6\(15),
	datad => \u2|Add5~30_combout\,
	combout => \u2|ch6_reg~15_combout\);

-- Location: FF_X25_Y15_N21
\u2|ch6_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_reg~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_reg\(15));

-- Location: LCCOMB_X26_Y16_N0
\u2|Mult5|mult_core|romout[3][13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[3][13]~18_combout\ = (\u2|ch6_reg\(15) & ((\u2|ch6_reg\(14)) # (\u2|ch6_reg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(14),
	datac => \u2|ch6_reg\(13),
	datad => \u2|ch6_reg\(15),
	combout => \u2|Mult5|mult_core|romout[3][13]~18_combout\);

-- Location: LCCOMB_X26_Y16_N6
\u2|Mult5|mult_core|romout[3][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[3][12]~combout\ = (\u2|ch6_reg\(15) & ((\u2|ch6_reg\(13) & (\u2|ch6_reg\(12) & \u2|ch6_reg\(14))) # (!\u2|ch6_reg\(13) & ((!\u2|ch6_reg\(14)))))) # (!\u2|ch6_reg\(15) & (\u2|ch6_reg\(14) & ((\u2|ch6_reg\(13)) # 
-- (\u2|ch6_reg\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(15),
	datab => \u2|ch6_reg\(13),
	datac => \u2|ch6_reg\(12),
	datad => \u2|ch6_reg\(14),
	combout => \u2|Mult5|mult_core|romout[3][12]~combout\);

-- Location: LCCOMB_X26_Y16_N24
\u2|Mult5|mult_core|romout[2][15]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[2][15]~20_combout\ = \u2|ch6_reg\(9) $ (\u2|ch6_reg\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch6_reg\(9),
	datad => \u2|ch6_reg\(8),
	combout => \u2|Mult5|mult_core|romout[2][15]~20_combout\);

-- Location: LCCOMB_X26_Y15_N14
\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u2|Mult5|mult_core|romout[3][11]~combout\ & ((\u2|Mult5|mult_core|romout[2][15]~20_combout\ & (\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u2|Mult5|mult_core|romout[2][15]~20_combout\ & (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u2|Mult5|mult_core|romout[3][11]~combout\ & ((\u2|Mult5|mult_core|romout[2][15]~20_combout\ & 
-- (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u2|Mult5|mult_core|romout[2][15]~20_combout\ & ((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u2|Mult5|mult_core|romout[3][11]~combout\ & (!\u2|Mult5|mult_core|romout[2][15]~20_combout\ & !\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult5|mult_core|romout[3][11]~combout\ & ((!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u2|Mult5|mult_core|romout[2][15]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[3][11]~combout\,
	datab => \u2|Mult5|mult_core|romout[2][15]~20_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X26_Y15_N18
\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u2|Mult5|mult_core|romout[2][17]~combout\ & ((\u2|Mult5|mult_core|romout[3][13]~18_combout\ & (\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u2|Mult5|mult_core|romout[3][13]~18_combout\ & (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~17\)))) # (!\u2|Mult5|mult_core|romout[2][17]~combout\ & ((\u2|Mult5|mult_core|romout[3][13]~18_combout\ & 
-- (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u2|Mult5|mult_core|romout[3][13]~18_combout\ & ((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u2|Mult5|mult_core|romout[2][17]~combout\ & (!\u2|Mult5|mult_core|romout[3][13]~18_combout\ & !\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult5|mult_core|romout[2][17]~combout\ & ((!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u2|Mult5|mult_core|romout[3][13]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[2][17]~combout\,
	datab => \u2|Mult5|mult_core|romout[3][13]~18_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X28_Y15_N4
\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & 
-- (\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & 
-- !\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datab => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X28_Y15_N6
\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = (\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & !\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X28_Y15_N8
\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: FF_X28_Y15_N9
\u2|ch6_data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_data_reg\(25));

-- Location: LCCOMB_X29_Y7_N24
\u2|ch6_vol~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_vol~15_combout\ = (!\u1|ad_reset~q\ & \u2|ch6_data_reg\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch6_data_reg\(25),
	combout => \u2|ch6_vol~15_combout\);

-- Location: FF_X29_Y7_N25
\u2|ch6_vol[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_vol~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_vol\(10));

-- Location: LCCOMB_X30_Y7_N24
\u2|bcd6_ist|rhex[2][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|rhex[2][2]~feeder_combout\ = \u2|ch6_vol\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch6_vol\(10),
	combout => \u2|bcd6_ist|rhex[2][2]~feeder_combout\);

-- Location: FF_X30_Y7_N25
\u2|bcd6_ist|rhex[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|rhex[2][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhex[2][2]~q\);

-- Location: FF_X28_Y15_N7
\u2|ch6_data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_data_reg\(24));

-- Location: LCCOMB_X28_Y15_N28
\u2|ch6_vol~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_vol~9_combout\ = (!\u1|ad_reset~q\ & \u2|ch6_data_reg\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch6_data_reg\(24),
	combout => \u2|ch6_vol~9_combout\);

-- Location: FF_X28_Y15_N29
\u2|ch6_vol[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_vol~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_vol\(9));

-- Location: LCCOMB_X28_Y15_N24
\u2|bcd6_ist|rhex[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|rhex[2][1]~feeder_combout\ = \u2|ch6_vol\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch6_vol\(9),
	combout => \u2|bcd6_ist|rhex[2][1]~feeder_combout\);

-- Location: FF_X28_Y15_N25
\u2|bcd6_ist|rhex[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|rhex[2][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhex[2][1]~q\);

-- Location: FF_X28_Y15_N5
\u2|ch6_data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_data_reg\(23));

-- Location: LCCOMB_X29_Y7_N10
\u2|ch6_vol~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_vol~10_combout\ = (\u2|ch6_data_reg\(23) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch6_data_reg\(23),
	datac => \u1|ad_reset~q\,
	combout => \u2|ch6_vol~10_combout\);

-- Location: FF_X29_Y7_N11
\u2|ch6_vol[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_vol~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_vol\(8));

-- Location: LCCOMB_X29_Y7_N14
\u2|bcd6_ist|rhex[2][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|rhex[2][0]~feeder_combout\ = \u2|ch6_vol\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch6_vol\(8),
	combout => \u2|bcd6_ist|rhex[2][0]~feeder_combout\);

-- Location: FF_X29_Y7_N15
\u2|bcd6_ist|rhex[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|rhex[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhex[2][0]~q\);

-- Location: LCCOMB_X30_Y7_N2
\u2|bcd6_ist|WideOr20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr20~0_combout\ = (\u2|bcd6_ist|rhex[2][3]~q\ & ((\u2|bcd6_ist|rhex[2][2]~q\ & (!\u2|bcd6_ist|rhex[2][1]~q\ & !\u2|bcd6_ist|rhex[2][0]~q\)) # (!\u2|bcd6_ist|rhex[2][2]~q\ & (\u2|bcd6_ist|rhex[2][1]~q\ & \u2|bcd6_ist|rhex[2][0]~q\)))) # 
-- (!\u2|bcd6_ist|rhex[2][3]~q\ & (\u2|bcd6_ist|rhex[2][1]~q\ $ (((!\u2|bcd6_ist|rhex[2][2]~q\ & \u2|bcd6_ist|rhex[2][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[2][3]~q\,
	datab => \u2|bcd6_ist|rhex[2][2]~q\,
	datac => \u2|bcd6_ist|rhex[2][1]~q\,
	datad => \u2|bcd6_ist|rhex[2][0]~q\,
	combout => \u2|bcd6_ist|WideOr20~0_combout\);

-- Location: FF_X30_Y10_N1
\u2|bcd6_ist|rhexc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd6_ist|WideOr20~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexc\(4));

-- Location: LCCOMB_X30_Y10_N2
\u2|bcd6_ist|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add2~2_combout\ = (\u2|bcd6_ist|rhexc\(2) & ((\u2|bcd6_ist|Add1~2_combout\ & (\u2|bcd6_ist|Add2~1\ & VCC)) # (!\u2|bcd6_ist|Add1~2_combout\ & (!\u2|bcd6_ist|Add2~1\)))) # (!\u2|bcd6_ist|rhexc\(2) & ((\u2|bcd6_ist|Add1~2_combout\ & 
-- (!\u2|bcd6_ist|Add2~1\)) # (!\u2|bcd6_ist|Add1~2_combout\ & ((\u2|bcd6_ist|Add2~1\) # (GND)))))
-- \u2|bcd6_ist|Add2~3\ = CARRY((\u2|bcd6_ist|rhexc\(2) & (!\u2|bcd6_ist|Add1~2_combout\ & !\u2|bcd6_ist|Add2~1\)) # (!\u2|bcd6_ist|rhexc\(2) & ((!\u2|bcd6_ist|Add2~1\) # (!\u2|bcd6_ist|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhexc\(2),
	datab => \u2|bcd6_ist|Add1~2_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add2~1\,
	combout => \u2|bcd6_ist|Add2~2_combout\,
	cout => \u2|bcd6_ist|Add2~3\);

-- Location: LCCOMB_X26_Y16_N12
\u2|Mult5|mult_core|romout[2][19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[2][19]~combout\ = (\u2|ch6_reg\(11) & ((\u2|ch6_reg\(10)) # ((\u2|ch6_reg\(9) & \u2|ch6_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(10),
	datab => \u2|ch6_reg\(11),
	datac => \u2|ch6_reg\(9),
	datad => \u2|ch6_reg\(8),
	combout => \u2|Mult5|mult_core|romout[2][19]~combout\);

-- Location: LCCOMB_X26_Y16_N14
\u2|Mult5|mult_core|romout[2][18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[2][18]~combout\ = (\u2|ch6_reg\(10) & (!\u2|ch6_reg\(11) & (\u2|ch6_reg\(9)))) # (!\u2|ch6_reg\(10) & (\u2|ch6_reg\(11) & ((!\u2|ch6_reg\(8)) # (!\u2|ch6_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(10),
	datab => \u2|ch6_reg\(11),
	datac => \u2|ch6_reg\(9),
	datad => \u2|ch6_reg\(8),
	combout => \u2|Mult5|mult_core|romout[2][18]~combout\);

-- Location: LCCOMB_X26_Y15_N24
\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = (\u2|Mult5|mult_core|romout[3][16]~16_combout\ & (\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~23\ $ (GND))) # (!\u2|Mult5|mult_core|romout[3][16]~16_combout\ & 
-- (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~25\ = CARRY((\u2|Mult5|mult_core|romout[3][16]~16_combout\ & !\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|romout[3][16]~16_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~25\);

-- Location: LCCOMB_X28_Y15_N12
\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X28_Y15_N14
\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = (\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ $ (GND))) # 
-- (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ & VCC))
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ = CARRY((\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & !\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X28_Y15_N16
\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ = (\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & (!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # 
-- (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (GND)))
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ = CARRY((!\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\,
	combout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\);

-- Location: FF_X28_Y15_N17
\u2|ch6_data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_data_reg\(29));

-- Location: LCCOMB_X28_Y7_N0
\u2|ch6_vol~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_vol~5_combout\ = (!\u1|ad_reset~q\ & \u2|ch6_data_reg\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch6_data_reg\(29),
	combout => \u2|ch6_vol~5_combout\);

-- Location: FF_X28_Y7_N1
\u2|ch6_vol[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_vol~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_vol\(14));

-- Location: LCCOMB_X28_Y7_N24
\u2|bcd6_ist|rhex[3][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|rhex[3][2]~feeder_combout\ = \u2|ch6_vol\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch6_vol\(14),
	combout => \u2|bcd6_ist|rhex[3][2]~feeder_combout\);

-- Location: FF_X28_Y7_N25
\u2|bcd6_ist|rhex[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|rhex[3][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhex[3][2]~q\);

-- Location: FF_X28_Y15_N15
\u2|ch6_data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_data_reg\(28));

-- Location: LCCOMB_X28_Y7_N30
\u2|ch6_vol~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_vol~4_combout\ = (!\u1|ad_reset~q\ & \u2|ch6_data_reg\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch6_data_reg\(28),
	combout => \u2|ch6_vol~4_combout\);

-- Location: FF_X28_Y7_N31
\u2|ch6_vol[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_vol~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_vol\(13));

-- Location: FF_X28_Y7_N7
\u2|bcd6_ist|rhex[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch6_vol\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhex[3][1]~q\);

-- Location: LCCOMB_X26_Y16_N10
\u2|Mult5|mult_core|romout[3][18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|romout[3][18]~combout\ = (\u2|ch6_reg\(15) & (!\u2|ch6_reg\(14) & ((!\u2|ch6_reg\(12)) # (!\u2|ch6_reg\(13))))) # (!\u2|ch6_reg\(15) & (\u2|ch6_reg\(13) & ((\u2|ch6_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch6_reg\(15),
	datab => \u2|ch6_reg\(13),
	datac => \u2|ch6_reg\(12),
	datad => \u2|ch6_reg\(14),
	combout => \u2|Mult5|mult_core|romout[3][18]~combout\);

-- Location: LCCOMB_X26_Y15_N28
\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ = \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~27\ $ (!\u2|Mult5|mult_core|romout[3][18]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Mult5|mult_core|romout[3][18]~combout\,
	cin => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~27\,
	combout => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X28_Y15_N18
\u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ = \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ $ (!\u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Mult5|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\,
	cin => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\,
	combout => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\);

-- Location: FF_X28_Y15_N19
\u2|ch6_data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_data_reg\(30));

-- Location: LCCOMB_X28_Y7_N14
\u2|ch6_vol~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_vol~6_combout\ = (!\u1|ad_reset~q\ & \u2|ch6_data_reg\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch6_data_reg\(30),
	combout => \u2|ch6_vol~6_combout\);

-- Location: FF_X28_Y7_N15
\u2|ch6_vol[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_vol~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_vol\(15));

-- Location: FF_X28_Y7_N19
\u2|bcd6_ist|rhex[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch6_vol\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhex[3][3]~q\);

-- Location: LCCOMB_X29_Y7_N20
\u2|bcd6_ist|WideOr11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr11~0_combout\ = (\u2|bcd6_ist|rhex[3][1]~q\ & (\u2|bcd6_ist|rhex[3][3]~q\ $ (((\u2|bcd6_ist|rhex[3][2]~q\) # (!\u2|bcd6_ist|rhex[3][0]~q\))))) # (!\u2|bcd6_ist|rhex[3][1]~q\ & ((\u2|bcd6_ist|rhex[3][0]~q\ & (!\u2|bcd6_ist|rhex[3][2]~q\ 
-- & !\u2|bcd6_ist|rhex[3][3]~q\)) # (!\u2|bcd6_ist|rhex[3][0]~q\ & (\u2|bcd6_ist|rhex[3][2]~q\ & \u2|bcd6_ist|rhex[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[3][0]~q\,
	datab => \u2|bcd6_ist|rhex[3][2]~q\,
	datac => \u2|bcd6_ist|rhex[3][1]~q\,
	datad => \u2|bcd6_ist|rhex[3][3]~q\,
	combout => \u2|bcd6_ist|WideOr11~0_combout\);

-- Location: FF_X30_Y10_N9
\u2|bcd6_ist|rhexd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd6_ist|WideOr11~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexd\(4));

-- Location: LCCOMB_X30_Y10_N22
\u2|bcd6_ist|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add3~0_combout\ = (\u2|bcd6_ist|Add2~0_combout\ & (\u2|bcd6_ist|rhexd\(4) $ (VCC))) # (!\u2|bcd6_ist|Add2~0_combout\ & (\u2|bcd6_ist|rhexd\(4) & VCC))
-- \u2|bcd6_ist|Add3~1\ = CARRY((\u2|bcd6_ist|Add2~0_combout\ & \u2|bcd6_ist|rhexd\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add2~0_combout\,
	datab => \u2|bcd6_ist|rhexd\(4),
	datad => VCC,
	combout => \u2|bcd6_ist|Add3~0_combout\,
	cout => \u2|bcd6_ist|Add3~1\);

-- Location: LCCOMB_X30_Y10_N24
\u2|bcd6_ist|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add3~2_combout\ = (\u2|bcd6_ist|rhexd\(2) & ((\u2|bcd6_ist|Add2~2_combout\ & (\u2|bcd6_ist|Add3~1\ & VCC)) # (!\u2|bcd6_ist|Add2~2_combout\ & (!\u2|bcd6_ist|Add3~1\)))) # (!\u2|bcd6_ist|rhexd\(2) & ((\u2|bcd6_ist|Add2~2_combout\ & 
-- (!\u2|bcd6_ist|Add3~1\)) # (!\u2|bcd6_ist|Add2~2_combout\ & ((\u2|bcd6_ist|Add3~1\) # (GND)))))
-- \u2|bcd6_ist|Add3~3\ = CARRY((\u2|bcd6_ist|rhexd\(2) & (!\u2|bcd6_ist|Add2~2_combout\ & !\u2|bcd6_ist|Add3~1\)) # (!\u2|bcd6_ist|rhexd\(2) & ((!\u2|bcd6_ist|Add3~1\) # (!\u2|bcd6_ist|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhexd\(2),
	datab => \u2|bcd6_ist|Add2~2_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add3~1\,
	combout => \u2|bcd6_ist|Add3~2_combout\,
	cout => \u2|bcd6_ist|Add3~3\);

-- Location: LCCOMB_X30_Y10_N16
\u2|bcd6_ist|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add1~4_combout\ = ((\u2|bcd6_ist|rhexb\(3) $ (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a9\ $ (!\u2|bcd6_ist|Add1~3\)))) # (GND)
-- \u2|bcd6_ist|Add1~5\ = CARRY((\u2|bcd6_ist|rhexb\(3) & ((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a9\) # (!\u2|bcd6_ist|Add1~3\))) # (!\u2|bcd6_ist|rhexb\(3) & (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & 
-- !\u2|bcd6_ist|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhexb\(3),
	datab => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a9\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add1~3\,
	combout => \u2|bcd6_ist|Add1~4_combout\,
	cout => \u2|bcd6_ist|Add1~5\);

-- Location: LCCOMB_X30_Y10_N18
\u2|bcd6_ist|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add1~6_combout\ = \u2|bcd6_ist|Add1~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd6_ist|Add1~5\,
	combout => \u2|bcd6_ist|Add1~6_combout\);

-- Location: LCCOMB_X30_Y10_N4
\u2|bcd6_ist|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add2~4_combout\ = ((\u2|bcd6_ist|rhexc\(3) $ (\u2|bcd6_ist|Add1~4_combout\ $ (!\u2|bcd6_ist|Add2~3\)))) # (GND)
-- \u2|bcd6_ist|Add2~5\ = CARRY((\u2|bcd6_ist|rhexc\(3) & ((\u2|bcd6_ist|Add1~4_combout\) # (!\u2|bcd6_ist|Add2~3\))) # (!\u2|bcd6_ist|rhexc\(3) & (\u2|bcd6_ist|Add1~4_combout\ & !\u2|bcd6_ist|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhexc\(3),
	datab => \u2|bcd6_ist|Add1~4_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add2~3\,
	combout => \u2|bcd6_ist|Add2~4_combout\,
	cout => \u2|bcd6_ist|Add2~5\);

-- Location: LCCOMB_X30_Y10_N8
\u2|bcd6_ist|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add2~8_combout\ = !\u2|bcd6_ist|Add2~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd6_ist|Add2~7\,
	combout => \u2|bcd6_ist|Add2~8_combout\);

-- Location: LCCOMB_X30_Y10_N26
\u2|bcd6_ist|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add3~4_combout\ = ((\u2|bcd6_ist|rhexd\(3) $ (\u2|bcd6_ist|Add2~4_combout\ $ (!\u2|bcd6_ist|Add3~3\)))) # (GND)
-- \u2|bcd6_ist|Add3~5\ = CARRY((\u2|bcd6_ist|rhexd\(3) & ((\u2|bcd6_ist|Add2~4_combout\) # (!\u2|bcd6_ist|Add3~3\))) # (!\u2|bcd6_ist|rhexd\(3) & (\u2|bcd6_ist|Add2~4_combout\ & !\u2|bcd6_ist|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhexd\(3),
	datab => \u2|bcd6_ist|Add2~4_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add3~3\,
	combout => \u2|bcd6_ist|Add3~4_combout\,
	cout => \u2|bcd6_ist|Add3~5\);

-- Location: LCCOMB_X30_Y10_N28
\u2|bcd6_ist|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add3~6_combout\ = (\u2|bcd6_ist|Add2~6_combout\ & (!\u2|bcd6_ist|Add3~5\)) # (!\u2|bcd6_ist|Add2~6_combout\ & ((\u2|bcd6_ist|Add3~5\) # (GND)))
-- \u2|bcd6_ist|Add3~7\ = CARRY((!\u2|bcd6_ist|Add3~5\) # (!\u2|bcd6_ist|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add2~6_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add3~5\,
	combout => \u2|bcd6_ist|Add3~6_combout\,
	cout => \u2|bcd6_ist|Add3~7\);

-- Location: LCCOMB_X30_Y10_N30
\u2|bcd6_ist|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add3~8_combout\ = \u2|bcd6_ist|Add3~7\ $ (!\u2|bcd6_ist|Add2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd6_ist|Add2~8_combout\,
	cin => \u2|bcd6_ist|Add3~7\,
	combout => \u2|bcd6_ist|Add3~8_combout\);

-- Location: LCCOMB_X30_Y10_N20
\u2|bcd6_ist|addbcd4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~5_combout\ = (\u2|bcd6_ist|Add3~8_combout\) # ((\u2|bcd6_ist|Add3~6_combout\ & ((\u2|bcd6_ist|Add3~4_combout\) # (\u2|bcd6_ist|Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add3~4_combout\,
	datab => \u2|bcd6_ist|Add3~2_combout\,
	datac => \u2|bcd6_ist|Add3~8_combout\,
	datad => \u2|bcd6_ist|Add3~6_combout\,
	combout => \u2|bcd6_ist|addbcd4~5_combout\);

-- Location: LCCOMB_X31_Y10_N8
\u2|bcd6_ist|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|LessThan0~0_combout\ = (\u2|bcd6_ist|Add3~2_combout\ & (\u2|bcd6_ist|Add3~0_combout\ & (\u2|bcd6_ist|Add3~4_combout\ & \u2|bcd6_ist|Add3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add3~2_combout\,
	datab => \u2|bcd6_ist|Add3~0_combout\,
	datac => \u2|bcd6_ist|Add3~4_combout\,
	datad => \u2|bcd6_ist|Add3~6_combout\,
	combout => \u2|bcd6_ist|LessThan0~0_combout\);

-- Location: LCCOMB_X30_Y10_N10
\u2|bcd6_ist|addbcd4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~0_combout\ = (\u2|bcd6_ist|Add3~4_combout\ & (!\u2|bcd6_ist|Add3~6_combout\ & ((\u2|bcd6_ist|Add3~0_combout\) # (\u2|bcd6_ist|Add3~2_combout\)))) # (!\u2|bcd6_ist|Add3~4_combout\ & (((!\u2|bcd6_ist|Add3~2_combout\ & 
-- \u2|bcd6_ist|Add3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add3~0_combout\,
	datab => \u2|bcd6_ist|Add3~2_combout\,
	datac => \u2|bcd6_ist|Add3~4_combout\,
	datad => \u2|bcd6_ist|Add3~6_combout\,
	combout => \u2|bcd6_ist|addbcd4~0_combout\);

-- Location: LCCOMB_X31_Y10_N14
\u2|bcd6_ist|addbcd4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~1_combout\ = (\u2|bcd6_ist|Add3~8_combout\) # ((\u2|bcd6_ist|LessThan0~0_combout\) # (\u2|bcd6_ist|addbcd4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add3~8_combout\,
	datac => \u2|bcd6_ist|LessThan0~0_combout\,
	datad => \u2|bcd6_ist|addbcd4~0_combout\,
	combout => \u2|bcd6_ist|addbcd4~1_combout\);

-- Location: LCCOMB_X30_Y8_N14
\u2|bcd6_ist|addbcd4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~6_combout\ = (\u2|bcd6_ist|addbcd4~1_combout\ & ((\u2|bcd6_ist|addbcd4~5_combout\ & (\u2|bcd6_ist|Add4~6_combout\)) # (!\u2|bcd6_ist|addbcd4~5_combout\ & ((\u2|bcd6_ist|Add6~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add4~6_combout\,
	datab => \u2|bcd6_ist|addbcd4~5_combout\,
	datac => \u2|bcd6_ist|Add6~6_combout\,
	datad => \u2|bcd6_ist|addbcd4~1_combout\,
	combout => \u2|bcd6_ist|addbcd4~6_combout\);

-- Location: LCCOMB_X30_Y8_N2
\u2|bcd6_ist|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add7~0_combout\ = (\u2|bcd6_ist|rhexb\(4) & (\u2|bcd6_ist|addbcd4~6_combout\ $ (VCC))) # (!\u2|bcd6_ist|rhexb\(4) & (\u2|bcd6_ist|addbcd4~6_combout\ & VCC))
-- \u2|bcd6_ist|Add7~1\ = CARRY((\u2|bcd6_ist|rhexb\(4) & \u2|bcd6_ist|addbcd4~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhexb\(4),
	datab => \u2|bcd6_ist|addbcd4~6_combout\,
	datad => VCC,
	combout => \u2|bcd6_ist|Add7~0_combout\,
	cout => \u2|bcd6_ist|Add7~1\);

-- Location: LCCOMB_X30_Y8_N4
\u2|bcd6_ist|Add7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add7~2_combout\ = (\u2|bcd6_ist|addbcd4~4_combout\ & ((\u2|bcd6_ist|rhexb\(5) & (\u2|bcd6_ist|Add7~1\ & VCC)) # (!\u2|bcd6_ist|rhexb\(5) & (!\u2|bcd6_ist|Add7~1\)))) # (!\u2|bcd6_ist|addbcd4~4_combout\ & ((\u2|bcd6_ist|rhexb\(5) & 
-- (!\u2|bcd6_ist|Add7~1\)) # (!\u2|bcd6_ist|rhexb\(5) & ((\u2|bcd6_ist|Add7~1\) # (GND)))))
-- \u2|bcd6_ist|Add7~3\ = CARRY((\u2|bcd6_ist|addbcd4~4_combout\ & (!\u2|bcd6_ist|rhexb\(5) & !\u2|bcd6_ist|Add7~1\)) # (!\u2|bcd6_ist|addbcd4~4_combout\ & ((!\u2|bcd6_ist|Add7~1\) # (!\u2|bcd6_ist|rhexb\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|addbcd4~4_combout\,
	datab => \u2|bcd6_ist|rhexb\(5),
	datad => VCC,
	cin => \u2|bcd6_ist|Add7~1\,
	combout => \u2|bcd6_ist|Add7~2_combout\,
	cout => \u2|bcd6_ist|Add7~3\);

-- Location: LCCOMB_X30_Y8_N18
\u2|bcd6_ist|Add9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add9~0_combout\ = (\u2|bcd6_ist|Add8~0_combout\ & (\u2|bcd6_ist|Add7~0_combout\ $ (VCC))) # (!\u2|bcd6_ist|Add8~0_combout\ & (\u2|bcd6_ist|Add7~0_combout\ & VCC))
-- \u2|bcd6_ist|Add9~1\ = CARRY((\u2|bcd6_ist|Add8~0_combout\ & \u2|bcd6_ist|Add7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add8~0_combout\,
	datab => \u2|bcd6_ist|Add7~0_combout\,
	datad => VCC,
	combout => \u2|bcd6_ist|Add9~0_combout\,
	cout => \u2|bcd6_ist|Add9~1\);

-- Location: LCCOMB_X30_Y8_N20
\u2|bcd6_ist|Add9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add9~2_combout\ = (\u2|bcd6_ist|Add8~2_combout\ & ((\u2|bcd6_ist|Add7~2_combout\ & (\u2|bcd6_ist|Add9~1\ & VCC)) # (!\u2|bcd6_ist|Add7~2_combout\ & (!\u2|bcd6_ist|Add9~1\)))) # (!\u2|bcd6_ist|Add8~2_combout\ & ((\u2|bcd6_ist|Add7~2_combout\ & 
-- (!\u2|bcd6_ist|Add9~1\)) # (!\u2|bcd6_ist|Add7~2_combout\ & ((\u2|bcd6_ist|Add9~1\) # (GND)))))
-- \u2|bcd6_ist|Add9~3\ = CARRY((\u2|bcd6_ist|Add8~2_combout\ & (!\u2|bcd6_ist|Add7~2_combout\ & !\u2|bcd6_ist|Add9~1\)) # (!\u2|bcd6_ist|Add8~2_combout\ & ((!\u2|bcd6_ist|Add9~1\) # (!\u2|bcd6_ist|Add7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add8~2_combout\,
	datab => \u2|bcd6_ist|Add7~2_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add9~1\,
	combout => \u2|bcd6_ist|Add9~2_combout\,
	cout => \u2|bcd6_ist|Add9~3\);

-- Location: LCCOMB_X31_Y8_N0
\u2|bcd6_ist|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add10~0_combout\ = \u2|bcd6_ist|Add9~2_combout\ $ (VCC)
-- \u2|bcd6_ist|Add10~1\ = CARRY(\u2|bcd6_ist|Add9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add9~2_combout\,
	datad => VCC,
	combout => \u2|bcd6_ist|Add10~0_combout\,
	cout => \u2|bcd6_ist|Add10~1\);

-- Location: LCCOMB_X30_Y7_N20
\u2|bcd6_ist|WideOr18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr18~0_combout\ = (\u2|bcd6_ist|rhex[2][3]~q\ & (\u2|bcd6_ist|rhex[2][0]~q\ $ (((!\u2|bcd6_ist|rhex[2][1]~q\) # (!\u2|bcd6_ist|rhex[2][2]~q\))))) # (!\u2|bcd6_ist|rhex[2][3]~q\ & (!\u2|bcd6_ist|rhex[2][2]~q\ & 
-- ((\u2|bcd6_ist|rhex[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[2][3]~q\,
	datab => \u2|bcd6_ist|rhex[2][2]~q\,
	datac => \u2|bcd6_ist|rhex[2][1]~q\,
	datad => \u2|bcd6_ist|rhex[2][0]~q\,
	combout => \u2|bcd6_ist|WideOr18~0_combout\);

-- Location: FF_X30_Y7_N21
\u2|bcd6_ist|rhexc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexc\(6));

-- Location: LCCOMB_X30_Y7_N18
\u2|bcd6_ist|WideOr19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr19~0_combout\ = (\u2|bcd6_ist|rhex[2][2]~q\ & ((\u2|bcd6_ist|rhex[2][3]~q\ & (!\u2|bcd6_ist|rhex[2][1]~q\)) # (!\u2|bcd6_ist|rhex[2][3]~q\ & ((!\u2|bcd6_ist|rhex[2][0]~q\))))) # (!\u2|bcd6_ist|rhex[2][2]~q\ & (\u2|bcd6_ist|rhex[2][1]~q\ 
-- & (\u2|bcd6_ist|rhex[2][3]~q\ $ (\u2|bcd6_ist|rhex[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[2][3]~q\,
	datab => \u2|bcd6_ist|rhex[2][2]~q\,
	datac => \u2|bcd6_ist|rhex[2][1]~q\,
	datad => \u2|bcd6_ist|rhex[2][0]~q\,
	combout => \u2|bcd6_ist|WideOr19~0_combout\);

-- Location: FF_X30_Y7_N19
\u2|bcd6_ist|rhexc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|WideOr19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexc\(5));

-- Location: LCCOMB_X30_Y7_N12
\u2|bcd6_ist|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add8~4_combout\ = ((\u2|bcd6_ist|rhexd\(6) $ (\u2|bcd6_ist|rhexc\(6) $ (!\u2|bcd6_ist|Add8~3\)))) # (GND)
-- \u2|bcd6_ist|Add8~5\ = CARRY((\u2|bcd6_ist|rhexd\(6) & ((\u2|bcd6_ist|rhexc\(6)) # (!\u2|bcd6_ist|Add8~3\))) # (!\u2|bcd6_ist|rhexd\(6) & (\u2|bcd6_ist|rhexc\(6) & !\u2|bcd6_ist|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhexd\(6),
	datab => \u2|bcd6_ist|rhexc\(6),
	datad => VCC,
	cin => \u2|bcd6_ist|Add8~3\,
	combout => \u2|bcd6_ist|Add8~4_combout\,
	cout => \u2|bcd6_ist|Add8~5\);

-- Location: LCCOMB_X30_Y8_N22
\u2|bcd6_ist|Add9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add9~4_combout\ = ((\u2|bcd6_ist|Add7~4_combout\ $ (\u2|bcd6_ist|Add8~4_combout\ $ (!\u2|bcd6_ist|Add9~3\)))) # (GND)
-- \u2|bcd6_ist|Add9~5\ = CARRY((\u2|bcd6_ist|Add7~4_combout\ & ((\u2|bcd6_ist|Add8~4_combout\) # (!\u2|bcd6_ist|Add9~3\))) # (!\u2|bcd6_ist|Add7~4_combout\ & (\u2|bcd6_ist|Add8~4_combout\ & !\u2|bcd6_ist|Add9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add7~4_combout\,
	datab => \u2|bcd6_ist|Add8~4_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add9~3\,
	combout => \u2|bcd6_ist|Add9~4_combout\,
	cout => \u2|bcd6_ist|Add9~5\);

-- Location: LCCOMB_X31_Y8_N12
\u2|bcd6_ist|WideOr25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr25~0_combout\ = (\u2|bcd6_ist|rhex[1][2]~q\ & ((\u2|bcd6_ist|rhex[1][1]~q\ & (!\u2|bcd6_ist|rhex[1][0]~q\ & !\u2|bcd6_ist|rhex[1][3]~q\)) # (!\u2|bcd6_ist|rhex[1][1]~q\ & (\u2|bcd6_ist|rhex[1][0]~q\ $ (\u2|bcd6_ist|rhex[1][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[1][1]~q\,
	datab => \u2|bcd6_ist|rhex[1][2]~q\,
	datac => \u2|bcd6_ist|rhex[1][0]~q\,
	datad => \u2|bcd6_ist|rhex[1][3]~q\,
	combout => \u2|bcd6_ist|WideOr25~0_combout\);

-- Location: FF_X31_Y8_N13
\u2|bcd6_ist|rhexb[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|WideOr25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexb\(7));

-- Location: LCCOMB_X30_Y8_N24
\u2|bcd6_ist|Add9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add9~6_combout\ = (\u2|bcd6_ist|Add8~6_combout\ & ((\u2|bcd6_ist|Add7~6_combout\ & (\u2|bcd6_ist|Add9~5\ & VCC)) # (!\u2|bcd6_ist|Add7~6_combout\ & (!\u2|bcd6_ist|Add9~5\)))) # (!\u2|bcd6_ist|Add8~6_combout\ & ((\u2|bcd6_ist|Add7~6_combout\ & 
-- (!\u2|bcd6_ist|Add9~5\)) # (!\u2|bcd6_ist|Add7~6_combout\ & ((\u2|bcd6_ist|Add9~5\) # (GND)))))
-- \u2|bcd6_ist|Add9~7\ = CARRY((\u2|bcd6_ist|Add8~6_combout\ & (!\u2|bcd6_ist|Add7~6_combout\ & !\u2|bcd6_ist|Add9~5\)) # (!\u2|bcd6_ist|Add8~6_combout\ & ((!\u2|bcd6_ist|Add9~5\) # (!\u2|bcd6_ist|Add7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add8~6_combout\,
	datab => \u2|bcd6_ist|Add7~6_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add9~5\,
	combout => \u2|bcd6_ist|Add9~6_combout\,
	cout => \u2|bcd6_ist|Add9~7\);

-- Location: LCCOMB_X29_Y7_N4
\u2|bcd6_ist|WideOr8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr8~0_combout\ = (!\u2|bcd6_ist|rhex[3][3]~q\ & ((\u2|bcd6_ist|rhex[3][2]~q\ & ((!\u2|bcd6_ist|rhex[3][1]~q\))) # (!\u2|bcd6_ist|rhex[3][2]~q\ & ((\u2|bcd6_ist|rhex[3][0]~q\) # (\u2|bcd6_ist|rhex[3][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[3][0]~q\,
	datab => \u2|bcd6_ist|rhex[3][2]~q\,
	datac => \u2|bcd6_ist|rhex[3][1]~q\,
	datad => \u2|bcd6_ist|rhex[3][3]~q\,
	combout => \u2|bcd6_ist|WideOr8~0_combout\);

-- Location: FF_X29_Y7_N5
\u2|bcd6_ist|rhexd[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|WideOr8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexd\(7));

-- Location: LCCOMB_X30_Y7_N16
\u2|bcd6_ist|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add8~8_combout\ = !\u2|bcd6_ist|Add8~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd6_ist|Add8~7\,
	combout => \u2|bcd6_ist|Add8~8_combout\);

-- Location: LCCOMB_X30_Y8_N26
\u2|bcd6_ist|Add9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add9~8_combout\ = ((\u2|bcd6_ist|Add7~8_combout\ $ (\u2|bcd6_ist|Add8~8_combout\ $ (!\u2|bcd6_ist|Add9~7\)))) # (GND)
-- \u2|bcd6_ist|Add9~9\ = CARRY((\u2|bcd6_ist|Add7~8_combout\ & ((\u2|bcd6_ist|Add8~8_combout\) # (!\u2|bcd6_ist|Add9~7\))) # (!\u2|bcd6_ist|Add7~8_combout\ & (\u2|bcd6_ist|Add8~8_combout\ & !\u2|bcd6_ist|Add9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add7~8_combout\,
	datab => \u2|bcd6_ist|Add8~8_combout\,
	datad => VCC,
	cin => \u2|bcd6_ist|Add9~7\,
	combout => \u2|bcd6_ist|Add9~8_combout\,
	cout => \u2|bcd6_ist|Add9~9\);

-- Location: LCCOMB_X29_Y8_N24
\u2|bcd6_ist|addbcd4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~7_combout\ = (\u2|bcd6_ist|Add9~6_combout\ & (!\u2|bcd6_ist|Add9~8_combout\ & ((\u2|bcd6_ist|Add9~2_combout\) # (\u2|bcd6_ist|Add9~4_combout\)))) # (!\u2|bcd6_ist|Add9~6_combout\ & (((!\u2|bcd6_ist|Add9~4_combout\ & 
-- \u2|bcd6_ist|Add9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add9~2_combout\,
	datab => \u2|bcd6_ist|Add9~4_combout\,
	datac => \u2|bcd6_ist|Add9~6_combout\,
	datad => \u2|bcd6_ist|Add9~8_combout\,
	combout => \u2|bcd6_ist|addbcd4~7_combout\);

-- Location: LCCOMB_X28_Y8_N22
\u2|bcd6_ist|addbcd4~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~45_combout\ = (\u2|bcd6_ist|addbcd4~7_combout\ & ((\u2|bcd6_ist|Add12~0_combout\))) # (!\u2|bcd6_ist|addbcd4~7_combout\ & (\u2|bcd6_ist|Add9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add9~2_combout\,
	datac => \u2|bcd6_ist|Add12~0_combout\,
	datad => \u2|bcd6_ist|addbcd4~7_combout\,
	combout => \u2|bcd6_ist|addbcd4~45_combout\);

-- Location: LCCOMB_X30_Y8_N0
\u2|bcd6_ist|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|LessThan3~0_combout\ = (\u2|bcd6_ist|Add9~4_combout\ & (\u2|bcd6_ist|Add9~2_combout\ & (\u2|bcd6_ist|Add9~8_combout\ & \u2|bcd6_ist|Add9~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add9~4_combout\,
	datab => \u2|bcd6_ist|Add9~2_combout\,
	datac => \u2|bcd6_ist|Add9~8_combout\,
	datad => \u2|bcd6_ist|Add9~6_combout\,
	combout => \u2|bcd6_ist|LessThan3~0_combout\);

-- Location: LCCOMB_X28_Y8_N4
\u2|bcd6_ist|addbcd4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~46_combout\ = (\u2|bcd6_ist|Add9~10_combout\ & (\u2|bcd6_ist|Add10~0_combout\)) # (!\u2|bcd6_ist|Add9~10_combout\ & ((\u2|bcd6_ist|LessThan3~0_combout\ & (\u2|bcd6_ist|Add10~0_combout\)) # (!\u2|bcd6_ist|LessThan3~0_combout\ & 
-- ((\u2|bcd6_ist|addbcd4~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add9~10_combout\,
	datab => \u2|bcd6_ist|Add10~0_combout\,
	datac => \u2|bcd6_ist|addbcd4~45_combout\,
	datad => \u2|bcd6_ist|LessThan3~0_combout\,
	combout => \u2|bcd6_ist|addbcd4~46_combout\);

-- Location: FF_X28_Y8_N5
\u2|bcd6_ist|resb[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|addbcd4~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|resb\(1));

-- Location: LCCOMB_X28_Y8_N20
\u3|uart_ad[79][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[79][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[79][1]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd6_ist|resb\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|resb\(1),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[79][1]~combout\,
	combout => \u3|uart_ad[79][1]~combout\);

-- Location: LCCOMB_X18_Y15_N4
\u2|bcd7_ist|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add10~0_combout\ = \u2|bcd7_ist|Add9~2_combout\ $ (VCC)
-- \u2|bcd7_ist|Add10~1\ = CARRY(\u2|bcd7_ist|Add9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add9~2_combout\,
	datad => VCC,
	combout => \u2|bcd7_ist|Add10~0_combout\,
	cout => \u2|bcd7_ist|Add10~1\);

-- Location: FF_X13_Y4_N29
\u1|ad_ch7[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~10_combout\,
	sload => VCC,
	ena => \u1|ad_ch7[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch7\(14));

-- Location: LCCOMB_X13_Y4_N26
\u2|Add6~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add6~26_combout\ = (\u1|ad_ch7\(13) & ((\u2|Add6~25\) # (GND))) # (!\u1|ad_ch7\(13) & (!\u2|Add6~25\))
-- \u2|Add6~27\ = CARRY((\u1|ad_ch7\(13)) # (!\u2|Add6~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch7\(13),
	datad => VCC,
	cin => \u2|Add6~25\,
	combout => \u2|Add6~26_combout\,
	cout => \u2|Add6~27\);

-- Location: LCCOMB_X13_Y4_N28
\u2|Add6~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add6~28_combout\ = (\u1|ad_ch7\(14) & (!\u2|Add6~27\ & VCC)) # (!\u1|ad_ch7\(14) & (\u2|Add6~27\ $ (GND)))
-- \u2|Add6~29\ = CARRY((!\u1|ad_ch7\(14) & !\u2|Add6~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch7\(14),
	datad => VCC,
	cin => \u2|Add6~27\,
	combout => \u2|Add6~28_combout\,
	cout => \u2|Add6~29\);

-- Location: LCCOMB_X12_Y4_N2
\u2|ch7_reg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_reg~8_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch7\(15) & ((\u2|Add6~28_combout\))) # (!\u1|ad_ch7\(15) & (\u1|ad_ch7\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch7\(15),
	datab => \u1|ad_ch7\(14),
	datac => \u1|ad_reset~q\,
	datad => \u2|Add6~28_combout\,
	combout => \u2|ch7_reg~8_combout\);

-- Location: FF_X12_Y4_N3
\u2|ch7_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_reg~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_reg\(14));

-- Location: LCCOMB_X13_Y4_N30
\u2|Add6~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Add6~30_combout\ = \u1|ad_ch7\(15) $ (!\u2|Add6~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_ch7\(15),
	cin => \u2|Add6~29\,
	combout => \u2|Add6~30_combout\);

-- Location: LCCOMB_X12_Y4_N0
\u2|ch7_reg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_reg~15_combout\ = (\u1|ad_ch7\(15) & (!\u1|ad_reset~q\ & \u2|Add6~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch7\(15),
	datab => \u1|ad_reset~q\,
	datac => \u2|Add6~30_combout\,
	combout => \u2|ch7_reg~15_combout\);

-- Location: FF_X12_Y4_N1
\u2|ch7_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_reg~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_reg\(15));

-- Location: LCCOMB_X12_Y4_N26
\u2|Mult6|mult_core|romout[3][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[3][11]~combout\ = (\u2|ch7_reg\(13) & ((\u2|ch7_reg\(14) & (!\u2|ch7_reg\(12) & \u2|ch7_reg\(15))) # (!\u2|ch7_reg\(14) & (\u2|ch7_reg\(12) & !\u2|ch7_reg\(15))))) # (!\u2|ch7_reg\(13) & (\u2|ch7_reg\(15) $ (((\u2|ch7_reg\(14) & 
-- !\u2|ch7_reg\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(13),
	datab => \u2|ch7_reg\(14),
	datac => \u2|ch7_reg\(12),
	datad => \u2|ch7_reg\(15),
	combout => \u2|Mult6|mult_core|romout[3][11]~combout\);

-- Location: LCCOMB_X12_Y4_N28
\u2|Mult6|mult_core|romout[3][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[3][10]~combout\ = (\u2|ch7_reg\(13) & (\u2|ch7_reg\(14) $ (\u2|ch7_reg\(12) $ (!\u2|ch7_reg\(15))))) # (!\u2|ch7_reg\(13) & ((\u2|ch7_reg\(14) & (!\u2|ch7_reg\(12))) # (!\u2|ch7_reg\(14) & (\u2|ch7_reg\(12) & 
-- \u2|ch7_reg\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(13),
	datab => \u2|ch7_reg\(14),
	datac => \u2|ch7_reg\(12),
	datad => \u2|ch7_reg\(15),
	combout => \u2|Mult6|mult_core|romout[3][10]~combout\);

-- Location: LCCOMB_X10_Y4_N18
\u2|Mult6|mult_core|romout[2][13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[2][13]~22_combout\ = (\u2|ch7_reg\(11) & ((\u2|ch7_reg\(10)) # (\u2|ch7_reg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch7_reg\(11),
	datac => \u2|ch7_reg\(10),
	datad => \u2|ch7_reg\(9),
	combout => \u2|Mult6|mult_core|romout[2][13]~22_combout\);

-- Location: LCCOMB_X10_Y4_N4
\u2|Mult6|mult_core|romout[2][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[2][12]~combout\ = (\u2|ch7_reg\(9) & (\u2|ch7_reg\(10) & ((\u2|ch7_reg\(8)) # (!\u2|ch7_reg\(11))))) # (!\u2|ch7_reg\(9) & ((\u2|ch7_reg\(11) & (!\u2|ch7_reg\(10))) # (!\u2|ch7_reg\(11) & (\u2|ch7_reg\(10) & \u2|ch7_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(9),
	datab => \u2|ch7_reg\(11),
	datac => \u2|ch7_reg\(10),
	datad => \u2|ch7_reg\(8),
	combout => \u2|Mult6|mult_core|romout[2][12]~combout\);

-- Location: LCCOMB_X12_Y4_N18
\u2|Mult6|mult_core|romout[3][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[3][7]~combout\ = \u2|ch7_reg\(13) $ (\u2|ch7_reg\(15) $ (((\u2|ch7_reg\(14) & \u2|ch7_reg\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(13),
	datab => \u2|ch7_reg\(14),
	datac => \u2|ch7_reg\(12),
	datad => \u2|ch7_reg\(15),
	combout => \u2|Mult6|mult_core|romout[3][7]~combout\);

-- Location: LCCOMB_X10_Y4_N22
\u2|Mult6|mult_core|romout[2][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[2][10]~combout\ = (\u2|ch7_reg\(9) & (\u2|ch7_reg\(11) $ (\u2|ch7_reg\(10) $ (!\u2|ch7_reg\(8))))) # (!\u2|ch7_reg\(9) & ((\u2|ch7_reg\(10) & ((!\u2|ch7_reg\(8)))) # (!\u2|ch7_reg\(10) & (\u2|ch7_reg\(11) & \u2|ch7_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(9),
	datab => \u2|ch7_reg\(11),
	datac => \u2|ch7_reg\(10),
	datad => \u2|ch7_reg\(8),
	combout => \u2|Mult6|mult_core|romout[2][10]~combout\);

-- Location: FF_X13_Y4_N27
\u1|ad_ch7[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8~11_combout\,
	sload => VCC,
	ena => \u1|ad_ch7[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ad_ch7\(13));

-- Location: LCCOMB_X12_Y4_N12
\u2|ch7_reg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_reg~14_combout\ = (!\u1|ad_reset~q\ & ((\u1|ad_ch7\(15) & ((\u2|Add6~26_combout\))) # (!\u1|ad_ch7\(15) & (\u1|ad_ch7\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_ch7\(15),
	datab => \u1|ad_reset~q\,
	datac => \u1|ad_ch7\(13),
	datad => \u2|Add6~26_combout\,
	combout => \u2|ch7_reg~14_combout\);

-- Location: FF_X12_Y4_N13
\u2|ch7_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_reg~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_reg\(13));

-- Location: LCCOMB_X11_Y4_N10
\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u2|Mult6|mult_core|romout[3][8]~23_combout\ $ (\u2|Mult6|mult_core|romout[2][12]~combout\ $ (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u2|Mult6|mult_core|romout[3][8]~23_combout\ & ((\u2|Mult6|mult_core|romout[2][12]~combout\) # (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u2|Mult6|mult_core|romout[3][8]~23_combout\ & (\u2|Mult6|mult_core|romout[2][12]~combout\ & !\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[3][8]~23_combout\,
	datab => \u2|Mult6|mult_core|romout[2][12]~combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X11_Y4_N12
\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u2|Mult6|mult_core|romout[3][9]~21_combout\ & ((\u2|Mult6|mult_core|romout[2][13]~22_combout\ & (\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u2|Mult6|mult_core|romout[2][13]~22_combout\ & (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u2|Mult6|mult_core|romout[3][9]~21_combout\ & ((\u2|Mult6|mult_core|romout[2][13]~22_combout\ & 
-- (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u2|Mult6|mult_core|romout[2][13]~22_combout\ & ((\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u2|Mult6|mult_core|romout[3][9]~21_combout\ & (!\u2|Mult6|mult_core|romout[2][13]~22_combout\ & !\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u2|Mult6|mult_core|romout[3][9]~21_combout\ & ((!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u2|Mult6|mult_core|romout[2][13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[3][9]~21_combout\,
	datab => \u2|Mult6|mult_core|romout[2][13]~22_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X11_Y4_N16
\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u2|Mult6|mult_core|romout[2][15]~20_combout\ & ((\u2|Mult6|mult_core|romout[3][11]~combout\ & (\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u2|Mult6|mult_core|romout[3][11]~combout\ & (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u2|Mult6|mult_core|romout[2][15]~20_combout\ & ((\u2|Mult6|mult_core|romout[3][11]~combout\ & 
-- (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u2|Mult6|mult_core|romout[3][11]~combout\ & ((\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u2|Mult6|mult_core|romout[2][15]~20_combout\ & (!\u2|Mult6|mult_core|romout[3][11]~combout\ & !\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult6|mult_core|romout[2][15]~20_combout\ & ((!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u2|Mult6|mult_core|romout[3][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[2][15]~20_combout\,
	datab => \u2|Mult6|mult_core|romout[3][11]~combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X9_Y3_N18
\u2|Mult6|mult_core|romout[1][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[1][16]~combout\ = \u2|ch7_reg\(6) $ (((\u2|ch7_reg\(5) & !\u2|ch7_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(6),
	datab => \u2|ch7_reg\(5),
	datac => \u2|ch7_reg\(4),
	combout => \u2|Mult6|mult_core|romout[1][16]~combout\);

-- Location: LCCOMB_X13_Y3_N16
\u2|Mult6|mult_core|romout[0][19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[0][19]~combout\ = (\u2|ch7_reg\(3) & ((\u2|ch7_reg\(2)) # ((\u2|ch7_reg\(1) & \u2|ch7_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(3),
	datab => \u2|ch7_reg\(1),
	datac => \u2|ch7_reg\(2),
	datad => \u2|ch7_reg\(0),
	combout => \u2|Mult6|mult_core|romout[0][19]~combout\);

-- Location: LCCOMB_X10_Y3_N22
\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u2|Mult6|mult_core|romout[1][15]~26_combout\ & ((\u2|Mult6|mult_core|romout[0][19]~combout\ & (\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u2|Mult6|mult_core|romout[0][19]~combout\ & (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~21\)))) # (!\u2|Mult6|mult_core|romout[1][15]~26_combout\ & ((\u2|Mult6|mult_core|romout[0][19]~combout\ & 
-- (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u2|Mult6|mult_core|romout[0][19]~combout\ & ((\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\u2|Mult6|mult_core|romout[1][15]~26_combout\ & (!\u2|Mult6|mult_core|romout[0][19]~combout\ & !\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult6|mult_core|romout[1][15]~26_combout\ & ((!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u2|Mult6|mult_core|romout[0][19]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[1][15]~26_combout\,
	datab => \u2|Mult6|mult_core|romout[0][19]~combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X11_Y3_N28
\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X11_Y3_N30
\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ 
-- (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\) # 
-- (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & 
-- !\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X11_Y2_N0
\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- (\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- !\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X11_Y2_N4
\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & 
-- (\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & 
-- !\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datab => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: FF_X11_Y2_N5
\u2|ch7_data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_data_reg\(23));

-- Location: LCCOMB_X11_Y2_N26
\u2|ch7_vol~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_vol~10_combout\ = (!\u1|ad_reset~q\ & \u2|ch7_data_reg\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datac => \u2|ch7_data_reg\(23),
	combout => \u2|ch7_vol~10_combout\);

-- Location: FF_X11_Y2_N27
\u2|ch7_vol[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_vol~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_vol\(8));

-- Location: FF_X12_Y2_N17
\u2|bcd7_ist|rhex[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch7_vol\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhex[2][0]~q\);

-- Location: LCCOMB_X12_Y4_N10
\u2|Mult6|mult_core|romout[3][13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[3][13]~18_combout\ = (\u2|ch7_reg\(15) & ((\u2|ch7_reg\(13)) # (\u2|ch7_reg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(13),
	datab => \u2|ch7_reg\(14),
	datad => \u2|ch7_reg\(15),
	combout => \u2|Mult6|mult_core|romout[3][13]~18_combout\);

-- Location: LCCOMB_X12_Y4_N16
\u2|Mult6|mult_core|romout[3][12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[3][12]~combout\ = (\u2|ch7_reg\(13) & (\u2|ch7_reg\(14) & ((\u2|ch7_reg\(12)) # (!\u2|ch7_reg\(15))))) # (!\u2|ch7_reg\(13) & ((\u2|ch7_reg\(14) & (\u2|ch7_reg\(12) & !\u2|ch7_reg\(15))) # (!\u2|ch7_reg\(14) & 
-- ((\u2|ch7_reg\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(13),
	datab => \u2|ch7_reg\(14),
	datac => \u2|ch7_reg\(12),
	datad => \u2|ch7_reg\(15),
	combout => \u2|Mult6|mult_core|romout[3][12]~combout\);

-- Location: LCCOMB_X11_Y4_N18
\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u2|Mult6|mult_core|romout[2][16]~19_combout\ $ (\u2|Mult6|mult_core|romout[3][12]~combout\ $ (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # (GND)
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u2|Mult6|mult_core|romout[2][16]~19_combout\ & ((\u2|Mult6|mult_core|romout[3][12]~combout\) # (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~15\))) # 
-- (!\u2|Mult6|mult_core|romout[2][16]~19_combout\ & (\u2|Mult6|mult_core|romout[3][12]~combout\ & !\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[2][16]~19_combout\,
	datab => \u2|Mult6|mult_core|romout[3][12]~combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X11_Y4_N20
\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u2|Mult6|mult_core|romout[2][17]~combout\ & ((\u2|Mult6|mult_core|romout[3][13]~18_combout\ & (\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u2|Mult6|mult_core|romout[3][13]~18_combout\ & (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~17\)))) # (!\u2|Mult6|mult_core|romout[2][17]~combout\ & ((\u2|Mult6|mult_core|romout[3][13]~18_combout\ & 
-- (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u2|Mult6|mult_core|romout[3][13]~18_combout\ & ((\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))))
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u2|Mult6|mult_core|romout[2][17]~combout\ & (!\u2|Mult6|mult_core|romout[3][13]~18_combout\ & !\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u2|Mult6|mult_core|romout[2][17]~combout\ & ((!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u2|Mult6|mult_core|romout[3][13]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[2][17]~combout\,
	datab => \u2|Mult6|mult_core|romout[3][13]~18_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X11_Y2_N8
\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: FF_X11_Y2_N9
\u2|ch7_data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_data_reg\(25));

-- Location: LCCOMB_X11_Y2_N30
\u2|ch7_vol~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_vol~15_combout\ = (!\u1|ad_reset~q\ & \u2|ch7_data_reg\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datac => \u2|ch7_data_reg\(25),
	combout => \u2|ch7_vol~15_combout\);

-- Location: FF_X11_Y2_N31
\u2|ch7_vol[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_vol~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_vol\(10));

-- Location: LCCOMB_X12_Y2_N12
\u2|bcd7_ist|rhex[2][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|rhex[2][2]~feeder_combout\ = \u2|ch7_vol\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch7_vol\(10),
	combout => \u2|bcd7_ist|rhex[2][2]~feeder_combout\);

-- Location: FF_X12_Y2_N13
\u2|bcd7_ist|rhex[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|rhex[2][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhex[2][2]~q\);

-- Location: LCCOMB_X11_Y4_N22
\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = ((\u2|Mult6|mult_core|romout[2][18]~combout\ $ (\u2|ch7_reg\(12) $ (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~19\)))) # (GND)
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u2|Mult6|mult_core|romout[2][18]~combout\ & ((\u2|ch7_reg\(12)) # (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~19\))) # (!\u2|Mult6|mult_core|romout[2][18]~combout\ & 
-- (\u2|ch7_reg\(12) & !\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|romout[2][18]~combout\,
	datab => \u2|ch7_reg\(12),
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X11_Y2_N10
\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = (\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & !\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: FF_X11_Y2_N11
\u2|ch7_data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_data_reg\(26));

-- Location: LCCOMB_X12_Y2_N4
\u2|ch7_vol~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_vol~8_combout\ = (!\u1|ad_reset~q\ & \u2|ch7_data_reg\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_reset~q\,
	datad => \u2|ch7_data_reg\(26),
	combout => \u2|ch7_vol~8_combout\);

-- Location: FF_X12_Y2_N5
\u2|ch7_vol[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_vol~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_vol\(11));

-- Location: FF_X16_Y15_N9
\u2|bcd7_ist|rhex[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch7_vol\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhex[2][3]~q\);

-- Location: LCCOMB_X16_Y15_N6
\u2|bcd7_ist|WideOr19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr19~0_combout\ = (\u2|bcd7_ist|rhex[2][2]~q\ & ((\u2|bcd7_ist|rhex[2][3]~q\ & (!\u2|bcd7_ist|rhex[2][1]~q\)) # (!\u2|bcd7_ist|rhex[2][3]~q\ & ((!\u2|bcd7_ist|rhex[2][0]~q\))))) # (!\u2|bcd7_ist|rhex[2][2]~q\ & (\u2|bcd7_ist|rhex[2][1]~q\ 
-- & (\u2|bcd7_ist|rhex[2][0]~q\ $ (\u2|bcd7_ist|rhex[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[2][1]~q\,
	datab => \u2|bcd7_ist|rhex[2][0]~q\,
	datac => \u2|bcd7_ist|rhex[2][2]~q\,
	datad => \u2|bcd7_ist|rhex[2][3]~q\,
	combout => \u2|bcd7_ist|WideOr19~0_combout\);

-- Location: FF_X16_Y15_N7
\u2|bcd7_ist|rhexc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|WideOr19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexc\(5));

-- Location: LCCOMB_X11_Y2_N12
\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X11_Y2_N14
\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = (\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ $ (GND))) # 
-- (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ & VCC))
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ = CARRY((\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & !\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X11_Y2_N16
\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ = (\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & (!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # 
-- (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (GND)))
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ = CARRY((!\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\,
	combout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\);

-- Location: FF_X11_Y2_N17
\u2|ch7_data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_data_reg\(29));

-- Location: LCCOMB_X12_Y2_N2
\u2|ch7_vol~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_vol~5_combout\ = (\u2|ch7_data_reg\(29) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch7_data_reg\(29),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch7_vol~5_combout\);

-- Location: FF_X12_Y2_N3
\u2|ch7_vol[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_vol~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_vol\(14));

-- Location: LCCOMB_X12_Y2_N0
\u2|bcd7_ist|rhex[3][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|rhex[3][2]~feeder_combout\ = \u2|ch7_vol\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch7_vol\(14),
	combout => \u2|bcd7_ist|rhex[3][2]~feeder_combout\);

-- Location: FF_X12_Y2_N1
\u2|bcd7_ist|rhex[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|rhex[3][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhex[3][2]~q\);

-- Location: LCCOMB_X12_Y4_N14
\u2|Mult6|mult_core|romout[3][18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[3][18]~combout\ = (\u2|ch7_reg\(14) & (\u2|ch7_reg\(13) & ((!\u2|ch7_reg\(15))))) # (!\u2|ch7_reg\(14) & (\u2|ch7_reg\(15) & ((!\u2|ch7_reg\(12)) # (!\u2|ch7_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(13),
	datab => \u2|ch7_reg\(14),
	datac => \u2|ch7_reg\(12),
	datad => \u2|ch7_reg\(15),
	combout => \u2|Mult6|mult_core|romout[3][18]~combout\);

-- Location: LCCOMB_X12_Y4_N22
\u2|Mult6|mult_core|romout[3][16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[3][16]~16_combout\ = \u2|ch7_reg\(14) $ (((\u2|ch7_reg\(13) & !\u2|ch7_reg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch7_reg\(13),
	datac => \u2|ch7_reg\(12),
	datad => \u2|ch7_reg\(14),
	combout => \u2|Mult6|mult_core|romout[3][16]~16_combout\);

-- Location: LCCOMB_X11_Y4_N0
\u2|Mult6|mult_core|romout[3][15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|romout[3][15]~17_combout\ = \u2|ch7_reg\(13) $ (\u2|ch7_reg\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch7_reg\(13),
	datac => \u2|ch7_reg\(12),
	combout => \u2|Mult6|mult_core|romout[3][15]~17_combout\);

-- Location: LCCOMB_X11_Y4_N30
\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ = \u2|Mult6|mult_core|romout[3][18]~combout\ $ (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult6|mult_core|romout[3][18]~combout\,
	cin => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~27\,
	combout => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X11_Y2_N18
\u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ = \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ $ (!\u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|Mult6|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\,
	cin => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\,
	combout => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\);

-- Location: FF_X11_Y2_N19
\u2|ch7_data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_data_reg\(30));

-- Location: LCCOMB_X10_Y8_N10
\u2|ch7_vol~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_vol~6_combout\ = (!\u1|ad_reset~q\ & \u2|ch7_data_reg\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ad_reset~q\,
	datac => \u2|ch7_data_reg\(30),
	combout => \u2|ch7_vol~6_combout\);

-- Location: FF_X10_Y8_N11
\u2|ch7_vol[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_vol~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_vol\(15));

-- Location: LCCOMB_X11_Y8_N6
\u2|bcd7_ist|rhex[3][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|rhex[3][3]~feeder_combout\ = \u2|ch7_vol\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch7_vol\(15),
	combout => \u2|bcd7_ist|rhex[3][3]~feeder_combout\);

-- Location: FF_X11_Y8_N7
\u2|bcd7_ist|rhex[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|rhex[3][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhex[3][3]~q\);

-- Location: FF_X11_Y2_N15
\u2|ch7_data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_data_reg\(28));

-- Location: LCCOMB_X11_Y2_N20
\u2|ch7_vol~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_vol~4_combout\ = (!\u1|ad_reset~q\ & \u2|ch7_data_reg\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datac => \u2|ch7_data_reg\(28),
	combout => \u2|ch7_vol~4_combout\);

-- Location: FF_X11_Y2_N21
\u2|ch7_vol[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_vol~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_vol\(13));

-- Location: LCCOMB_X11_Y14_N4
\u2|bcd7_ist|rhex[3][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|rhex[3][1]~feeder_combout\ = \u2|ch7_vol\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch7_vol\(13),
	combout => \u2|bcd7_ist|rhex[3][1]~feeder_combout\);

-- Location: FF_X11_Y14_N5
\u2|bcd7_ist|rhex[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|rhex[3][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhex[3][1]~q\);

-- Location: LCCOMB_X10_Y15_N28
\u2|bcd7_ist|WideOr11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr11~0_combout\ = (\u2|bcd7_ist|rhex[3][3]~q\ & ((\u2|bcd7_ist|rhex[3][0]~q\ & (!\u2|bcd7_ist|rhex[3][2]~q\ & \u2|bcd7_ist|rhex[3][1]~q\)) # (!\u2|bcd7_ist|rhex[3][0]~q\ & (\u2|bcd7_ist|rhex[3][2]~q\ & !\u2|bcd7_ist|rhex[3][1]~q\)))) # 
-- (!\u2|bcd7_ist|rhex[3][3]~q\ & (\u2|bcd7_ist|rhex[3][1]~q\ $ (((\u2|bcd7_ist|rhex[3][0]~q\ & !\u2|bcd7_ist|rhex[3][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[3][0]~q\,
	datab => \u2|bcd7_ist|rhex[3][2]~q\,
	datac => \u2|bcd7_ist|rhex[3][3]~q\,
	datad => \u2|bcd7_ist|rhex[3][1]~q\,
	combout => \u2|bcd7_ist|WideOr11~0_combout\);

-- Location: FF_X12_Y15_N13
\u2|bcd7_ist|rhexd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd7_ist|WideOr11~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexd\(4));

-- Location: LCCOMB_X17_Y15_N16
\u2|bcd7_ist|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add8~2_combout\ = (\u2|bcd7_ist|rhexd\(5) & ((\u2|bcd7_ist|rhexc\(5) & (\u2|bcd7_ist|Add8~1\ & VCC)) # (!\u2|bcd7_ist|rhexc\(5) & (!\u2|bcd7_ist|Add8~1\)))) # (!\u2|bcd7_ist|rhexd\(5) & ((\u2|bcd7_ist|rhexc\(5) & (!\u2|bcd7_ist|Add8~1\)) # 
-- (!\u2|bcd7_ist|rhexc\(5) & ((\u2|bcd7_ist|Add8~1\) # (GND)))))
-- \u2|bcd7_ist|Add8~3\ = CARRY((\u2|bcd7_ist|rhexd\(5) & (!\u2|bcd7_ist|rhexc\(5) & !\u2|bcd7_ist|Add8~1\)) # (!\u2|bcd7_ist|rhexd\(5) & ((!\u2|bcd7_ist|Add8~1\) # (!\u2|bcd7_ist|rhexc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexd\(5),
	datab => \u2|bcd7_ist|rhexc\(5),
	datad => VCC,
	cin => \u2|bcd7_ist|Add8~1\,
	combout => \u2|bcd7_ist|Add8~2_combout\,
	cout => \u2|bcd7_ist|Add8~3\);

-- Location: FF_X11_Y3_N31
\u2|ch7_data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_data_reg\(20));

-- Location: LCCOMB_X11_Y11_N2
\u2|ch7_vol~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_vol~12_combout\ = (\u2|ch7_data_reg\(20) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch7_data_reg\(20),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch7_vol~12_combout\);

-- Location: FF_X11_Y11_N3
\u2|ch7_vol[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_vol~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_vol\(5));

-- Location: LCCOMB_X11_Y11_N18
\u2|bcd7_ist|rhex[1][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|rhex[1][1]~feeder_combout\ = \u2|ch7_vol\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch7_vol\(5),
	combout => \u2|bcd7_ist|rhex[1][1]~feeder_combout\);

-- Location: FF_X11_Y11_N19
\u2|bcd7_ist|rhex[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|rhex[1][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhex[1][1]~q\);

-- Location: FF_X11_Y2_N1
\u2|ch7_data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_data_reg\(21));

-- Location: LCCOMB_X11_Y2_N28
\u2|ch7_vol~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_vol~13_combout\ = (!\u1|ad_reset~q\ & \u2|ch7_data_reg\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch7_data_reg\(21),
	combout => \u2|ch7_vol~13_combout\);

-- Location: FF_X11_Y2_N29
\u2|ch7_vol[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_vol~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_vol\(6));

-- Location: LCCOMB_X11_Y8_N4
\u2|bcd7_ist|rhex[1][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|rhex[1][2]~feeder_combout\ = \u2|ch7_vol\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch7_vol\(6),
	combout => \u2|bcd7_ist|rhex[1][2]~feeder_combout\);

-- Location: FF_X11_Y8_N5
\u2|bcd7_ist|rhex[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|rhex[1][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhex[1][2]~q\);

-- Location: FF_X11_Y3_N29
\u2|ch7_data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_data_reg\(19));

-- Location: LCCOMB_X11_Y3_N4
\u2|ch7_vol~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_vol~11_combout\ = (!\u1|ad_reset~q\ & \u2|ch7_data_reg\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch7_data_reg\(19),
	combout => \u2|ch7_vol~11_combout\);

-- Location: FF_X11_Y3_N5
\u2|ch7_vol[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_vol~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_vol\(4));

-- Location: FF_X11_Y11_N21
\u2|bcd7_ist|rhex[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch7_vol\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhex[1][0]~q\);

-- Location: LCCOMB_X14_Y15_N2
\u2|bcd7_ist|WideOr28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr28~0_combout\ = (\u2|bcd7_ist|rhex[1][3]~q\ & ((\u2|bcd7_ist|rhex[1][1]~q\ & (!\u2|bcd7_ist|rhex[1][2]~q\ & \u2|bcd7_ist|rhex[1][0]~q\)) # (!\u2|bcd7_ist|rhex[1][1]~q\ & (\u2|bcd7_ist|rhex[1][2]~q\ & !\u2|bcd7_ist|rhex[1][0]~q\)))) # 
-- (!\u2|bcd7_ist|rhex[1][3]~q\ & (\u2|bcd7_ist|rhex[1][1]~q\ $ (((!\u2|bcd7_ist|rhex[1][2]~q\ & \u2|bcd7_ist|rhex[1][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[1][3]~q\,
	datab => \u2|bcd7_ist|rhex[1][1]~q\,
	datac => \u2|bcd7_ist|rhex[1][2]~q\,
	datad => \u2|bcd7_ist|rhex[1][0]~q\,
	combout => \u2|bcd7_ist|WideOr28~0_combout\);

-- Location: FF_X12_Y15_N25
\u2|bcd7_ist|rhexb[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd7_ist|WideOr28~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexb\(4));

-- Location: LCCOMB_X13_Y15_N8
\u2|bcd7_ist|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add7~0_combout\ = (\u2|bcd7_ist|addbcd4~6_combout\ & (\u2|bcd7_ist|rhexb\(4) $ (VCC))) # (!\u2|bcd7_ist|addbcd4~6_combout\ & (\u2|bcd7_ist|rhexb\(4) & VCC))
-- \u2|bcd7_ist|Add7~1\ = CARRY((\u2|bcd7_ist|addbcd4~6_combout\ & \u2|bcd7_ist|rhexb\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|addbcd4~6_combout\,
	datab => \u2|bcd7_ist|rhexb\(4),
	datad => VCC,
	combout => \u2|bcd7_ist|Add7~0_combout\,
	cout => \u2|bcd7_ist|Add7~1\);

-- Location: LCCOMB_X18_Y15_N20
\u2|bcd7_ist|Add9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add9~0_combout\ = (\u2|bcd7_ist|Add8~0_combout\ & (\u2|bcd7_ist|Add7~0_combout\ $ (VCC))) # (!\u2|bcd7_ist|Add8~0_combout\ & (\u2|bcd7_ist|Add7~0_combout\ & VCC))
-- \u2|bcd7_ist|Add9~1\ = CARRY((\u2|bcd7_ist|Add8~0_combout\ & \u2|bcd7_ist|Add7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add8~0_combout\,
	datab => \u2|bcd7_ist|Add7~0_combout\,
	datad => VCC,
	combout => \u2|bcd7_ist|Add9~0_combout\,
	cout => \u2|bcd7_ist|Add9~1\);

-- Location: LCCOMB_X18_Y15_N22
\u2|bcd7_ist|Add9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add9~2_combout\ = (\u2|bcd7_ist|Add7~2_combout\ & ((\u2|bcd7_ist|Add8~2_combout\ & (\u2|bcd7_ist|Add9~1\ & VCC)) # (!\u2|bcd7_ist|Add8~2_combout\ & (!\u2|bcd7_ist|Add9~1\)))) # (!\u2|bcd7_ist|Add7~2_combout\ & ((\u2|bcd7_ist|Add8~2_combout\ & 
-- (!\u2|bcd7_ist|Add9~1\)) # (!\u2|bcd7_ist|Add8~2_combout\ & ((\u2|bcd7_ist|Add9~1\) # (GND)))))
-- \u2|bcd7_ist|Add9~3\ = CARRY((\u2|bcd7_ist|Add7~2_combout\ & (!\u2|bcd7_ist|Add8~2_combout\ & !\u2|bcd7_ist|Add9~1\)) # (!\u2|bcd7_ist|Add7~2_combout\ & ((!\u2|bcd7_ist|Add9~1\) # (!\u2|bcd7_ist|Add8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add7~2_combout\,
	datab => \u2|bcd7_ist|Add8~2_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add9~1\,
	combout => \u2|bcd7_ist|Add9~2_combout\,
	cout => \u2|bcd7_ist|Add9~3\);

-- Location: LCCOMB_X17_Y15_N2
\u2|bcd7_ist|Add12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add12~0_combout\ = \u2|bcd7_ist|Add9~2_combout\ $ (VCC)
-- \u2|bcd7_ist|Add12~1\ = CARRY(\u2|bcd7_ist|Add9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|Add9~2_combout\,
	datad => VCC,
	combout => \u2|bcd7_ist|Add12~0_combout\,
	cout => \u2|bcd7_ist|Add12~1\);

-- Location: LCCOMB_X16_Y15_N28
\u2|bcd7_ist|WideOr18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr18~0_combout\ = (\u2|bcd7_ist|rhex[2][2]~q\ & (\u2|bcd7_ist|rhex[2][3]~q\ & (\u2|bcd7_ist|rhex[2][1]~q\ $ (!\u2|bcd7_ist|rhex[2][0]~q\)))) # (!\u2|bcd7_ist|rhex[2][2]~q\ & ((\u2|bcd7_ist|rhex[2][0]~q\ $ (\u2|bcd7_ist|rhex[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[2][1]~q\,
	datab => \u2|bcd7_ist|rhex[2][0]~q\,
	datac => \u2|bcd7_ist|rhex[2][2]~q\,
	datad => \u2|bcd7_ist|rhex[2][3]~q\,
	combout => \u2|bcd7_ist|WideOr18~0_combout\);

-- Location: FF_X16_Y15_N29
\u2|bcd7_ist|rhexc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexc\(6));

-- Location: LCCOMB_X17_Y15_N18
\u2|bcd7_ist|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add8~4_combout\ = ((\u2|bcd7_ist|rhexd\(6) $ (\u2|bcd7_ist|rhexc\(6) $ (!\u2|bcd7_ist|Add8~3\)))) # (GND)
-- \u2|bcd7_ist|Add8~5\ = CARRY((\u2|bcd7_ist|rhexd\(6) & ((\u2|bcd7_ist|rhexc\(6)) # (!\u2|bcd7_ist|Add8~3\))) # (!\u2|bcd7_ist|rhexd\(6) & (\u2|bcd7_ist|rhexc\(6) & !\u2|bcd7_ist|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexd\(6),
	datab => \u2|bcd7_ist|rhexc\(6),
	datad => VCC,
	cin => \u2|bcd7_ist|Add8~3\,
	combout => \u2|bcd7_ist|Add8~4_combout\,
	cout => \u2|bcd7_ist|Add8~5\);

-- Location: LCCOMB_X18_Y15_N24
\u2|bcd7_ist|Add9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add9~4_combout\ = ((\u2|bcd7_ist|Add7~4_combout\ $ (\u2|bcd7_ist|Add8~4_combout\ $ (!\u2|bcd7_ist|Add9~3\)))) # (GND)
-- \u2|bcd7_ist|Add9~5\ = CARRY((\u2|bcd7_ist|Add7~4_combout\ & ((\u2|bcd7_ist|Add8~4_combout\) # (!\u2|bcd7_ist|Add9~3\))) # (!\u2|bcd7_ist|Add7~4_combout\ & (\u2|bcd7_ist|Add8~4_combout\ & !\u2|bcd7_ist|Add9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add7~4_combout\,
	datab => \u2|bcd7_ist|Add8~4_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add9~3\,
	combout => \u2|bcd7_ist|Add9~4_combout\,
	cout => \u2|bcd7_ist|Add9~5\);

-- Location: FF_X11_Y2_N13
\u2|ch7_data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult6|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_data_reg\(27));

-- Location: LCCOMB_X11_Y2_N22
\u2|ch7_vol~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch7_vol~7_combout\ = (!\u1|ad_reset~q\ & \u2|ch7_data_reg\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch7_data_reg\(27),
	combout => \u2|ch7_vol~7_combout\);

-- Location: FF_X11_Y2_N23
\u2|ch7_vol[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch7_vol~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch7_vol\(12));

-- Location: LCCOMB_X10_Y8_N4
\u2|bcd7_ist|rhex[3][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|rhex[3][0]~feeder_combout\ = \u2|ch7_vol\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch7_vol\(12),
	combout => \u2|bcd7_ist|rhex[3][0]~feeder_combout\);

-- Location: FF_X10_Y8_N5
\u2|bcd7_ist|rhex[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|rhex[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhex[3][0]~q\);

-- Location: LCCOMB_X17_Y14_N0
\u2|bcd7_ist|WideOr8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr8~0_combout\ = (!\u2|bcd7_ist|rhex[3][3]~q\ & ((\u2|bcd7_ist|rhex[3][2]~q\ & ((!\u2|bcd7_ist|rhex[3][1]~q\))) # (!\u2|bcd7_ist|rhex[3][2]~q\ & ((\u2|bcd7_ist|rhex[3][0]~q\) # (\u2|bcd7_ist|rhex[3][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[3][3]~q\,
	datab => \u2|bcd7_ist|rhex[3][0]~q\,
	datac => \u2|bcd7_ist|rhex[3][2]~q\,
	datad => \u2|bcd7_ist|rhex[3][1]~q\,
	combout => \u2|bcd7_ist|WideOr8~0_combout\);

-- Location: FF_X17_Y14_N1
\u2|bcd7_ist|rhexd[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|WideOr8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexd\(7));

-- Location: LCCOMB_X18_Y15_N26
\u2|bcd7_ist|Add9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add9~6_combout\ = (\u2|bcd7_ist|Add7~6_combout\ & ((\u2|bcd7_ist|Add8~6_combout\ & (\u2|bcd7_ist|Add9~5\ & VCC)) # (!\u2|bcd7_ist|Add8~6_combout\ & (!\u2|bcd7_ist|Add9~5\)))) # (!\u2|bcd7_ist|Add7~6_combout\ & ((\u2|bcd7_ist|Add8~6_combout\ & 
-- (!\u2|bcd7_ist|Add9~5\)) # (!\u2|bcd7_ist|Add8~6_combout\ & ((\u2|bcd7_ist|Add9~5\) # (GND)))))
-- \u2|bcd7_ist|Add9~7\ = CARRY((\u2|bcd7_ist|Add7~6_combout\ & (!\u2|bcd7_ist|Add8~6_combout\ & !\u2|bcd7_ist|Add9~5\)) # (!\u2|bcd7_ist|Add7~6_combout\ & ((!\u2|bcd7_ist|Add9~5\) # (!\u2|bcd7_ist|Add8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add7~6_combout\,
	datab => \u2|bcd7_ist|Add8~6_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add9~5\,
	combout => \u2|bcd7_ist|Add9~6_combout\,
	cout => \u2|bcd7_ist|Add9~7\);

-- Location: LCCOMB_X14_Y15_N12
\u2|bcd7_ist|WideOr26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr26~0_combout\ = (\u2|bcd7_ist|rhex[1][3]~q\ & ((\u2|bcd7_ist|rhex[1][1]~q\ & ((\u2|bcd7_ist|rhex[1][0]~q\) # (!\u2|bcd7_ist|rhex[1][2]~q\))) # (!\u2|bcd7_ist|rhex[1][1]~q\ & (!\u2|bcd7_ist|rhex[1][2]~q\ & \u2|bcd7_ist|rhex[1][0]~q\)))) 
-- # (!\u2|bcd7_ist|rhex[1][3]~q\ & ((\u2|bcd7_ist|rhex[1][1]~q\ & (!\u2|bcd7_ist|rhex[1][2]~q\ & \u2|bcd7_ist|rhex[1][0]~q\)) # (!\u2|bcd7_ist|rhex[1][1]~q\ & (\u2|bcd7_ist|rhex[1][2]~q\ & !\u2|bcd7_ist|rhex[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[1][3]~q\,
	datab => \u2|bcd7_ist|rhex[1][1]~q\,
	datac => \u2|bcd7_ist|rhex[1][2]~q\,
	datad => \u2|bcd7_ist|rhex[1][0]~q\,
	combout => \u2|bcd7_ist|WideOr26~0_combout\);

-- Location: FF_X14_Y15_N13
\u2|bcd7_ist|rhexb[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|WideOr26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexb\(6));

-- Location: LCCOMB_X14_Y15_N10
\u2|bcd7_ist|WideOr27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr27~0_combout\ = (\u2|bcd7_ist|rhex[1][3]~q\ & ((\u2|bcd7_ist|rhex[1][1]~q\ & ((!\u2|bcd7_ist|rhex[1][0]~q\) # (!\u2|bcd7_ist|rhex[1][2]~q\))) # (!\u2|bcd7_ist|rhex[1][1]~q\ & (!\u2|bcd7_ist|rhex[1][2]~q\ & 
-- !\u2|bcd7_ist|rhex[1][0]~q\)))) # (!\u2|bcd7_ist|rhex[1][3]~q\ & (!\u2|bcd7_ist|rhex[1][0]~q\ & (\u2|bcd7_ist|rhex[1][1]~q\ $ (\u2|bcd7_ist|rhex[1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[1][3]~q\,
	datab => \u2|bcd7_ist|rhex[1][1]~q\,
	datac => \u2|bcd7_ist|rhex[1][2]~q\,
	datad => \u2|bcd7_ist|rhex[1][0]~q\,
	combout => \u2|bcd7_ist|WideOr27~0_combout\);

-- Location: FF_X14_Y15_N11
\u2|bcd7_ist|rhexb[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|WideOr27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexb\(5));

-- Location: LCCOMB_X13_Y15_N16
\u2|bcd7_ist|Add7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add7~8_combout\ = !\u2|bcd7_ist|Add7~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd7_ist|Add7~7\,
	combout => \u2|bcd7_ist|Add7~8_combout\);

-- Location: LCCOMB_X18_Y15_N28
\u2|bcd7_ist|Add9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add9~8_combout\ = ((\u2|bcd7_ist|Add8~8_combout\ $ (\u2|bcd7_ist|Add7~8_combout\ $ (!\u2|bcd7_ist|Add9~7\)))) # (GND)
-- \u2|bcd7_ist|Add9~9\ = CARRY((\u2|bcd7_ist|Add8~8_combout\ & ((\u2|bcd7_ist|Add7~8_combout\) # (!\u2|bcd7_ist|Add9~7\))) # (!\u2|bcd7_ist|Add8~8_combout\ & (\u2|bcd7_ist|Add7~8_combout\ & !\u2|bcd7_ist|Add9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add8~8_combout\,
	datab => \u2|bcd7_ist|Add7~8_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add9~7\,
	combout => \u2|bcd7_ist|Add9~8_combout\,
	cout => \u2|bcd7_ist|Add9~9\);

-- Location: LCCOMB_X18_Y15_N14
\u2|bcd7_ist|addbcd4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~7_combout\ = (\u2|bcd7_ist|Add9~6_combout\ & (!\u2|bcd7_ist|Add9~8_combout\ & ((\u2|bcd7_ist|Add9~2_combout\) # (\u2|bcd7_ist|Add9~4_combout\)))) # (!\u2|bcd7_ist|Add9~6_combout\ & (((!\u2|bcd7_ist|Add9~4_combout\ & 
-- \u2|bcd7_ist|Add9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add9~2_combout\,
	datab => \u2|bcd7_ist|Add9~4_combout\,
	datac => \u2|bcd7_ist|Add9~6_combout\,
	datad => \u2|bcd7_ist|Add9~8_combout\,
	combout => \u2|bcd7_ist|addbcd4~7_combout\);

-- Location: LCCOMB_X17_Y15_N24
\u2|bcd7_ist|addbcd4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~46_combout\ = (\u2|bcd7_ist|addbcd4~7_combout\ & (\u2|bcd7_ist|Add12~0_combout\)) # (!\u2|bcd7_ist|addbcd4~7_combout\ & ((\u2|bcd7_ist|Add9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|Add12~0_combout\,
	datac => \u2|bcd7_ist|addbcd4~7_combout\,
	datad => \u2|bcd7_ist|Add9~2_combout\,
	combout => \u2|bcd7_ist|addbcd4~46_combout\);

-- Location: LCCOMB_X18_Y15_N30
\u2|bcd7_ist|Add9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add9~10_combout\ = \u2|bcd7_ist|Add9~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd7_ist|Add9~9\,
	combout => \u2|bcd7_ist|Add9~10_combout\);

-- Location: LCCOMB_X19_Y15_N4
\u2|bcd7_ist|addbcd4~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~47_combout\ = (\u2|bcd7_ist|LessThan3~0_combout\ & (\u2|bcd7_ist|Add10~0_combout\)) # (!\u2|bcd7_ist|LessThan3~0_combout\ & ((\u2|bcd7_ist|Add9~10_combout\ & (\u2|bcd7_ist|Add10~0_combout\)) # (!\u2|bcd7_ist|Add9~10_combout\ & 
-- ((\u2|bcd7_ist|addbcd4~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|LessThan3~0_combout\,
	datab => \u2|bcd7_ist|Add10~0_combout\,
	datac => \u2|bcd7_ist|addbcd4~46_combout\,
	datad => \u2|bcd7_ist|Add9~10_combout\,
	combout => \u2|bcd7_ist|addbcd4~47_combout\);

-- Location: FF_X19_Y15_N5
\u2|bcd7_ist|resb[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|addbcd4~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|resb\(1));

-- Location: LCCOMB_X19_Y15_N0
\u3|uart_ad[93][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[93][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[93][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd7_ist|resb\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[93][1]~combout\,
	datac => \u2|bcd7_ist|resb\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[93][1]~combout\);

-- Location: LCCOMB_X23_Y13_N26
\u3|txdata~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~195_combout\ = (\u3|k\(5) & ((!\u3|k\(1)))) # (!\u3|k\(5) & ((\u3|uart_ad[93][1]~combout\) # (\u3|k\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(5),
	datac => \u3|uart_ad[93][1]~combout\,
	datad => \u3|k\(1),
	combout => \u3|txdata~195_combout\);

-- Location: LCCOMB_X26_Y9_N26
\u3|txdata[2]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~128_combout\ = (\u3|k\(4)) # ((\u3|k\(5)) # (!\u3|k\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|k\(5),
	datad => \u3|k\(2),
	combout => \u3|txdata[2]~128_combout\);

-- Location: LCCOMB_X29_Y7_N26
\u2|bcd6_ist|WideOr13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr13~0_combout\ = (\u2|bcd6_ist|rhex[3][0]~q\ & (!\u2|bcd6_ist|rhex[3][2]~q\ & ((\u2|bcd6_ist|rhex[3][3]~q\) # (!\u2|bcd6_ist|rhex[3][1]~q\)))) # (!\u2|bcd6_ist|rhex[3][0]~q\ & (\u2|bcd6_ist|rhex[3][2]~q\ & ((\u2|bcd6_ist|rhex[3][1]~q\) # 
-- (!\u2|bcd6_ist|rhex[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[3][0]~q\,
	datab => \u2|bcd6_ist|rhex[3][2]~q\,
	datac => \u2|bcd6_ist|rhex[3][1]~q\,
	datad => \u2|bcd6_ist|rhex[3][3]~q\,
	combout => \u2|bcd6_ist|WideOr13~0_combout\);

-- Location: FF_X30_Y10_N31
\u2|bcd6_ist|rhexd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd6_ist|WideOr13~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexd\(2));

-- Location: FF_X28_Y15_N13
\u2|ch6_data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult5|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_data_reg\(27));

-- Location: LCCOMB_X28_Y7_N12
\u2|ch6_vol~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch6_vol~7_combout\ = (\u2|ch6_data_reg\(27) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch6_data_reg\(27),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch6_vol~7_combout\);

-- Location: FF_X28_Y7_N13
\u2|ch6_vol[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch6_vol~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch6_vol\(12));

-- Location: LCCOMB_X28_Y7_N8
\u2|bcd6_ist|rhex[3][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|rhex[3][0]~feeder_combout\ = \u2|ch6_vol\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch6_vol\(12),
	combout => \u2|bcd6_ist|rhex[3][0]~feeder_combout\);

-- Location: FF_X28_Y7_N9
\u2|bcd6_ist|rhex[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|rhex[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhex[3][0]~q\);

-- Location: LCCOMB_X28_Y7_N16
\u2|bcd6_ist|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr3~0_combout\ = (\u2|bcd6_ist|rhex[3][1]~q\ & ((\u2|bcd6_ist|rhex[3][2]~q\ & (!\u2|bcd6_ist|rhex[3][0]~q\ & \u2|bcd6_ist|rhex[3][3]~q\)) # (!\u2|bcd6_ist|rhex[3][2]~q\ & (\u2|bcd6_ist|rhex[3][0]~q\ & !\u2|bcd6_ist|rhex[3][3]~q\)))) # 
-- (!\u2|bcd6_ist|rhex[3][1]~q\ & (\u2|bcd6_ist|rhex[3][3]~q\ $ (((\u2|bcd6_ist|rhex[3][2]~q\ & !\u2|bcd6_ist|rhex[3][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[3][1]~q\,
	datab => \u2|bcd6_ist|rhex[3][2]~q\,
	datac => \u2|bcd6_ist|rhex[3][0]~q\,
	datad => \u2|bcd6_ist|rhex[3][3]~q\,
	combout => \u2|bcd6_ist|WideOr3~0_combout\);

-- Location: FF_X28_Y7_N17
\u2|bcd6_ist|rhexd[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexd\(13));

-- Location: LCCOMB_X28_Y7_N10
\u2|bcd6_ist|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr4~0_combout\ = (\u2|bcd6_ist|rhex[3][3]~q\ & ((\u2|bcd6_ist|rhex[3][2]~q\) # ((\u2|bcd6_ist|rhex[3][1]~q\ & \u2|bcd6_ist|rhex[3][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[3][1]~q\,
	datab => \u2|bcd6_ist|rhex[3][2]~q\,
	datac => \u2|bcd6_ist|rhex[3][0]~q\,
	datad => \u2|bcd6_ist|rhex[3][3]~q\,
	combout => \u2|bcd6_ist|WideOr4~0_combout\);

-- Location: FF_X28_Y7_N11
\u2|bcd6_ist|rhexd[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexd\(12));

-- Location: LCCOMB_X25_Y9_N0
\u2|bcd6_ist|Add20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add20~0_combout\ = (\u2|bcd6_ist|Add19~2_combout\ & (\u2|bcd6_ist|rhexd\(12) $ (VCC))) # (!\u2|bcd6_ist|Add19~2_combout\ & (\u2|bcd6_ist|rhexd\(12) & VCC))
-- \u2|bcd6_ist|Add20~1\ = CARRY((\u2|bcd6_ist|Add19~2_combout\ & \u2|bcd6_ist|rhexd\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add19~2_combout\,
	datab => \u2|bcd6_ist|rhexd\(12),
	datad => VCC,
	combout => \u2|bcd6_ist|Add20~0_combout\,
	cout => \u2|bcd6_ist|Add20~1\);

-- Location: LCCOMB_X25_Y9_N4
\u2|bcd6_ist|Add20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add20~4_combout\ = ((\u2|bcd6_ist|Add19~0_combout\ $ (\u2|bcd6_ist|rhexd\(2) $ (!\u2|bcd6_ist|Add20~3\)))) # (GND)
-- \u2|bcd6_ist|Add20~5\ = CARRY((\u2|bcd6_ist|Add19~0_combout\ & ((\u2|bcd6_ist|rhexd\(2)) # (!\u2|bcd6_ist|Add20~3\))) # (!\u2|bcd6_ist|Add19~0_combout\ & (\u2|bcd6_ist|rhexd\(2) & !\u2|bcd6_ist|Add20~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add19~0_combout\,
	datab => \u2|bcd6_ist|rhexd\(2),
	datad => VCC,
	cin => \u2|bcd6_ist|Add20~3\,
	combout => \u2|bcd6_ist|Add20~4_combout\,
	cout => \u2|bcd6_ist|Add20~5\);

-- Location: LCCOMB_X25_Y9_N6
\u2|bcd6_ist|Add20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add20~6_combout\ = (\u2|bcd6_ist|rhexd\(15) & (!\u2|bcd6_ist|Add20~5\)) # (!\u2|bcd6_ist|rhexd\(15) & ((\u2|bcd6_ist|Add20~5\) # (GND)))
-- \u2|bcd6_ist|Add20~7\ = CARRY((!\u2|bcd6_ist|Add20~5\) # (!\u2|bcd6_ist|rhexd\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhexd\(15),
	datad => VCC,
	cin => \u2|bcd6_ist|Add20~5\,
	combout => \u2|bcd6_ist|Add20~6_combout\,
	cout => \u2|bcd6_ist|Add20~7\);

-- Location: LCCOMB_X25_Y9_N8
\u2|bcd6_ist|Add20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add20~8_combout\ = !\u2|bcd6_ist|Add20~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd6_ist|Add20~7\,
	combout => \u2|bcd6_ist|Add20~8_combout\);

-- Location: LCCOMB_X26_Y9_N2
\u2|bcd6_ist|addbcd4~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~47_combout\ = (\u2|bcd6_ist|Add20~2_combout\ & (\u2|bcd6_ist|Add20~6_combout\ $ (((\u2|bcd6_ist|Add20~4_combout\) # (!\u2|bcd6_ist|Add20~8_combout\))))) # (!\u2|bcd6_ist|Add20~2_combout\ & ((\u2|bcd6_ist|Add20~6_combout\ & 
-- (\u2|bcd6_ist|Add20~4_combout\ & !\u2|bcd6_ist|Add20~8_combout\)) # (!\u2|bcd6_ist|Add20~6_combout\ & (!\u2|bcd6_ist|Add20~4_combout\ & \u2|bcd6_ist|Add20~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add20~2_combout\,
	datab => \u2|bcd6_ist|Add20~6_combout\,
	datac => \u2|bcd6_ist|Add20~4_combout\,
	datad => \u2|bcd6_ist|Add20~8_combout\,
	combout => \u2|bcd6_ist|addbcd4~47_combout\);

-- Location: FF_X26_Y9_N3
\u2|bcd6_ist|resd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|addbcd4~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|resd\(1));

-- Location: LCCOMB_X26_Y9_N28
\u3|uart_ad[77][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[77][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[77][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd6_ist|resd\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[77][1]~combout\,
	datac => \u2|bcd6_ist|resd\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[77][1]~combout\);

-- Location: LCCOMB_X22_Y12_N12
\u3|txdata[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~38_combout\ = (!\u3|k\(5) & \u3|k\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|k\(5),
	datad => \u3|k\(4),
	combout => \u3|txdata[3]~38_combout\);

-- Location: LCCOMB_X17_Y14_N6
\u2|bcd7_ist|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr1~0_combout\ = (\u2|bcd7_ist|rhex[3][3]~q\ & ((\u2|bcd7_ist|rhex[3][2]~q\ & (\u2|bcd7_ist|rhex[3][0]~q\ & \u2|bcd7_ist|rhex[3][1]~q\)) # (!\u2|bcd7_ist|rhex[3][2]~q\ & ((!\u2|bcd7_ist|rhex[3][1]~q\))))) # (!\u2|bcd7_ist|rhex[3][3]~q\ & 
-- (\u2|bcd7_ist|rhex[3][2]~q\ & ((\u2|bcd7_ist|rhex[3][0]~q\) # (\u2|bcd7_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[3][3]~q\,
	datab => \u2|bcd7_ist|rhex[3][0]~q\,
	datac => \u2|bcd7_ist|rhex[3][2]~q\,
	datad => \u2|bcd7_ist|rhex[3][1]~q\,
	combout => \u2|bcd7_ist|WideOr1~0_combout\);

-- Location: FF_X17_Y14_N7
\u2|bcd7_ist|rhexd[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexd\(17));

-- Location: FF_X19_Y16_N7
\u2|bcd7_ist|rhexc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd7_ist|rhex[2][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexc\(13));

-- Location: LCCOMB_X14_Y15_N20
\u2|bcd7_ist|WideOr24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr24~0_combout\ = (\u2|bcd7_ist|rhex[1][3]~q\ & (((!\u2|bcd7_ist|rhex[1][1]~q\ & !\u2|bcd7_ist|rhex[1][0]~q\)) # (!\u2|bcd7_ist|rhex[1][2]~q\))) # (!\u2|bcd7_ist|rhex[1][3]~q\ & (\u2|bcd7_ist|rhex[1][1]~q\ & (\u2|bcd7_ist|rhex[1][2]~q\ & 
-- \u2|bcd7_ist|rhex[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[1][3]~q\,
	datab => \u2|bcd7_ist|rhex[1][1]~q\,
	datac => \u2|bcd7_ist|rhex[1][2]~q\,
	datad => \u2|bcd7_ist|rhex[1][0]~q\,
	combout => \u2|bcd7_ist|WideOr24~0_combout\);

-- Location: FF_X14_Y15_N21
\u2|bcd7_ist|rhexb[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|WideOr24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexb\(8));

-- Location: LCCOMB_X18_Y15_N0
\u2|bcd7_ist|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|LessThan3~0_combout\ = (\u2|bcd7_ist|Add9~2_combout\ & (\u2|bcd7_ist|Add9~4_combout\ & (\u2|bcd7_ist|Add9~6_combout\ & \u2|bcd7_ist|Add9~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add9~2_combout\,
	datab => \u2|bcd7_ist|Add9~4_combout\,
	datac => \u2|bcd7_ist|Add9~6_combout\,
	datad => \u2|bcd7_ist|Add9~8_combout\,
	combout => \u2|bcd7_ist|LessThan3~0_combout\);

-- Location: LCCOMB_X18_Y15_N18
\u2|bcd7_ist|addbcd4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~8_combout\ = (\u2|bcd7_ist|Add9~10_combout\) # ((\u2|bcd7_ist|addbcd4~7_combout\) # (\u2|bcd7_ist|LessThan3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add9~10_combout\,
	datac => \u2|bcd7_ist|addbcd4~7_combout\,
	datad => \u2|bcd7_ist|LessThan3~0_combout\,
	combout => \u2|bcd7_ist|addbcd4~8_combout\);

-- Location: LCCOMB_X18_Y15_N16
\u2|bcd7_ist|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|LessThan4~0_combout\ = (\u2|bcd7_ist|Add9~8_combout\ & ((\u2|bcd7_ist|Add9~4_combout\) # (\u2|bcd7_ist|Add9~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|Add9~4_combout\,
	datac => \u2|bcd7_ist|Add9~6_combout\,
	datad => \u2|bcd7_ist|Add9~8_combout\,
	combout => \u2|bcd7_ist|LessThan4~0_combout\);

-- Location: LCCOMB_X17_Y15_N28
\u2|bcd7_ist|addbcd4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~12_combout\ = (!\u2|bcd7_ist|Add9~10_combout\ & (!\u2|bcd7_ist|LessThan3~0_combout\ & (\u2|bcd7_ist|Add12~6_combout\ & !\u2|bcd7_ist|LessThan4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add9~10_combout\,
	datab => \u2|bcd7_ist|LessThan3~0_combout\,
	datac => \u2|bcd7_ist|Add12~6_combout\,
	datad => \u2|bcd7_ist|LessThan4~0_combout\,
	combout => \u2|bcd7_ist|addbcd4~12_combout\);

-- Location: LCCOMB_X17_Y15_N30
\u2|bcd7_ist|addbcd4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~14_combout\ = (\u2|bcd7_ist|addbcd4~8_combout\ & ((\u2|bcd7_ist|addbcd4~13_combout\) # (\u2|bcd7_ist|addbcd4~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|addbcd4~13_combout\,
	datab => \u2|bcd7_ist|addbcd4~8_combout\,
	datad => \u2|bcd7_ist|addbcd4~12_combout\,
	combout => \u2|bcd7_ist|addbcd4~14_combout\);

-- Location: LCCOMB_X18_Y15_N2
\u2|bcd7_ist|addbcd4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~9_combout\ = (!\u2|bcd7_ist|Add9~10_combout\ & (!\u2|bcd7_ist|LessThan3~0_combout\ & ((!\u2|bcd7_ist|LessThan4~0_combout\) # (!\u2|bcd7_ist|addbcd4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add9~10_combout\,
	datab => \u2|bcd7_ist|LessThan3~0_combout\,
	datac => \u2|bcd7_ist|addbcd4~7_combout\,
	datad => \u2|bcd7_ist|LessThan4~0_combout\,
	combout => \u2|bcd7_ist|addbcd4~9_combout\);

-- Location: LCCOMB_X18_Y15_N12
\u2|bcd7_ist|Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add10~8_combout\ = \u2|bcd7_ist|Add9~10_combout\ $ (!\u2|bcd7_ist|Add10~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add9~10_combout\,
	cin => \u2|bcd7_ist|Add10~7\,
	combout => \u2|bcd7_ist|Add10~8_combout\);

-- Location: LCCOMB_X17_Y15_N0
\u2|bcd7_ist|addbcd4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~10_combout\ = (\u2|bcd7_ist|LessThan4~0_combout\) # ((\u2|bcd7_ist|Add12~8_combout\ & \u2|bcd7_ist|addbcd4~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add12~8_combout\,
	datab => \u2|bcd7_ist|LessThan4~0_combout\,
	datad => \u2|bcd7_ist|addbcd4~8_combout\,
	combout => \u2|bcd7_ist|addbcd4~10_combout\);

-- Location: LCCOMB_X17_Y16_N8
\u2|bcd7_ist|addbcd4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~11_combout\ = (\u2|bcd7_ist|addbcd4~9_combout\ & (((\u2|bcd7_ist|addbcd4~10_combout\)))) # (!\u2|bcd7_ist|addbcd4~9_combout\ & (\u2|bcd7_ist|addbcd4~8_combout\ & (\u2|bcd7_ist|Add10~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|addbcd4~8_combout\,
	datab => \u2|bcd7_ist|addbcd4~9_combout\,
	datac => \u2|bcd7_ist|Add10~8_combout\,
	datad => \u2|bcd7_ist|addbcd4~10_combout\,
	combout => \u2|bcd7_ist|addbcd4~11_combout\);

-- Location: LCCOMB_X17_Y16_N2
\u2|bcd7_ist|Add13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add13~0_combout\ = (\u2|bcd7_ist|rhexb\(9) & ((\u2|bcd7_ist|addbcd4~11_combout\) # ((\u2|bcd7_ist|rhexb\(8) & \u2|bcd7_ist|addbcd4~14_combout\)))) # (!\u2|bcd7_ist|rhexb\(9) & (\u2|bcd7_ist|rhexb\(8) & (\u2|bcd7_ist|addbcd4~14_combout\ & 
-- \u2|bcd7_ist|addbcd4~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexb\(9),
	datab => \u2|bcd7_ist|rhexb\(8),
	datac => \u2|bcd7_ist|addbcd4~14_combout\,
	datad => \u2|bcd7_ist|addbcd4~11_combout\,
	combout => \u2|bcd7_ist|Add13~0_combout\);

-- Location: LCCOMB_X17_Y16_N4
\u2|bcd7_ist|Add13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add13~1_combout\ = \u2|bcd7_ist|rhexb\(9) $ (\u2|bcd7_ist|addbcd4~11_combout\ $ (((\u2|bcd7_ist|rhexb\(8) & \u2|bcd7_ist|addbcd4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexb\(9),
	datab => \u2|bcd7_ist|rhexb\(8),
	datac => \u2|bcd7_ist|addbcd4~14_combout\,
	datad => \u2|bcd7_ist|addbcd4~11_combout\,
	combout => \u2|bcd7_ist|Add13~1_combout\);

-- Location: LCCOMB_X16_Y15_N20
\u2|bcd7_ist|WideOr16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr16~0_combout\ = \u2|bcd7_ist|rhex[2][1]~q\ $ (((\u2|bcd7_ist|rhex[2][0]~q\ & \u2|bcd7_ist|rhex[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[2][1]~q\,
	datac => \u2|bcd7_ist|rhex[2][0]~q\,
	datad => \u2|bcd7_ist|rhex[2][3]~q\,
	combout => \u2|bcd7_ist|WideOr16~0_combout\);

-- Location: FF_X16_Y15_N21
\u2|bcd7_ist|rhexc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexc\(8));

-- Location: LCCOMB_X17_Y16_N24
\u2|bcd7_ist|Add14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add14~2_combout\ = (\u2|bcd7_ist|rhexc\(9) & ((\u2|bcd7_ist|Add13~1_combout\ & (\u2|bcd7_ist|Add14~1\ & VCC)) # (!\u2|bcd7_ist|Add13~1_combout\ & (!\u2|bcd7_ist|Add14~1\)))) # (!\u2|bcd7_ist|rhexc\(9) & ((\u2|bcd7_ist|Add13~1_combout\ & 
-- (!\u2|bcd7_ist|Add14~1\)) # (!\u2|bcd7_ist|Add13~1_combout\ & ((\u2|bcd7_ist|Add14~1\) # (GND)))))
-- \u2|bcd7_ist|Add14~3\ = CARRY((\u2|bcd7_ist|rhexc\(9) & (!\u2|bcd7_ist|Add13~1_combout\ & !\u2|bcd7_ist|Add14~1\)) # (!\u2|bcd7_ist|rhexc\(9) & ((!\u2|bcd7_ist|Add14~1\) # (!\u2|bcd7_ist|Add13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexc\(9),
	datab => \u2|bcd7_ist|Add13~1_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add14~1\,
	combout => \u2|bcd7_ist|Add14~2_combout\,
	cout => \u2|bcd7_ist|Add14~3\);

-- Location: LCCOMB_X17_Y14_N16
\u2|bcd7_ist|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr5~0_combout\ = (\u2|bcd7_ist|rhex[3][3]~q\ & ((\u2|bcd7_ist|rhex[3][0]~q\ & (\u2|bcd7_ist|rhex[3][2]~q\ & \u2|bcd7_ist|rhex[3][1]~q\)) # (!\u2|bcd7_ist|rhex[3][0]~q\ & (!\u2|bcd7_ist|rhex[3][2]~q\ & !\u2|bcd7_ist|rhex[3][1]~q\)))) # 
-- (!\u2|bcd7_ist|rhex[3][3]~q\ & (\u2|bcd7_ist|rhex[3][2]~q\ & ((\u2|bcd7_ist|rhex[3][0]~q\) # (\u2|bcd7_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[3][3]~q\,
	datab => \u2|bcd7_ist|rhex[3][0]~q\,
	datac => \u2|bcd7_ist|rhex[3][2]~q\,
	datad => \u2|bcd7_ist|rhex[3][1]~q\,
	combout => \u2|bcd7_ist|WideOr5~0_combout\);

-- Location: FF_X17_Y14_N17
\u2|bcd7_ist|rhexd[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexd\(10));

-- Location: LCCOMB_X17_Y14_N12
\u2|bcd7_ist|WideOr7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr7~0_combout\ = (!\u2|bcd7_ist|rhex[3][0]~q\ & ((\u2|bcd7_ist|rhex[3][3]~q\) # ((\u2|bcd7_ist|rhex[3][2]~q\) # (\u2|bcd7_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[3][3]~q\,
	datab => \u2|bcd7_ist|rhex[3][0]~q\,
	datac => \u2|bcd7_ist|rhex[3][2]~q\,
	datad => \u2|bcd7_ist|rhex[3][1]~q\,
	combout => \u2|bcd7_ist|WideOr7~0_combout\);

-- Location: FF_X17_Y14_N13
\u2|bcd7_ist|rhexd[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|WideOr7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexd\(8));

-- Location: LCCOMB_X17_Y16_N14
\u2|bcd7_ist|Add15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add15~4_combout\ = ((\u2|bcd7_ist|Add14~4_combout\ $ (\u2|bcd7_ist|rhexd\(10) $ (!\u2|bcd7_ist|Add15~3\)))) # (GND)
-- \u2|bcd7_ist|Add15~5\ = CARRY((\u2|bcd7_ist|Add14~4_combout\ & ((\u2|bcd7_ist|rhexd\(10)) # (!\u2|bcd7_ist|Add15~3\))) # (!\u2|bcd7_ist|Add14~4_combout\ & (\u2|bcd7_ist|rhexd\(10) & !\u2|bcd7_ist|Add15~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add14~4_combout\,
	datab => \u2|bcd7_ist|rhexd\(10),
	datad => VCC,
	cin => \u2|bcd7_ist|Add15~3\,
	combout => \u2|bcd7_ist|Add15~4_combout\,
	cout => \u2|bcd7_ist|Add15~5\);

-- Location: LCCOMB_X17_Y16_N16
\u2|bcd7_ist|Add15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add15~6_combout\ = (\u2|bcd7_ist|rhexd\(11) & ((\u2|bcd7_ist|Add14~6_combout\ & (\u2|bcd7_ist|Add15~5\ & VCC)) # (!\u2|bcd7_ist|Add14~6_combout\ & (!\u2|bcd7_ist|Add15~5\)))) # (!\u2|bcd7_ist|rhexd\(11) & ((\u2|bcd7_ist|Add14~6_combout\ & 
-- (!\u2|bcd7_ist|Add15~5\)) # (!\u2|bcd7_ist|Add14~6_combout\ & ((\u2|bcd7_ist|Add15~5\) # (GND)))))
-- \u2|bcd7_ist|Add15~7\ = CARRY((\u2|bcd7_ist|rhexd\(11) & (!\u2|bcd7_ist|Add14~6_combout\ & !\u2|bcd7_ist|Add15~5\)) # (!\u2|bcd7_ist|rhexd\(11) & ((!\u2|bcd7_ist|Add15~5\) # (!\u2|bcd7_ist|Add14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexd\(11),
	datab => \u2|bcd7_ist|Add14~6_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add15~5\,
	combout => \u2|bcd7_ist|Add15~6_combout\,
	cout => \u2|bcd7_ist|Add15~7\);

-- Location: LCCOMB_X17_Y16_N18
\u2|bcd7_ist|Add15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add15~8_combout\ = (\u2|bcd7_ist|Add14~8_combout\ & (\u2|bcd7_ist|Add15~7\ $ (GND))) # (!\u2|bcd7_ist|Add14~8_combout\ & (!\u2|bcd7_ist|Add15~7\ & VCC))
-- \u2|bcd7_ist|Add15~9\ = CARRY((\u2|bcd7_ist|Add14~8_combout\ & !\u2|bcd7_ist|Add15~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add14~8_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add15~7\,
	combout => \u2|bcd7_ist|Add15~8_combout\,
	cout => \u2|bcd7_ist|Add15~9\);

-- Location: LCCOMB_X17_Y16_N20
\u2|bcd7_ist|Add15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add15~10_combout\ = \u2|bcd7_ist|Add15~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd7_ist|Add15~9\,
	combout => \u2|bcd7_ist|Add15~10_combout\);

-- Location: LCCOMB_X18_Y16_N22
\u2|bcd7_ist|Add16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add16~6_combout\ = (\u2|bcd7_ist|Add15~8_combout\ & (\u2|bcd7_ist|Add16~5\ & VCC)) # (!\u2|bcd7_ist|Add15~8_combout\ & (!\u2|bcd7_ist|Add16~5\))
-- \u2|bcd7_ist|Add16~7\ = CARRY((!\u2|bcd7_ist|Add15~8_combout\ & !\u2|bcd7_ist|Add16~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|Add15~8_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add16~5\,
	combout => \u2|bcd7_ist|Add16~6_combout\,
	cout => \u2|bcd7_ist|Add16~7\);

-- Location: LCCOMB_X18_Y16_N24
\u2|bcd7_ist|Add16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add16~8_combout\ = \u2|bcd7_ist|Add16~7\ $ (!\u2|bcd7_ist|Add15~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd7_ist|Add15~10_combout\,
	cin => \u2|bcd7_ist|Add16~7\,
	combout => \u2|bcd7_ist|Add16~8_combout\);

-- Location: LCCOMB_X19_Y16_N30
\u2|bcd7_ist|addbcd4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~15_combout\ = (\u2|bcd7_ist|Add15~6_combout\ & (!\u2|bcd7_ist|Add15~8_combout\ & ((\u2|bcd7_ist|Add15~2_combout\) # (\u2|bcd7_ist|Add15~4_combout\)))) # (!\u2|bcd7_ist|Add15~6_combout\ & (((!\u2|bcd7_ist|Add15~4_combout\ & 
-- \u2|bcd7_ist|Add15~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add15~2_combout\,
	datab => \u2|bcd7_ist|Add15~4_combout\,
	datac => \u2|bcd7_ist|Add15~6_combout\,
	datad => \u2|bcd7_ist|Add15~8_combout\,
	combout => \u2|bcd7_ist|addbcd4~15_combout\);

-- Location: LCCOMB_X19_Y16_N20
\u2|bcd7_ist|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|LessThan6~0_combout\ = (\u2|bcd7_ist|Add15~2_combout\ & (\u2|bcd7_ist|Add15~4_combout\ & (\u2|bcd7_ist|Add15~6_combout\ & \u2|bcd7_ist|Add15~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add15~2_combout\,
	datab => \u2|bcd7_ist|Add15~4_combout\,
	datac => \u2|bcd7_ist|Add15~6_combout\,
	datad => \u2|bcd7_ist|Add15~8_combout\,
	combout => \u2|bcd7_ist|LessThan6~0_combout\);

-- Location: LCCOMB_X19_Y16_N8
\u2|bcd7_ist|addbcd4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~16_combout\ = (\u2|bcd7_ist|Add15~10_combout\) # ((\u2|bcd7_ist|addbcd4~15_combout\) # (\u2|bcd7_ist|LessThan6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add15~10_combout\,
	datac => \u2|bcd7_ist|addbcd4~15_combout\,
	datad => \u2|bcd7_ist|LessThan6~0_combout\,
	combout => \u2|bcd7_ist|addbcd4~16_combout\);

-- Location: LCCOMB_X19_Y16_N14
\u2|bcd7_ist|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|LessThan7~0_combout\ = (\u2|bcd7_ist|Add15~8_combout\ & ((\u2|bcd7_ist|Add15~4_combout\) # (\u2|bcd7_ist|Add15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|Add15~4_combout\,
	datac => \u2|bcd7_ist|Add15~6_combout\,
	datad => \u2|bcd7_ist|Add15~8_combout\,
	combout => \u2|bcd7_ist|LessThan7~0_combout\);

-- Location: LCCOMB_X18_Y16_N10
\u2|bcd7_ist|Add18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add18~6_combout\ = (\u2|bcd7_ist|Add15~8_combout\ & (!\u2|bcd7_ist|Add18~5\)) # (!\u2|bcd7_ist|Add15~8_combout\ & ((\u2|bcd7_ist|Add18~5\) # (GND)))
-- \u2|bcd7_ist|Add18~7\ = CARRY((!\u2|bcd7_ist|Add18~5\) # (!\u2|bcd7_ist|Add15~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|Add15~8_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add18~5\,
	combout => \u2|bcd7_ist|Add18~6_combout\,
	cout => \u2|bcd7_ist|Add18~7\);

-- Location: LCCOMB_X18_Y16_N12
\u2|bcd7_ist|Add18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add18~8_combout\ = \u2|bcd7_ist|Add18~7\ $ (!\u2|bcd7_ist|Add15~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd7_ist|Add15~10_combout\,
	cin => \u2|bcd7_ist|Add18~7\,
	combout => \u2|bcd7_ist|Add18~8_combout\);

-- Location: LCCOMB_X19_Y16_N2
\u2|bcd7_ist|addbcd4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~18_combout\ = (\u2|bcd7_ist|LessThan7~0_combout\) # ((\u2|bcd7_ist|addbcd4~16_combout\ & \u2|bcd7_ist|Add18~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|LessThan7~0_combout\,
	datac => \u2|bcd7_ist|addbcd4~16_combout\,
	datad => \u2|bcd7_ist|Add18~8_combout\,
	combout => \u2|bcd7_ist|addbcd4~18_combout\);

-- Location: LCCOMB_X19_Y16_N0
\u2|bcd7_ist|addbcd4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~19_combout\ = (\u2|bcd7_ist|addbcd4~17_combout\ & (((\u2|bcd7_ist|addbcd4~18_combout\)))) # (!\u2|bcd7_ist|addbcd4~17_combout\ & (\u2|bcd7_ist|Add16~8_combout\ & (\u2|bcd7_ist|addbcd4~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|addbcd4~17_combout\,
	datab => \u2|bcd7_ist|Add16~8_combout\,
	datac => \u2|bcd7_ist|addbcd4~16_combout\,
	datad => \u2|bcd7_ist|addbcd4~18_combout\,
	combout => \u2|bcd7_ist|addbcd4~19_combout\);

-- Location: LCCOMB_X19_Y16_N26
\u2|bcd7_ist|addbcd4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~20_combout\ = (!\u2|bcd7_ist|Add15~10_combout\ & (!\u2|bcd7_ist|LessThan6~0_combout\ & (!\u2|bcd7_ist|LessThan7~0_combout\ & \u2|bcd7_ist|Add18~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add15~10_combout\,
	datab => \u2|bcd7_ist|LessThan6~0_combout\,
	datac => \u2|bcd7_ist|LessThan7~0_combout\,
	datad => \u2|bcd7_ist|Add18~6_combout\,
	combout => \u2|bcd7_ist|addbcd4~20_combout\);

-- Location: LCCOMB_X19_Y16_N16
\u2|bcd7_ist|addbcd4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~21_combout\ = (\u2|bcd7_ist|Add16~6_combout\ & ((\u2|bcd7_ist|Add15~10_combout\) # ((\u2|bcd7_ist|LessThan6~0_combout\) # (\u2|bcd7_ist|LessThan7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add15~10_combout\,
	datab => \u2|bcd7_ist|LessThan6~0_combout\,
	datac => \u2|bcd7_ist|LessThan7~0_combout\,
	datad => \u2|bcd7_ist|Add16~6_combout\,
	combout => \u2|bcd7_ist|addbcd4~21_combout\);

-- Location: LCCOMB_X19_Y16_N10
\u2|bcd7_ist|addbcd4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~22_combout\ = (\u2|bcd7_ist|addbcd4~16_combout\ & ((\u2|bcd7_ist|addbcd4~20_combout\) # (\u2|bcd7_ist|addbcd4~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd7_ist|addbcd4~16_combout\,
	datac => \u2|bcd7_ist|addbcd4~20_combout\,
	datad => \u2|bcd7_ist|addbcd4~21_combout\,
	combout => \u2|bcd7_ist|addbcd4~22_combout\);

-- Location: LCCOMB_X22_Y16_N4
\u2|bcd7_ist|Add19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add19~1_combout\ = \u2|bcd7_ist|rhexc\(13) $ (\u2|bcd7_ist|addbcd4~19_combout\ $ (((\u2|bcd7_ist|rhexc\(12) & \u2|bcd7_ist|addbcd4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexc\(12),
	datab => \u2|bcd7_ist|rhexc\(13),
	datac => \u2|bcd7_ist|addbcd4~19_combout\,
	datad => \u2|bcd7_ist|addbcd4~22_combout\,
	combout => \u2|bcd7_ist|Add19~1_combout\);

-- Location: LCCOMB_X17_Y14_N28
\u2|bcd7_ist|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr4~0_combout\ = (\u2|bcd7_ist|rhex[3][3]~q\ & ((\u2|bcd7_ist|rhex[3][2]~q\) # ((\u2|bcd7_ist|rhex[3][0]~q\ & \u2|bcd7_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[3][3]~q\,
	datab => \u2|bcd7_ist|rhex[3][0]~q\,
	datac => \u2|bcd7_ist|rhex[3][2]~q\,
	datad => \u2|bcd7_ist|rhex[3][1]~q\,
	combout => \u2|bcd7_ist|WideOr4~0_combout\);

-- Location: FF_X17_Y14_N29
\u2|bcd7_ist|rhexd[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexd\(12));

-- Location: LCCOMB_X22_Y16_N6
\u2|bcd7_ist|Add20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add20~0_combout\ = (\u2|bcd7_ist|Add19~2_combout\ & (\u2|bcd7_ist|rhexd\(12) $ (VCC))) # (!\u2|bcd7_ist|Add19~2_combout\ & (\u2|bcd7_ist|rhexd\(12) & VCC))
-- \u2|bcd7_ist|Add20~1\ = CARRY((\u2|bcd7_ist|Add19~2_combout\ & \u2|bcd7_ist|rhexd\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add19~2_combout\,
	datab => \u2|bcd7_ist|rhexd\(12),
	datad => VCC,
	combout => \u2|bcd7_ist|Add20~0_combout\,
	cout => \u2|bcd7_ist|Add20~1\);

-- Location: LCCOMB_X22_Y16_N8
\u2|bcd7_ist|Add20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add20~2_combout\ = (\u2|bcd7_ist|rhexd\(13) & ((\u2|bcd7_ist|Add19~1_combout\ & (\u2|bcd7_ist|Add20~1\ & VCC)) # (!\u2|bcd7_ist|Add19~1_combout\ & (!\u2|bcd7_ist|Add20~1\)))) # (!\u2|bcd7_ist|rhexd\(13) & ((\u2|bcd7_ist|Add19~1_combout\ & 
-- (!\u2|bcd7_ist|Add20~1\)) # (!\u2|bcd7_ist|Add19~1_combout\ & ((\u2|bcd7_ist|Add20~1\) # (GND)))))
-- \u2|bcd7_ist|Add20~3\ = CARRY((\u2|bcd7_ist|rhexd\(13) & (!\u2|bcd7_ist|Add19~1_combout\ & !\u2|bcd7_ist|Add20~1\)) # (!\u2|bcd7_ist|rhexd\(13) & ((!\u2|bcd7_ist|Add20~1\) # (!\u2|bcd7_ist|Add19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexd\(13),
	datab => \u2|bcd7_ist|Add19~1_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add20~1\,
	combout => \u2|bcd7_ist|Add20~2_combout\,
	cout => \u2|bcd7_ist|Add20~3\);

-- Location: LCCOMB_X19_Y16_N6
\u2|bcd7_ist|Add19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add19~0_combout\ = (\u2|bcd7_ist|addbcd4~19_combout\ & ((\u2|bcd7_ist|rhexc\(13)) # ((\u2|bcd7_ist|rhexc\(12) & \u2|bcd7_ist|addbcd4~22_combout\)))) # (!\u2|bcd7_ist|addbcd4~19_combout\ & (\u2|bcd7_ist|rhexc\(12) & (\u2|bcd7_ist|rhexc\(13) & 
-- \u2|bcd7_ist|addbcd4~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexc\(12),
	datab => \u2|bcd7_ist|addbcd4~19_combout\,
	datac => \u2|bcd7_ist|rhexc\(13),
	datad => \u2|bcd7_ist|addbcd4~22_combout\,
	combout => \u2|bcd7_ist|Add19~0_combout\);

-- Location: LCCOMB_X22_Y16_N10
\u2|bcd7_ist|Add20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add20~4_combout\ = ((\u2|bcd7_ist|rhexd\(2) $ (\u2|bcd7_ist|Add19~0_combout\ $ (!\u2|bcd7_ist|Add20~3\)))) # (GND)
-- \u2|bcd7_ist|Add20~5\ = CARRY((\u2|bcd7_ist|rhexd\(2) & ((\u2|bcd7_ist|Add19~0_combout\) # (!\u2|bcd7_ist|Add20~3\))) # (!\u2|bcd7_ist|rhexd\(2) & (\u2|bcd7_ist|Add19~0_combout\ & !\u2|bcd7_ist|Add20~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexd\(2),
	datab => \u2|bcd7_ist|Add19~0_combout\,
	datad => VCC,
	cin => \u2|bcd7_ist|Add20~3\,
	combout => \u2|bcd7_ist|Add20~4_combout\,
	cout => \u2|bcd7_ist|Add20~5\);

-- Location: LCCOMB_X22_Y16_N12
\u2|bcd7_ist|Add20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add20~6_combout\ = (\u2|bcd7_ist|rhexd\(15) & (!\u2|bcd7_ist|Add20~5\)) # (!\u2|bcd7_ist|rhexd\(15) & ((\u2|bcd7_ist|Add20~5\) # (GND)))
-- \u2|bcd7_ist|Add20~7\ = CARRY((!\u2|bcd7_ist|Add20~5\) # (!\u2|bcd7_ist|rhexd\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexd\(15),
	datad => VCC,
	cin => \u2|bcd7_ist|Add20~5\,
	combout => \u2|bcd7_ist|Add20~6_combout\,
	cout => \u2|bcd7_ist|Add20~7\);

-- Location: LCCOMB_X22_Y16_N14
\u2|bcd7_ist|Add20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|Add20~8_combout\ = !\u2|bcd7_ist|Add20~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd7_ist|Add20~7\,
	combout => \u2|bcd7_ist|Add20~8_combout\);

-- Location: LCCOMB_X22_Y16_N28
\u2|bcd7_ist|addbcd4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~24_combout\ = (\u2|bcd7_ist|Add20~6_combout\ & ((\u2|bcd7_ist|Add20~2_combout\ & ((\u2|bcd7_ist|Add20~4_combout\) # (!\u2|bcd7_ist|Add20~8_combout\))) # (!\u2|bcd7_ist|Add20~2_combout\ & (!\u2|bcd7_ist|Add20~8_combout\ & 
-- \u2|bcd7_ist|Add20~4_combout\)))) # (!\u2|bcd7_ist|Add20~6_combout\ & (((\u2|bcd7_ist|Add20~8_combout\ & !\u2|bcd7_ist|Add20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add20~6_combout\,
	datab => \u2|bcd7_ist|Add20~2_combout\,
	datac => \u2|bcd7_ist|Add20~8_combout\,
	datad => \u2|bcd7_ist|Add20~4_combout\,
	combout => \u2|bcd7_ist|addbcd4~24_combout\);

-- Location: LCCOMB_X22_Y16_N16
\u2|bcd7_ist|rese[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|rese[0]~4_combout\ = (\u2|bcd7_ist|rhexd\(13) & (\u2|bcd7_ist|addbcd4~24_combout\ $ (VCC))) # (!\u2|bcd7_ist|rhexd\(13) & (\u2|bcd7_ist|addbcd4~24_combout\ & VCC))
-- \u2|bcd7_ist|rese[0]~5\ = CARRY((\u2|bcd7_ist|rhexd\(13) & \u2|bcd7_ist|addbcd4~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhexd\(13),
	datab => \u2|bcd7_ist|addbcd4~24_combout\,
	datad => VCC,
	combout => \u2|bcd7_ist|rese[0]~4_combout\,
	cout => \u2|bcd7_ist|rese[0]~5\);

-- Location: LCCOMB_X22_Y16_N18
\u2|bcd7_ist|rese[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|rese[1]~6_combout\ = (\u2|bcd7_ist|addbcd4~23_combout\ & ((\u2|bcd7_ist|rhexd\(17) & (\u2|bcd7_ist|rese[0]~5\ & VCC)) # (!\u2|bcd7_ist|rhexd\(17) & (!\u2|bcd7_ist|rese[0]~5\)))) # (!\u2|bcd7_ist|addbcd4~23_combout\ & ((\u2|bcd7_ist|rhexd\(17) 
-- & (!\u2|bcd7_ist|rese[0]~5\)) # (!\u2|bcd7_ist|rhexd\(17) & ((\u2|bcd7_ist|rese[0]~5\) # (GND)))))
-- \u2|bcd7_ist|rese[1]~7\ = CARRY((\u2|bcd7_ist|addbcd4~23_combout\ & (!\u2|bcd7_ist|rhexd\(17) & !\u2|bcd7_ist|rese[0]~5\)) # (!\u2|bcd7_ist|addbcd4~23_combout\ & ((!\u2|bcd7_ist|rese[0]~5\) # (!\u2|bcd7_ist|rhexd\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|addbcd4~23_combout\,
	datab => \u2|bcd7_ist|rhexd\(17),
	datad => VCC,
	cin => \u2|bcd7_ist|rese[0]~5\,
	combout => \u2|bcd7_ist|rese[1]~6_combout\,
	cout => \u2|bcd7_ist|rese[1]~7\);

-- Location: FF_X22_Y16_N19
\u2|bcd7_ist|rese[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|rese[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rese\(1));

-- Location: LCCOMB_X22_Y16_N0
\u3|uart_ad[89][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[89][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[89][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd7_ist|rese\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[89][1]~combout\,
	datac => \u2|bcd7_ist|rese\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[89][1]~combout\);

-- Location: LCCOMB_X22_Y13_N4
\u3|txdata[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~39_combout\ = (\u3|k\(5)) # ((!\u3|k\(4) & \u3|k\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(4),
	datac => \u3|k\(1),
	datad => \u3|k\(5),
	combout => \u3|txdata[3]~39_combout\);

-- Location: LCCOMB_X22_Y13_N26
\u3|txdata[3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~40_combout\ = (\u3|k\(5)) # ((\u3|k\(4) & \u3|k\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(4),
	datac => \u3|k\(1),
	datad => \u3|k\(5),
	combout => \u3|txdata[3]~40_combout\);

-- Location: LCCOMB_X28_Y7_N20
\u2|bcd6_ist|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr1~0_combout\ = (\u2|bcd6_ist|rhex[3][1]~q\ & (\u2|bcd6_ist|rhex[3][2]~q\ & ((\u2|bcd6_ist|rhex[3][0]~q\) # (!\u2|bcd6_ist|rhex[3][3]~q\)))) # (!\u2|bcd6_ist|rhex[3][1]~q\ & ((\u2|bcd6_ist|rhex[3][2]~q\ & (\u2|bcd6_ist|rhex[3][0]~q\ & 
-- !\u2|bcd6_ist|rhex[3][3]~q\)) # (!\u2|bcd6_ist|rhex[3][2]~q\ & ((\u2|bcd6_ist|rhex[3][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[3][1]~q\,
	datab => \u2|bcd6_ist|rhex[3][2]~q\,
	datac => \u2|bcd6_ist|rhex[3][0]~q\,
	datad => \u2|bcd6_ist|rhex[3][3]~q\,
	combout => \u2|bcd6_ist|WideOr1~0_combout\);

-- Location: FF_X28_Y7_N21
\u2|bcd6_ist|rhexd[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexd\(17));

-- Location: LCCOMB_X25_Y9_N20
\u2|bcd6_ist|rese[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|rese[0]~4_combout\ = (\u2|bcd6_ist|addbcd4~24_combout\ & (\u2|bcd6_ist|rhexd\(13) $ (VCC))) # (!\u2|bcd6_ist|addbcd4~24_combout\ & (\u2|bcd6_ist|rhexd\(13) & VCC))
-- \u2|bcd6_ist|rese[0]~5\ = CARRY((\u2|bcd6_ist|addbcd4~24_combout\ & \u2|bcd6_ist|rhexd\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|addbcd4~24_combout\,
	datab => \u2|bcd6_ist|rhexd\(13),
	datad => VCC,
	combout => \u2|bcd6_ist|rese[0]~4_combout\,
	cout => \u2|bcd6_ist|rese[0]~5\);

-- Location: LCCOMB_X25_Y9_N22
\u2|bcd6_ist|rese[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|rese[1]~6_combout\ = (\u2|bcd6_ist|addbcd4~23_combout\ & ((\u2|bcd6_ist|rhexd\(17) & (\u2|bcd6_ist|rese[0]~5\ & VCC)) # (!\u2|bcd6_ist|rhexd\(17) & (!\u2|bcd6_ist|rese[0]~5\)))) # (!\u2|bcd6_ist|addbcd4~23_combout\ & ((\u2|bcd6_ist|rhexd\(17) 
-- & (!\u2|bcd6_ist|rese[0]~5\)) # (!\u2|bcd6_ist|rhexd\(17) & ((\u2|bcd6_ist|rese[0]~5\) # (GND)))))
-- \u2|bcd6_ist|rese[1]~7\ = CARRY((\u2|bcd6_ist|addbcd4~23_combout\ & (!\u2|bcd6_ist|rhexd\(17) & !\u2|bcd6_ist|rese[0]~5\)) # (!\u2|bcd6_ist|addbcd4~23_combout\ & ((!\u2|bcd6_ist|rese[0]~5\) # (!\u2|bcd6_ist|rhexd\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|addbcd4~23_combout\,
	datab => \u2|bcd6_ist|rhexd\(17),
	datad => VCC,
	cin => \u2|bcd6_ist|rese[0]~5\,
	combout => \u2|bcd6_ist|rese[1]~6_combout\,
	cout => \u2|bcd6_ist|rese[1]~7\);

-- Location: FF_X25_Y9_N23
\u2|bcd6_ist|rese[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|rese[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rese\(1));

-- Location: LCCOMB_X25_Y9_N28
\u3|uart_ad[75][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[75][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[75][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd6_ist|rese\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[75][1]~combout\,
	datac => \u2|bcd6_ist|rese\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[75][1]~combout\);

-- Location: LCCOMB_X23_Y13_N24
\u3|txdata~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~192_combout\ = (\u3|txdata[3]~39_combout\ & ((\u3|txdata[3]~40_combout\ & (\u3|uart_ad[105][1]~combout\)) # (!\u3|txdata[3]~40_combout\ & ((\u3|uart_ad[75][1]~combout\))))) # (!\u3|txdata[3]~39_combout\ & (((!\u3|txdata[3]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[105][1]~combout\,
	datab => \u3|txdata[3]~39_combout\,
	datac => \u3|txdata[3]~40_combout\,
	datad => \u3|uart_ad[75][1]~combout\,
	combout => \u3|txdata~192_combout\);

-- Location: LCCOMB_X23_Y13_N10
\u3|txdata~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~193_combout\ = (\u3|txdata[3]~38_combout\ & ((\u3|txdata~192_combout\ & ((\u3|uart_ad[89][1]~combout\))) # (!\u3|txdata~192_combout\ & (\u3|uart_ad[91][1]~combout\)))) # (!\u3|txdata[3]~38_combout\ & (((\u3|txdata~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[91][1]~combout\,
	datab => \u3|txdata[3]~38_combout\,
	datac => \u3|uart_ad[89][1]~combout\,
	datad => \u3|txdata~192_combout\,
	combout => \u3|txdata~193_combout\);

-- Location: LCCOMB_X23_Y13_N20
\u3|txdata~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~194_combout\ = (\u3|txdata[2]~129_combout\ & (\u3|txdata[2]~128_combout\)) # (!\u3|txdata[2]~129_combout\ & ((\u3|txdata[2]~128_combout\ & ((\u3|txdata~193_combout\))) # (!\u3|txdata[2]~128_combout\ & (\u3|uart_ad[77][1]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~129_combout\,
	datab => \u3|txdata[2]~128_combout\,
	datac => \u3|uart_ad[77][1]~combout\,
	datad => \u3|txdata~193_combout\,
	combout => \u3|txdata~194_combout\);

-- Location: LCCOMB_X23_Y13_N4
\u3|txdata~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~196_combout\ = (\u3|txdata[2]~129_combout\ & ((\u3|txdata~194_combout\ & ((\u3|txdata~195_combout\))) # (!\u3|txdata~194_combout\ & (\u3|uart_ad[79][1]~combout\)))) # (!\u3|txdata[2]~129_combout\ & (((\u3|txdata~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~129_combout\,
	datab => \u3|uart_ad[79][1]~combout\,
	datac => \u3|txdata~195_combout\,
	datad => \u3|txdata~194_combout\,
	combout => \u3|txdata~196_combout\);

-- Location: FF_X8_Y9_N29
\u2|ch3_data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_data_reg\(19));

-- Location: LCCOMB_X9_Y9_N16
\u2|ch3_vol~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_vol~4_combout\ = (!\u1|ad_reset~q\ & \u2|ch3_data_reg\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch3_data_reg\(19),
	combout => \u2|ch3_vol~4_combout\);

-- Location: FF_X9_Y9_N17
\u2|ch3_vol[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_vol~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_vol\(4));

-- Location: LCCOMB_X14_Y9_N2
\u2|bcd3_ist|rhex[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|rhex[1][0]~feeder_combout\ = \u2|ch3_vol\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch3_vol\(4),
	combout => \u2|bcd3_ist|rhex[1][0]~feeder_combout\);

-- Location: FF_X14_Y9_N3
\u2|bcd3_ist|rhex[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|rhex[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhex[1][0]~q\);

-- Location: FF_X8_Y8_N3
\u2|ch3_data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_data_reg\(22));

-- Location: LCCOMB_X11_Y6_N18
\u2|ch3_vol~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_vol~7_combout\ = (!\u1|ad_reset~q\ & \u2|ch3_data_reg\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch3_data_reg\(22),
	combout => \u2|ch3_vol~7_combout\);

-- Location: FF_X11_Y6_N19
\u2|ch3_vol[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_vol~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_vol\(7));

-- Location: LCCOMB_X11_Y6_N16
\u2|bcd3_ist|rhex[1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|rhex[1][3]~feeder_combout\ = \u2|ch3_vol\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch3_vol\(7),
	combout => \u2|bcd3_ist|rhex[1][3]~feeder_combout\);

-- Location: FF_X11_Y6_N17
\u2|bcd3_ist|rhex[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|rhex[1][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhex[1][3]~q\);

-- Location: FF_X8_Y9_N31
\u2|ch3_data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_data_reg\(20));

-- Location: LCCOMB_X9_Y9_N6
\u2|ch3_vol~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_vol~5_combout\ = (!\u1|ad_reset~q\ & \u2|ch3_data_reg\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch3_data_reg\(20),
	combout => \u2|ch3_vol~5_combout\);

-- Location: FF_X9_Y9_N7
\u2|ch3_vol[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_vol~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_vol\(5));

-- Location: LCCOMB_X14_Y9_N4
\u2|bcd3_ist|rhex[1][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|rhex[1][1]~feeder_combout\ = \u2|ch3_vol\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch3_vol\(5),
	combout => \u2|bcd3_ist|rhex[1][1]~feeder_combout\);

-- Location: FF_X14_Y9_N5
\u2|bcd3_ist|rhex[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|rhex[1][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhex[1][1]~q\);

-- Location: LCCOMB_X14_Y9_N28
\u2|bcd3_ist|WideOr25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr25~0_combout\ = (\u2|bcd3_ist|rhex[1][2]~q\ & ((\u2|bcd3_ist|rhex[1][0]~q\ & (!\u2|bcd3_ist|rhex[1][3]~q\ & !\u2|bcd3_ist|rhex[1][1]~q\)) # (!\u2|bcd3_ist|rhex[1][0]~q\ & (\u2|bcd3_ist|rhex[1][3]~q\ $ (\u2|bcd3_ist|rhex[1][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[1][2]~q\,
	datab => \u2|bcd3_ist|rhex[1][0]~q\,
	datac => \u2|bcd3_ist|rhex[1][3]~q\,
	datad => \u2|bcd3_ist|rhex[1][1]~q\,
	combout => \u2|bcd3_ist|WideOr25~0_combout\);

-- Location: FF_X14_Y9_N29
\u2|bcd3_ist|rhexb[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|WideOr25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexb\(7));

-- Location: LCCOMB_X14_Y9_N30
\u2|bcd3_ist|WideOr26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr26~0_combout\ = (\u2|bcd3_ist|rhex[1][2]~q\ & ((\u2|bcd3_ist|rhex[1][0]~q\ & (\u2|bcd3_ist|rhex[1][3]~q\ & \u2|bcd3_ist|rhex[1][1]~q\)) # (!\u2|bcd3_ist|rhex[1][0]~q\ & (!\u2|bcd3_ist|rhex[1][3]~q\ & !\u2|bcd3_ist|rhex[1][1]~q\)))) # 
-- (!\u2|bcd3_ist|rhex[1][2]~q\ & ((\u2|bcd3_ist|rhex[1][0]~q\ & ((\u2|bcd3_ist|rhex[1][3]~q\) # (\u2|bcd3_ist|rhex[1][1]~q\))) # (!\u2|bcd3_ist|rhex[1][0]~q\ & (\u2|bcd3_ist|rhex[1][3]~q\ & \u2|bcd3_ist|rhex[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[1][2]~q\,
	datab => \u2|bcd3_ist|rhex[1][0]~q\,
	datac => \u2|bcd3_ist|rhex[1][3]~q\,
	datad => \u2|bcd3_ist|rhex[1][1]~q\,
	combout => \u2|bcd3_ist|WideOr26~0_combout\);

-- Location: FF_X14_Y9_N31
\u2|bcd3_ist|rhexb[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|WideOr26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexb\(6));

-- Location: LCCOMB_X14_Y10_N30
\u2|bcd3_ist|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|LessThan0~0_combout\ = (\u2|bcd3_ist|Add3~2_combout\ & (\u2|bcd3_ist|Add3~0_combout\ & (\u2|bcd3_ist|Add3~4_combout\ & \u2|bcd3_ist|Add3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add3~2_combout\,
	datab => \u2|bcd3_ist|Add3~0_combout\,
	datac => \u2|bcd3_ist|Add3~4_combout\,
	datad => \u2|bcd3_ist|Add3~6_combout\,
	combout => \u2|bcd3_ist|LessThan0~0_combout\);

-- Location: LCCOMB_X14_Y8_N0
\u2|bcd3_ist|addbcd4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~2_combout\ = (!\u2|bcd3_ist|LessThan0~0_combout\ & (!\u2|bcd3_ist|Add3~8_combout\ & ((!\u2|bcd3_ist|addbcd4~0_combout\) # (!\u2|bcd3_ist|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|LessThan1~0_combout\,
	datab => \u2|bcd3_ist|addbcd4~0_combout\,
	datac => \u2|bcd3_ist|LessThan0~0_combout\,
	datad => \u2|bcd3_ist|Add3~8_combout\,
	combout => \u2|bcd3_ist|addbcd4~2_combout\);

-- Location: LCCOMB_X13_Y10_N30
\u2|bcd3_ist|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add4~8_combout\ = \u2|bcd3_ist|Add4~7\ $ (!\u2|bcd3_ist|Add3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd3_ist|Add3~8_combout\,
	cin => \u2|bcd3_ist|Add4~7\,
	combout => \u2|bcd3_ist|Add4~8_combout\);

-- Location: LCCOMB_X13_Y10_N20
\u2|bcd3_ist|addbcd4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~1_combout\ = (\u2|bcd3_ist|Add3~8_combout\) # ((\u2|bcd3_ist|LessThan0~0_combout\) # (\u2|bcd3_ist|addbcd4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|Add3~8_combout\,
	datac => \u2|bcd3_ist|LessThan0~0_combout\,
	datad => \u2|bcd3_ist|addbcd4~0_combout\,
	combout => \u2|bcd3_ist|addbcd4~1_combout\);

-- Location: LCCOMB_X13_Y10_N10
\u2|bcd3_ist|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add6~8_combout\ = \u2|bcd3_ist|Add6~7\ $ (!\u2|bcd3_ist|Add3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd3_ist|Add3~8_combout\,
	cin => \u2|bcd3_ist|Add6~7\,
	combout => \u2|bcd3_ist|Add6~8_combout\);

-- Location: LCCOMB_X14_Y8_N2
\u2|bcd3_ist|addbcd4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~3_combout\ = (\u2|bcd3_ist|LessThan1~0_combout\) # ((\u2|bcd3_ist|addbcd4~1_combout\ & \u2|bcd3_ist|Add6~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|LessThan1~0_combout\,
	datac => \u2|bcd3_ist|addbcd4~1_combout\,
	datad => \u2|bcd3_ist|Add6~8_combout\,
	combout => \u2|bcd3_ist|addbcd4~3_combout\);

-- Location: LCCOMB_X14_Y8_N4
\u2|bcd3_ist|addbcd4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~4_combout\ = (\u2|bcd3_ist|addbcd4~2_combout\ & (((\u2|bcd3_ist|addbcd4~3_combout\)))) # (!\u2|bcd3_ist|addbcd4~2_combout\ & (\u2|bcd3_ist|addbcd4~1_combout\ & (\u2|bcd3_ist|Add4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|addbcd4~1_combout\,
	datab => \u2|bcd3_ist|addbcd4~2_combout\,
	datac => \u2|bcd3_ist|Add4~8_combout\,
	datad => \u2|bcd3_ist|addbcd4~3_combout\,
	combout => \u2|bcd3_ist|addbcd4~4_combout\);

-- Location: FF_X8_Y8_N1
\u2|ch3_data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_data_reg\(21));

-- Location: LCCOMB_X9_Y8_N14
\u2|ch3_vol~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch3_vol~6_combout\ = (\u2|ch3_data_reg\(21) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch3_data_reg\(21),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch3_vol~6_combout\);

-- Location: FF_X9_Y8_N15
\u2|ch3_vol[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch3_vol~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch3_vol\(6));

-- Location: LCCOMB_X10_Y8_N14
\u2|bcd3_ist|rhex[1][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|rhex[1][2]~feeder_combout\ = \u2|ch3_vol\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch3_vol\(6),
	combout => \u2|bcd3_ist|rhex[1][2]~feeder_combout\);

-- Location: FF_X10_Y8_N15
\u2|bcd3_ist|rhex[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|rhex[1][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhex[1][2]~q\);

-- Location: LCCOMB_X14_Y6_N10
\u2|bcd3_ist|WideOr28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr28~0_combout\ = (\u2|bcd3_ist|rhex[1][1]~q\ & (\u2|bcd3_ist|rhex[1][3]~q\ $ (((\u2|bcd3_ist|rhex[1][2]~q\) # (!\u2|bcd3_ist|rhex[1][0]~q\))))) # (!\u2|bcd3_ist|rhex[1][1]~q\ & ((\u2|bcd3_ist|rhex[1][0]~q\ & (!\u2|bcd3_ist|rhex[1][3]~q\ 
-- & !\u2|bcd3_ist|rhex[1][2]~q\)) # (!\u2|bcd3_ist|rhex[1][0]~q\ & (\u2|bcd3_ist|rhex[1][3]~q\ & \u2|bcd3_ist|rhex[1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[1][1]~q\,
	datab => \u2|bcd3_ist|rhex[1][0]~q\,
	datac => \u2|bcd3_ist|rhex[1][3]~q\,
	datad => \u2|bcd3_ist|rhex[1][2]~q\,
	combout => \u2|bcd3_ist|WideOr28~0_combout\);

-- Location: FF_X14_Y10_N21
\u2|bcd3_ist|rhexb[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd3_ist|WideOr28~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexb\(4));

-- Location: LCCOMB_X14_Y8_N20
\u2|bcd3_ist|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add7~0_combout\ = (\u2|bcd3_ist|addbcd4~6_combout\ & (\u2|bcd3_ist|rhexb\(4) $ (VCC))) # (!\u2|bcd3_ist|addbcd4~6_combout\ & (\u2|bcd3_ist|rhexb\(4) & VCC))
-- \u2|bcd3_ist|Add7~1\ = CARRY((\u2|bcd3_ist|addbcd4~6_combout\ & \u2|bcd3_ist|rhexb\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|addbcd4~6_combout\,
	datab => \u2|bcd3_ist|rhexb\(4),
	datad => VCC,
	combout => \u2|bcd3_ist|Add7~0_combout\,
	cout => \u2|bcd3_ist|Add7~1\);

-- Location: LCCOMB_X14_Y8_N24
\u2|bcd3_ist|Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add7~4_combout\ = (\u2|bcd3_ist|rhexb\(6) & (\u2|bcd3_ist|Add7~3\ $ (GND))) # (!\u2|bcd3_ist|rhexb\(6) & (!\u2|bcd3_ist|Add7~3\ & VCC))
-- \u2|bcd3_ist|Add7~5\ = CARRY((\u2|bcd3_ist|rhexb\(6) & !\u2|bcd3_ist|Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|rhexb\(6),
	datad => VCC,
	cin => \u2|bcd3_ist|Add7~3\,
	combout => \u2|bcd3_ist|Add7~4_combout\,
	cout => \u2|bcd3_ist|Add7~5\);

-- Location: LCCOMB_X14_Y8_N28
\u2|bcd3_ist|Add7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add7~8_combout\ = !\u2|bcd3_ist|Add7~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd3_ist|Add7~7\,
	combout => \u2|bcd3_ist|Add7~8_combout\);

-- Location: LCCOMB_X16_Y8_N12
\u2|bcd3_ist|WideOr8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr8~0_combout\ = (!\u2|bcd3_ist|rhex[3][3]~q\ & ((\u2|bcd3_ist|rhex[3][1]~q\ & ((!\u2|bcd3_ist|rhex[3][2]~q\))) # (!\u2|bcd3_ist|rhex[3][1]~q\ & ((\u2|bcd3_ist|rhex[3][0]~q\) # (\u2|bcd3_ist|rhex[3][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[3][3]~q\,
	datab => \u2|bcd3_ist|rhex[3][1]~q\,
	datac => \u2|bcd3_ist|rhex[3][0]~q\,
	datad => \u2|bcd3_ist|rhex[3][2]~q\,
	combout => \u2|bcd3_ist|WideOr8~0_combout\);

-- Location: FF_X16_Y8_N13
\u2|bcd3_ist|rhexd[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|WideOr8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexd\(7));

-- Location: LCCOMB_X16_Y8_N2
\u2|bcd3_ist|WideOr9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr9~0_combout\ = (\u2|bcd3_ist|rhex[3][3]~q\) # ((\u2|bcd3_ist|rhex[3][1]~q\ & \u2|bcd3_ist|rhex[3][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[3][3]~q\,
	datac => \u2|bcd3_ist|rhex[3][1]~q\,
	datad => \u2|bcd3_ist|rhex[3][2]~q\,
	combout => \u2|bcd3_ist|WideOr9~0_combout\);

-- Location: FF_X16_Y8_N3
\u2|bcd3_ist|rhexd[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|WideOr9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexd\(6));

-- Location: LCCOMB_X16_Y8_N8
\u2|bcd3_ist|WideOr10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr10~0_combout\ = (\u2|bcd3_ist|rhex[3][3]~q\ & (!\u2|bcd3_ist|rhex[3][2]~q\ & ((!\u2|bcd3_ist|rhex[3][1]~q\) # (!\u2|bcd3_ist|rhex[3][0]~q\)))) # (!\u2|bcd3_ist|rhex[3][3]~q\ & (((\u2|bcd3_ist|rhex[3][1]~q\ & 
-- \u2|bcd3_ist|rhex[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[3][3]~q\,
	datab => \u2|bcd3_ist|rhex[3][0]~q\,
	datac => \u2|bcd3_ist|rhex[3][1]~q\,
	datad => \u2|bcd3_ist|rhex[3][2]~q\,
	combout => \u2|bcd3_ist|WideOr10~0_combout\);

-- Location: FF_X16_Y8_N9
\u2|bcd3_ist|rhexd[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|WideOr10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexd\(5));

-- Location: LCCOMB_X11_Y8_N12
\u2|bcd3_ist|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add8~2_combout\ = (\u2|bcd3_ist|rhexc\(5) & ((\u2|bcd3_ist|rhexd\(5) & (\u2|bcd3_ist|Add8~1\ & VCC)) # (!\u2|bcd3_ist|rhexd\(5) & (!\u2|bcd3_ist|Add8~1\)))) # (!\u2|bcd3_ist|rhexc\(5) & ((\u2|bcd3_ist|rhexd\(5) & (!\u2|bcd3_ist|Add8~1\)) # 
-- (!\u2|bcd3_ist|rhexd\(5) & ((\u2|bcd3_ist|Add8~1\) # (GND)))))
-- \u2|bcd3_ist|Add8~3\ = CARRY((\u2|bcd3_ist|rhexc\(5) & (!\u2|bcd3_ist|rhexd\(5) & !\u2|bcd3_ist|Add8~1\)) # (!\u2|bcd3_ist|rhexc\(5) & ((!\u2|bcd3_ist|Add8~1\) # (!\u2|bcd3_ist|rhexd\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhexc\(5),
	datab => \u2|bcd3_ist|rhexd\(5),
	datad => VCC,
	cin => \u2|bcd3_ist|Add8~1\,
	combout => \u2|bcd3_ist|Add8~2_combout\,
	cout => \u2|bcd3_ist|Add8~3\);

-- Location: LCCOMB_X14_Y8_N6
\u2|bcd3_ist|Add9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add9~0_combout\ = (\u2|bcd3_ist|Add8~0_combout\ & (\u2|bcd3_ist|Add7~0_combout\ $ (VCC))) # (!\u2|bcd3_ist|Add8~0_combout\ & (\u2|bcd3_ist|Add7~0_combout\ & VCC))
-- \u2|bcd3_ist|Add9~1\ = CARRY((\u2|bcd3_ist|Add8~0_combout\ & \u2|bcd3_ist|Add7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add8~0_combout\,
	datab => \u2|bcd3_ist|Add7~0_combout\,
	datad => VCC,
	combout => \u2|bcd3_ist|Add9~0_combout\,
	cout => \u2|bcd3_ist|Add9~1\);

-- Location: LCCOMB_X14_Y8_N8
\u2|bcd3_ist|Add9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add9~2_combout\ = (\u2|bcd3_ist|Add7~2_combout\ & ((\u2|bcd3_ist|Add8~2_combout\ & (\u2|bcd3_ist|Add9~1\ & VCC)) # (!\u2|bcd3_ist|Add8~2_combout\ & (!\u2|bcd3_ist|Add9~1\)))) # (!\u2|bcd3_ist|Add7~2_combout\ & ((\u2|bcd3_ist|Add8~2_combout\ & 
-- (!\u2|bcd3_ist|Add9~1\)) # (!\u2|bcd3_ist|Add8~2_combout\ & ((\u2|bcd3_ist|Add9~1\) # (GND)))))
-- \u2|bcd3_ist|Add9~3\ = CARRY((\u2|bcd3_ist|Add7~2_combout\ & (!\u2|bcd3_ist|Add8~2_combout\ & !\u2|bcd3_ist|Add9~1\)) # (!\u2|bcd3_ist|Add7~2_combout\ & ((!\u2|bcd3_ist|Add9~1\) # (!\u2|bcd3_ist|Add8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add7~2_combout\,
	datab => \u2|bcd3_ist|Add8~2_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add9~1\,
	combout => \u2|bcd3_ist|Add9~2_combout\,
	cout => \u2|bcd3_ist|Add9~3\);

-- Location: LCCOMB_X14_Y8_N10
\u2|bcd3_ist|Add9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add9~4_combout\ = ((\u2|bcd3_ist|Add8~4_combout\ $ (\u2|bcd3_ist|Add7~4_combout\ $ (!\u2|bcd3_ist|Add9~3\)))) # (GND)
-- \u2|bcd3_ist|Add9~5\ = CARRY((\u2|bcd3_ist|Add8~4_combout\ & ((\u2|bcd3_ist|Add7~4_combout\) # (!\u2|bcd3_ist|Add9~3\))) # (!\u2|bcd3_ist|Add8~4_combout\ & (\u2|bcd3_ist|Add7~4_combout\ & !\u2|bcd3_ist|Add9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add8~4_combout\,
	datab => \u2|bcd3_ist|Add7~4_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add9~3\,
	combout => \u2|bcd3_ist|Add9~4_combout\,
	cout => \u2|bcd3_ist|Add9~5\);

-- Location: LCCOMB_X14_Y8_N12
\u2|bcd3_ist|Add9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add9~6_combout\ = (\u2|bcd3_ist|Add7~6_combout\ & ((\u2|bcd3_ist|Add8~6_combout\ & (\u2|bcd3_ist|Add9~5\ & VCC)) # (!\u2|bcd3_ist|Add8~6_combout\ & (!\u2|bcd3_ist|Add9~5\)))) # (!\u2|bcd3_ist|Add7~6_combout\ & ((\u2|bcd3_ist|Add8~6_combout\ & 
-- (!\u2|bcd3_ist|Add9~5\)) # (!\u2|bcd3_ist|Add8~6_combout\ & ((\u2|bcd3_ist|Add9~5\) # (GND)))))
-- \u2|bcd3_ist|Add9~7\ = CARRY((\u2|bcd3_ist|Add7~6_combout\ & (!\u2|bcd3_ist|Add8~6_combout\ & !\u2|bcd3_ist|Add9~5\)) # (!\u2|bcd3_ist|Add7~6_combout\ & ((!\u2|bcd3_ist|Add9~5\) # (!\u2|bcd3_ist|Add8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add7~6_combout\,
	datab => \u2|bcd3_ist|Add8~6_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add9~5\,
	combout => \u2|bcd3_ist|Add9~6_combout\,
	cout => \u2|bcd3_ist|Add9~7\);

-- Location: LCCOMB_X14_Y8_N14
\u2|bcd3_ist|Add9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add9~8_combout\ = ((\u2|bcd3_ist|Add8~8_combout\ $ (\u2|bcd3_ist|Add7~8_combout\ $ (!\u2|bcd3_ist|Add9~7\)))) # (GND)
-- \u2|bcd3_ist|Add9~9\ = CARRY((\u2|bcd3_ist|Add8~8_combout\ & ((\u2|bcd3_ist|Add7~8_combout\) # (!\u2|bcd3_ist|Add9~7\))) # (!\u2|bcd3_ist|Add8~8_combout\ & (\u2|bcd3_ist|Add7~8_combout\ & !\u2|bcd3_ist|Add9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add8~8_combout\,
	datab => \u2|bcd3_ist|Add7~8_combout\,
	datad => VCC,
	cin => \u2|bcd3_ist|Add9~7\,
	combout => \u2|bcd3_ist|Add9~8_combout\,
	cout => \u2|bcd3_ist|Add9~9\);

-- Location: LCCOMB_X14_Y8_N16
\u2|bcd3_ist|Add9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add9~10_combout\ = \u2|bcd3_ist|Add9~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd3_ist|Add9~9\,
	combout => \u2|bcd3_ist|Add9~10_combout\);

-- Location: LCCOMB_X13_Y8_N24
\u2|bcd3_ist|addbcd4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~7_combout\ = (\u2|bcd3_ist|Add9~6_combout\ & (!\u2|bcd3_ist|Add9~8_combout\ & ((\u2|bcd3_ist|Add9~2_combout\) # (\u2|bcd3_ist|Add9~4_combout\)))) # (!\u2|bcd3_ist|Add9~6_combout\ & (((!\u2|bcd3_ist|Add9~4_combout\ & 
-- \u2|bcd3_ist|Add9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add9~2_combout\,
	datab => \u2|bcd3_ist|Add9~4_combout\,
	datac => \u2|bcd3_ist|Add9~6_combout\,
	datad => \u2|bcd3_ist|Add9~8_combout\,
	combout => \u2|bcd3_ist|addbcd4~7_combout\);

-- Location: LCCOMB_X12_Y8_N2
\u2|bcd3_ist|addbcd4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~42_combout\ = (\u2|bcd3_ist|addbcd4~7_combout\ & ((\u2|bcd3_ist|Add12~0_combout\))) # (!\u2|bcd3_ist|addbcd4~7_combout\ & (\u2|bcd3_ist|Add9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|addbcd4~7_combout\,
	datac => \u2|bcd3_ist|Add9~2_combout\,
	datad => \u2|bcd3_ist|Add12~0_combout\,
	combout => \u2|bcd3_ist|addbcd4~42_combout\);

-- Location: LCCOMB_X23_Y14_N16
\u2|bcd3_ist|addbcd4~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~43_combout\ = (\u2|bcd3_ist|LessThan3~0_combout\ & (((\u2|bcd3_ist|Add10~0_combout\)))) # (!\u2|bcd3_ist|LessThan3~0_combout\ & ((\u2|bcd3_ist|Add9~10_combout\ & ((\u2|bcd3_ist|Add10~0_combout\))) # (!\u2|bcd3_ist|Add9~10_combout\ & 
-- (\u2|bcd3_ist|addbcd4~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|LessThan3~0_combout\,
	datab => \u2|bcd3_ist|Add9~10_combout\,
	datac => \u2|bcd3_ist|addbcd4~42_combout\,
	datad => \u2|bcd3_ist|Add10~0_combout\,
	combout => \u2|bcd3_ist|addbcd4~43_combout\);

-- Location: FF_X23_Y14_N17
\u2|bcd3_ist|resb[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|addbcd4~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|resb\(1));

-- Location: LCCOMB_X23_Y14_N0
\u3|uart_ad[37][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[37][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[37][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd3_ist|resb\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[37][1]~combout\,
	datac => \u2|bcd3_ist|resb\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[37][1]~combout\);

-- Location: LCCOMB_X23_Y14_N12
\u3|txdata~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~203_combout\ = (\u3|k\(4) & (!\u3|k\(1))) # (!\u3|k\(4) & ((\u3|k\(1)) # (\u3|uart_ad[37][1]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datac => \u3|k\(1),
	datad => \u3|uart_ad[37][1]~combout\,
	combout => \u3|txdata~203_combout\);

-- Location: LCCOMB_X18_Y5_N26
\u2|Mult1|mult_core|romout[3][16]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[3][16]~23_combout\ = \u2|ch2_reg\(14) $ (((\u2|ch2_reg\(13) & !\u2|ch2_reg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(13),
	datac => \u2|ch2_reg\(14),
	datad => \u2|ch2_reg\(12),
	combout => \u2|Mult1|mult_core|romout[3][16]~23_combout\);

-- Location: LCCOMB_X16_Y2_N18
\u2|Mult1|mult_core|romout[2][19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[2][19]~combout\ = (\u2|ch2_reg\(11) & ((\u2|ch2_reg\(10)) # ((\u2|ch2_reg\(8) & \u2|ch2_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(10),
	datab => \u2|ch2_reg\(8),
	datac => \u2|ch2_reg\(11),
	datad => \u2|ch2_reg\(9),
	combout => \u2|Mult1|mult_core|romout[2][19]~combout\);

-- Location: LCCOMB_X16_Y2_N28
\u2|Mult1|mult_core|romout[2][18]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[2][18]~12_combout\ = (\u2|ch2_reg\(10) & (((!\u2|ch2_reg\(11) & \u2|ch2_reg\(9))))) # (!\u2|ch2_reg\(10) & (\u2|ch2_reg\(11) & ((!\u2|ch2_reg\(9)) # (!\u2|ch2_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(10),
	datab => \u2|ch2_reg\(8),
	datac => \u2|ch2_reg\(11),
	datad => \u2|ch2_reg\(9),
	combout => \u2|Mult1|mult_core|romout[2][18]~12_combout\);

-- Location: LCCOMB_X18_Y2_N22
\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u2|Mult1|mult_core|romout[3][15]~11_combout\ & ((\u2|Mult1|mult_core|romout[2][19]~combout\ & (\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u2|Mult1|mult_core|romout[2][19]~combout\ & (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~21\)))) # (!\u2|Mult1|mult_core|romout[3][15]~11_combout\ & ((\u2|Mult1|mult_core|romout[2][19]~combout\ & 
-- (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u2|Mult1|mult_core|romout[2][19]~combout\ & ((\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))))
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((\u2|Mult1|mult_core|romout[3][15]~11_combout\ & (!\u2|Mult1|mult_core|romout[2][19]~combout\ & !\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # 
-- (!\u2|Mult1|mult_core|romout[3][15]~11_combout\ & ((!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u2|Mult1|mult_core|romout[2][19]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Mult1|mult_core|romout[3][15]~11_combout\,
	datab => \u2|Mult1|mult_core|romout[2][19]~combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X18_Y2_N24
\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = (\u2|Mult1|mult_core|romout[3][16]~23_combout\ & (\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~23\ $ (GND))) # (!\u2|Mult1|mult_core|romout[3][16]~23_combout\ & 
-- (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~23\ & VCC))
-- \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~25\ = CARRY((\u2|Mult1|mult_core|romout[3][16]~23_combout\ & !\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult1|mult_core|romout[3][16]~23_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cout => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~25\);

-- Location: LCCOMB_X17_Y2_N12
\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X17_Y2_N14
\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = (\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ $ (GND))) # 
-- (!\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (!\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ & VCC))
-- \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ = CARRY((\u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & !\u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\);

-- Location: FF_X17_Y2_N15
\u2|ch2_data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_data_reg\(28));

-- Location: LCCOMB_X17_Y2_N30
\u2|ch2_vol~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_vol~5_combout\ = (!\u1|ad_reset~q\ & \u2|ch2_data_reg\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datac => \u2|ch2_data_reg\(28),
	combout => \u2|ch2_vol~5_combout\);

-- Location: FF_X17_Y2_N31
\u2|ch2_vol[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_vol~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_vol\(13));

-- Location: LCCOMB_X28_Y10_N24
\u2|bcd2_ist|rhex[3][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|rhex[3][1]~feeder_combout\ = \u2|ch2_vol\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch2_vol\(13),
	combout => \u2|bcd2_ist|rhex[3][1]~feeder_combout\);

-- Location: FF_X28_Y10_N25
\u2|bcd2_ist|rhex[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|rhex[3][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhex[3][1]~q\);

-- Location: FF_X17_Y2_N13
\u2|ch2_data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_data_reg\(27));

-- Location: LCCOMB_X18_Y3_N20
\u2|ch2_vol~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_vol~4_combout\ = (!\u1|ad_reset~q\ & \u2|ch2_data_reg\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch2_data_reg\(27),
	combout => \u2|ch2_vol~4_combout\);

-- Location: FF_X18_Y3_N21
\u2|ch2_vol[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_vol~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_vol\(12));

-- Location: LCCOMB_X22_Y11_N2
\u2|bcd2_ist|rhex[3][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|rhex[3][0]~feeder_combout\ = \u2|ch2_vol\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch2_vol\(12),
	combout => \u2|bcd2_ist|rhex[3][0]~feeder_combout\);

-- Location: FF_X22_Y11_N3
\u2|bcd2_ist|rhex[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|rhex[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhex[3][0]~q\);

-- Location: LCCOMB_X18_Y5_N12
\u2|Mult1|mult_core|romout[3][17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|Mult1|mult_core|romout[3][17]~combout\ = \u2|ch2_reg\(15) $ (((\u2|ch2_reg\(13) & (!\u2|ch2_reg\(14) & \u2|ch2_reg\(12))) # (!\u2|ch2_reg\(13) & (\u2|ch2_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch2_reg\(15),
	datab => \u2|ch2_reg\(13),
	datac => \u2|ch2_reg\(14),
	datad => \u2|ch2_reg\(12),
	combout => \u2|Mult1|mult_core|romout[3][17]~combout\);

-- Location: FF_X17_Y2_N17
\u2|ch2_data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_data_reg\(29));

-- Location: LCCOMB_X17_Y2_N20
\u2|ch2_vol~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_vol~6_combout\ = (!\u1|ad_reset~q\ & \u2|ch2_data_reg\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch2_data_reg\(29),
	combout => \u2|ch2_vol~6_combout\);

-- Location: FF_X17_Y2_N21
\u2|ch2_vol[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_vol~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_vol\(14));

-- Location: LCCOMB_X23_Y3_N30
\u2|bcd2_ist|rhex[3][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|rhex[3][2]~feeder_combout\ = \u2|ch2_vol\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch2_vol\(14),
	combout => \u2|bcd2_ist|rhex[3][2]~feeder_combout\);

-- Location: FF_X23_Y3_N31
\u2|bcd2_ist|rhex[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|rhex[3][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhex[3][2]~q\);

-- Location: LCCOMB_X31_Y12_N8
\u2|bcd2_ist|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr2~0_combout\ = (\u2|bcd2_ist|rhex[3][3]~q\ & (!\u2|bcd2_ist|rhex[3][1]~q\ & (!\u2|bcd2_ist|rhex[3][0]~q\ & \u2|bcd2_ist|rhex[3][2]~q\))) # (!\u2|bcd2_ist|rhex[3][3]~q\ & (\u2|bcd2_ist|rhex[3][1]~q\ & (\u2|bcd2_ist|rhex[3][0]~q\ $ 
-- (!\u2|bcd2_ist|rhex[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[3][3]~q\,
	datab => \u2|bcd2_ist|rhex[3][1]~q\,
	datac => \u2|bcd2_ist|rhex[3][0]~q\,
	datad => \u2|bcd2_ist|rhex[3][2]~q\,
	combout => \u2|bcd2_ist|WideOr2~0_combout\);

-- Location: FF_X31_Y12_N9
\u2|bcd2_ist|rhexd[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexd\(15));

-- Location: LCCOMB_X23_Y12_N20
\u2|bcd2_ist|rhexc[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|rhexc[13]~feeder_combout\ = \u2|bcd2_ist|rhex[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd2_ist|rhex[2][3]~q\,
	combout => \u2|bcd2_ist|rhexc[13]~feeder_combout\);

-- Location: FF_X23_Y12_N21
\u2|bcd2_ist|rhexc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|rhexc[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexc\(13));

-- Location: FF_X17_Y3_N31
\u2|ch2_data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_data_reg\(20));

-- Location: LCCOMB_X17_Y3_N2
\u2|ch2_vol~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_vol~12_combout\ = (\u2|ch2_data_reg\(20) & !\u1|ad_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|ch2_data_reg\(20),
	datad => \u1|ad_reset~q\,
	combout => \u2|ch2_vol~12_combout\);

-- Location: FF_X17_Y3_N3
\u2|ch2_vol[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_vol~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_vol\(5));

-- Location: FF_X28_Y7_N29
\u2|bcd2_ist|rhex[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch2_vol\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhex[1][1]~q\);

-- Location: FF_X17_Y2_N3
\u2|ch2_data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_data_reg\(22));

-- Location: LCCOMB_X17_Y2_N28
\u2|ch2_vol~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_vol~14_combout\ = (!\u1|ad_reset~q\ & \u2|ch2_data_reg\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch2_data_reg\(22),
	combout => \u2|ch2_vol~14_combout\);

-- Location: FF_X17_Y2_N29
\u2|ch2_vol[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_vol~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_vol\(7));

-- Location: LCCOMB_X17_Y2_N24
\u2|bcd2_ist|rhex[1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|rhex[1][3]~feeder_combout\ = \u2|ch2_vol\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch2_vol\(7),
	combout => \u2|bcd2_ist|rhex[1][3]~feeder_combout\);

-- Location: FF_X17_Y2_N25
\u2|bcd2_ist|rhex[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|rhex[1][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhex[1][3]~q\);

-- Location: FF_X17_Y2_N1
\u2|ch2_data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_data_reg\(21));

-- Location: LCCOMB_X17_Y2_N22
\u2|ch2_vol~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch2_vol~13_combout\ = (!\u1|ad_reset~q\ & \u2|ch2_data_reg\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch2_data_reg\(21),
	combout => \u2|ch2_vol~13_combout\);

-- Location: FF_X17_Y2_N23
\u2|ch2_vol[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch2_vol~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch2_vol\(6));

-- Location: FF_X28_Y9_N1
\u2|bcd2_ist|rhex[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch2_vol\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhex[1][2]~q\);

-- Location: LCCOMB_X28_Y9_N24
\u2|bcd2_ist|WideOr24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr24~0_combout\ = (\u2|bcd2_ist|rhex[1][3]~q\ & (((!\u2|bcd2_ist|rhex[1][0]~q\ & !\u2|bcd2_ist|rhex[1][1]~q\)) # (!\u2|bcd2_ist|rhex[1][2]~q\))) # (!\u2|bcd2_ist|rhex[1][3]~q\ & (\u2|bcd2_ist|rhex[1][0]~q\ & (\u2|bcd2_ist|rhex[1][1]~q\ & 
-- \u2|bcd2_ist|rhex[1][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[1][0]~q\,
	datab => \u2|bcd2_ist|rhex[1][1]~q\,
	datac => \u2|bcd2_ist|rhex[1][3]~q\,
	datad => \u2|bcd2_ist|rhex[1][2]~q\,
	combout => \u2|bcd2_ist|WideOr24~0_combout\);

-- Location: FF_X28_Y9_N25
\u2|bcd2_ist|rhexb[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|WideOr24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexb\(8));

-- Location: LCCOMB_X28_Y9_N22
\u2|bcd2_ist|WideOr25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr25~0_combout\ = (\u2|bcd2_ist|rhex[1][2]~q\ & ((\u2|bcd2_ist|rhex[1][0]~q\ & (!\u2|bcd2_ist|rhex[1][1]~q\ & !\u2|bcd2_ist|rhex[1][3]~q\)) # (!\u2|bcd2_ist|rhex[1][0]~q\ & (\u2|bcd2_ist|rhex[1][1]~q\ $ (\u2|bcd2_ist|rhex[1][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[1][0]~q\,
	datab => \u2|bcd2_ist|rhex[1][1]~q\,
	datac => \u2|bcd2_ist|rhex[1][3]~q\,
	datad => \u2|bcd2_ist|rhex[1][2]~q\,
	combout => \u2|bcd2_ist|WideOr25~0_combout\);

-- Location: FF_X28_Y9_N23
\u2|bcd2_ist|rhexb[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|WideOr25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexb\(7));

-- Location: LCCOMB_X31_Y13_N18
\u2|bcd2_ist|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|LessThan1~0_combout\ = (\u2|bcd2_ist|Add3~6_combout\ & ((\u2|bcd2_ist|Add3~2_combout\) # (\u2|bcd2_ist|Add3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|Add3~2_combout\,
	datac => \u2|bcd2_ist|Add3~4_combout\,
	datad => \u2|bcd2_ist|Add3~6_combout\,
	combout => \u2|bcd2_ist|LessThan1~0_combout\);

-- Location: LCCOMB_X31_Y13_N12
\u2|bcd2_ist|addbcd4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~2_combout\ = (!\u2|bcd2_ist|Add3~8_combout\ & (!\u2|bcd2_ist|LessThan0~0_combout\ & ((!\u2|bcd2_ist|LessThan1~0_combout\) # (!\u2|bcd2_ist|addbcd4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|addbcd4~0_combout\,
	datab => \u2|bcd2_ist|Add3~8_combout\,
	datac => \u2|bcd2_ist|LessThan0~0_combout\,
	datad => \u2|bcd2_ist|LessThan1~0_combout\,
	combout => \u2|bcd2_ist|addbcd4~2_combout\);

-- Location: LCCOMB_X31_Y13_N8
\u2|bcd2_ist|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add4~8_combout\ = \u2|bcd2_ist|Add4~7\ $ (!\u2|bcd2_ist|Add3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd2_ist|Add3~8_combout\,
	cin => \u2|bcd2_ist|Add4~7\,
	combout => \u2|bcd2_ist|Add4~8_combout\);

-- Location: LCCOMB_X30_Y13_N16
\u2|bcd2_ist|addbcd4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~1_combout\ = (\u2|bcd2_ist|Add3~8_combout\) # ((\u2|bcd2_ist|LessThan0~0_combout\) # (\u2|bcd2_ist|addbcd4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add3~8_combout\,
	datac => \u2|bcd2_ist|LessThan0~0_combout\,
	datad => \u2|bcd2_ist|addbcd4~0_combout\,
	combout => \u2|bcd2_ist|addbcd4~1_combout\);

-- Location: LCCOMB_X31_Y13_N26
\u2|bcd2_ist|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add6~6_combout\ = (\u2|bcd2_ist|Add3~6_combout\ & (!\u2|bcd2_ist|Add6~5\)) # (!\u2|bcd2_ist|Add3~6_combout\ & ((\u2|bcd2_ist|Add6~5\) # (GND)))
-- \u2|bcd2_ist|Add6~7\ = CARRY((!\u2|bcd2_ist|Add6~5\) # (!\u2|bcd2_ist|Add3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|Add3~6_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add6~5\,
	combout => \u2|bcd2_ist|Add6~6_combout\,
	cout => \u2|bcd2_ist|Add6~7\);

-- Location: LCCOMB_X31_Y13_N28
\u2|bcd2_ist|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add6~8_combout\ = \u2|bcd2_ist|Add6~7\ $ (!\u2|bcd2_ist|Add3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd2_ist|Add3~8_combout\,
	cin => \u2|bcd2_ist|Add6~7\,
	combout => \u2|bcd2_ist|Add6~8_combout\);

-- Location: LCCOMB_X30_Y13_N2
\u2|bcd2_ist|addbcd4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~3_combout\ = (\u2|bcd2_ist|LessThan1~0_combout\) # ((\u2|bcd2_ist|addbcd4~1_combout\ & \u2|bcd2_ist|Add6~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|addbcd4~1_combout\,
	datac => \u2|bcd2_ist|LessThan1~0_combout\,
	datad => \u2|bcd2_ist|Add6~8_combout\,
	combout => \u2|bcd2_ist|addbcd4~3_combout\);

-- Location: LCCOMB_X30_Y13_N28
\u2|bcd2_ist|addbcd4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~4_combout\ = (\u2|bcd2_ist|addbcd4~2_combout\ & (((\u2|bcd2_ist|addbcd4~3_combout\)))) # (!\u2|bcd2_ist|addbcd4~2_combout\ & (\u2|bcd2_ist|addbcd4~1_combout\ & (\u2|bcd2_ist|Add4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|addbcd4~1_combout\,
	datab => \u2|bcd2_ist|addbcd4~2_combout\,
	datac => \u2|bcd2_ist|Add4~8_combout\,
	datad => \u2|bcd2_ist|addbcd4~3_combout\,
	combout => \u2|bcd2_ist|addbcd4~4_combout\);

-- Location: LCCOMB_X31_Y13_N10
\u2|bcd2_ist|addbcd4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~5_combout\ = (\u2|bcd2_ist|Add3~8_combout\) # ((\u2|bcd2_ist|LessThan0~0_combout\) # (\u2|bcd2_ist|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|Add3~8_combout\,
	datac => \u2|bcd2_ist|LessThan0~0_combout\,
	datad => \u2|bcd2_ist|LessThan1~0_combout\,
	combout => \u2|bcd2_ist|addbcd4~5_combout\);

-- Location: LCCOMB_X30_Y13_N0
\u2|bcd2_ist|addbcd4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~6_combout\ = (\u2|bcd2_ist|addbcd4~1_combout\ & ((\u2|bcd2_ist|addbcd4~5_combout\ & (\u2|bcd2_ist|Add4~6_combout\)) # (!\u2|bcd2_ist|addbcd4~5_combout\ & ((\u2|bcd2_ist|Add6~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add4~6_combout\,
	datab => \u2|bcd2_ist|Add6~6_combout\,
	datac => \u2|bcd2_ist|addbcd4~5_combout\,
	datad => \u2|bcd2_ist|addbcd4~1_combout\,
	combout => \u2|bcd2_ist|addbcd4~6_combout\);

-- Location: LCCOMB_X30_Y13_N18
\u2|bcd2_ist|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add7~0_combout\ = (\u2|bcd2_ist|rhexb\(4) & (\u2|bcd2_ist|addbcd4~6_combout\ $ (VCC))) # (!\u2|bcd2_ist|rhexb\(4) & (\u2|bcd2_ist|addbcd4~6_combout\ & VCC))
-- \u2|bcd2_ist|Add7~1\ = CARRY((\u2|bcd2_ist|rhexb\(4) & \u2|bcd2_ist|addbcd4~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexb\(4),
	datab => \u2|bcd2_ist|addbcd4~6_combout\,
	datad => VCC,
	combout => \u2|bcd2_ist|Add7~0_combout\,
	cout => \u2|bcd2_ist|Add7~1\);

-- Location: LCCOMB_X30_Y13_N20
\u2|bcd2_ist|Add7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add7~2_combout\ = (\u2|bcd2_ist|rhexb\(5) & ((\u2|bcd2_ist|addbcd4~4_combout\ & (\u2|bcd2_ist|Add7~1\ & VCC)) # (!\u2|bcd2_ist|addbcd4~4_combout\ & (!\u2|bcd2_ist|Add7~1\)))) # (!\u2|bcd2_ist|rhexb\(5) & ((\u2|bcd2_ist|addbcd4~4_combout\ & 
-- (!\u2|bcd2_ist|Add7~1\)) # (!\u2|bcd2_ist|addbcd4~4_combout\ & ((\u2|bcd2_ist|Add7~1\) # (GND)))))
-- \u2|bcd2_ist|Add7~3\ = CARRY((\u2|bcd2_ist|rhexb\(5) & (!\u2|bcd2_ist|addbcd4~4_combout\ & !\u2|bcd2_ist|Add7~1\)) # (!\u2|bcd2_ist|rhexb\(5) & ((!\u2|bcd2_ist|Add7~1\) # (!\u2|bcd2_ist|addbcd4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexb\(5),
	datab => \u2|bcd2_ist|addbcd4~4_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add7~1\,
	combout => \u2|bcd2_ist|Add7~2_combout\,
	cout => \u2|bcd2_ist|Add7~3\);

-- Location: LCCOMB_X31_Y11_N0
\u2|bcd2_ist|WideOr18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr18~0_combout\ = (\u2|bcd2_ist|rhex[2][2]~q\ & (\u2|bcd2_ist|rhex[2][3]~q\ & (\u2|bcd2_ist|rhex[2][1]~q\ $ (!\u2|bcd2_ist|rhex[2][0]~q\)))) # (!\u2|bcd2_ist|rhex[2][2]~q\ & ((\u2|bcd2_ist|rhex[2][3]~q\ $ (\u2|bcd2_ist|rhex[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[2][1]~q\,
	datab => \u2|bcd2_ist|rhex[2][2]~q\,
	datac => \u2|bcd2_ist|rhex[2][3]~q\,
	datad => \u2|bcd2_ist|rhex[2][0]~q\,
	combout => \u2|bcd2_ist|WideOr18~0_combout\);

-- Location: FF_X31_Y11_N1
\u2|bcd2_ist|rhexc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexc\(6));

-- Location: LCCOMB_X31_Y12_N10
\u2|bcd2_ist|WideOr10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr10~0_combout\ = (\u2|bcd2_ist|rhex[3][3]~q\ & (!\u2|bcd2_ist|rhex[3][2]~q\ & ((!\u2|bcd2_ist|rhex[3][0]~q\) # (!\u2|bcd2_ist|rhex[3][1]~q\)))) # (!\u2|bcd2_ist|rhex[3][3]~q\ & (\u2|bcd2_ist|rhex[3][1]~q\ & 
-- ((\u2|bcd2_ist|rhex[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[3][3]~q\,
	datab => \u2|bcd2_ist|rhex[3][1]~q\,
	datac => \u2|bcd2_ist|rhex[3][0]~q\,
	datad => \u2|bcd2_ist|rhex[3][2]~q\,
	combout => \u2|bcd2_ist|WideOr10~0_combout\);

-- Location: FF_X31_Y12_N11
\u2|bcd2_ist|rhexd[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|WideOr10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexd\(5));

-- Location: LCCOMB_X31_Y11_N16
\u2|bcd2_ist|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add8~4_combout\ = ((\u2|bcd2_ist|rhexd\(6) $ (\u2|bcd2_ist|rhexc\(6) $ (!\u2|bcd2_ist|Add8~3\)))) # (GND)
-- \u2|bcd2_ist|Add8~5\ = CARRY((\u2|bcd2_ist|rhexd\(6) & ((\u2|bcd2_ist|rhexc\(6)) # (!\u2|bcd2_ist|Add8~3\))) # (!\u2|bcd2_ist|rhexd\(6) & (\u2|bcd2_ist|rhexc\(6) & !\u2|bcd2_ist|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexd\(6),
	datab => \u2|bcd2_ist|rhexc\(6),
	datad => VCC,
	cin => \u2|bcd2_ist|Add8~3\,
	combout => \u2|bcd2_ist|Add8~4_combout\,
	cout => \u2|bcd2_ist|Add8~5\);

-- Location: LCCOMB_X30_Y13_N4
\u2|bcd2_ist|Add9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add9~0_combout\ = (\u2|bcd2_ist|Add8~0_combout\ & (\u2|bcd2_ist|Add7~0_combout\ $ (VCC))) # (!\u2|bcd2_ist|Add8~0_combout\ & (\u2|bcd2_ist|Add7~0_combout\ & VCC))
-- \u2|bcd2_ist|Add9~1\ = CARRY((\u2|bcd2_ist|Add8~0_combout\ & \u2|bcd2_ist|Add7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add8~0_combout\,
	datab => \u2|bcd2_ist|Add7~0_combout\,
	datad => VCC,
	combout => \u2|bcd2_ist|Add9~0_combout\,
	cout => \u2|bcd2_ist|Add9~1\);

-- Location: LCCOMB_X30_Y13_N6
\u2|bcd2_ist|Add9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add9~2_combout\ = (\u2|bcd2_ist|Add8~2_combout\ & ((\u2|bcd2_ist|Add7~2_combout\ & (\u2|bcd2_ist|Add9~1\ & VCC)) # (!\u2|bcd2_ist|Add7~2_combout\ & (!\u2|bcd2_ist|Add9~1\)))) # (!\u2|bcd2_ist|Add8~2_combout\ & ((\u2|bcd2_ist|Add7~2_combout\ & 
-- (!\u2|bcd2_ist|Add9~1\)) # (!\u2|bcd2_ist|Add7~2_combout\ & ((\u2|bcd2_ist|Add9~1\) # (GND)))))
-- \u2|bcd2_ist|Add9~3\ = CARRY((\u2|bcd2_ist|Add8~2_combout\ & (!\u2|bcd2_ist|Add7~2_combout\ & !\u2|bcd2_ist|Add9~1\)) # (!\u2|bcd2_ist|Add8~2_combout\ & ((!\u2|bcd2_ist|Add9~1\) # (!\u2|bcd2_ist|Add7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add8~2_combout\,
	datab => \u2|bcd2_ist|Add7~2_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add9~1\,
	combout => \u2|bcd2_ist|Add9~2_combout\,
	cout => \u2|bcd2_ist|Add9~3\);

-- Location: LCCOMB_X30_Y13_N8
\u2|bcd2_ist|Add9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add9~4_combout\ = ((\u2|bcd2_ist|Add7~4_combout\ $ (\u2|bcd2_ist|Add8~4_combout\ $ (!\u2|bcd2_ist|Add9~3\)))) # (GND)
-- \u2|bcd2_ist|Add9~5\ = CARRY((\u2|bcd2_ist|Add7~4_combout\ & ((\u2|bcd2_ist|Add8~4_combout\) # (!\u2|bcd2_ist|Add9~3\))) # (!\u2|bcd2_ist|Add7~4_combout\ & (\u2|bcd2_ist|Add8~4_combout\ & !\u2|bcd2_ist|Add9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add7~4_combout\,
	datab => \u2|bcd2_ist|Add8~4_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add9~3\,
	combout => \u2|bcd2_ist|Add9~4_combout\,
	cout => \u2|bcd2_ist|Add9~5\);

-- Location: LCCOMB_X30_Y13_N10
\u2|bcd2_ist|Add9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add9~6_combout\ = (\u2|bcd2_ist|Add8~6_combout\ & ((\u2|bcd2_ist|Add7~6_combout\ & (\u2|bcd2_ist|Add9~5\ & VCC)) # (!\u2|bcd2_ist|Add7~6_combout\ & (!\u2|bcd2_ist|Add9~5\)))) # (!\u2|bcd2_ist|Add8~6_combout\ & ((\u2|bcd2_ist|Add7~6_combout\ & 
-- (!\u2|bcd2_ist|Add9~5\)) # (!\u2|bcd2_ist|Add7~6_combout\ & ((\u2|bcd2_ist|Add9~5\) # (GND)))))
-- \u2|bcd2_ist|Add9~7\ = CARRY((\u2|bcd2_ist|Add8~6_combout\ & (!\u2|bcd2_ist|Add7~6_combout\ & !\u2|bcd2_ist|Add9~5\)) # (!\u2|bcd2_ist|Add8~6_combout\ & ((!\u2|bcd2_ist|Add9~5\) # (!\u2|bcd2_ist|Add7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add8~6_combout\,
	datab => \u2|bcd2_ist|Add7~6_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add9~5\,
	combout => \u2|bcd2_ist|Add9~6_combout\,
	cout => \u2|bcd2_ist|Add9~7\);

-- Location: LCCOMB_X31_Y12_N30
\u2|bcd2_ist|WideOr8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr8~0_combout\ = (!\u2|bcd2_ist|rhex[3][3]~q\ & ((\u2|bcd2_ist|rhex[3][1]~q\ & ((!\u2|bcd2_ist|rhex[3][2]~q\))) # (!\u2|bcd2_ist|rhex[3][1]~q\ & ((\u2|bcd2_ist|rhex[3][0]~q\) # (\u2|bcd2_ist|rhex[3][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[3][3]~q\,
	datab => \u2|bcd2_ist|rhex[3][1]~q\,
	datac => \u2|bcd2_ist|rhex[3][0]~q\,
	datad => \u2|bcd2_ist|rhex[3][2]~q\,
	combout => \u2|bcd2_ist|WideOr8~0_combout\);

-- Location: FF_X31_Y12_N31
\u2|bcd2_ist|rhexd[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|WideOr8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexd\(7));

-- Location: LCCOMB_X31_Y11_N20
\u2|bcd2_ist|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add8~8_combout\ = !\u2|bcd2_ist|Add8~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd2_ist|Add8~7\,
	combout => \u2|bcd2_ist|Add8~8_combout\);

-- Location: LCCOMB_X30_Y13_N12
\u2|bcd2_ist|Add9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add9~8_combout\ = ((\u2|bcd2_ist|Add7~8_combout\ $ (\u2|bcd2_ist|Add8~8_combout\ $ (!\u2|bcd2_ist|Add9~7\)))) # (GND)
-- \u2|bcd2_ist|Add9~9\ = CARRY((\u2|bcd2_ist|Add7~8_combout\ & ((\u2|bcd2_ist|Add8~8_combout\) # (!\u2|bcd2_ist|Add9~7\))) # (!\u2|bcd2_ist|Add7~8_combout\ & (\u2|bcd2_ist|Add8~8_combout\ & !\u2|bcd2_ist|Add9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add7~8_combout\,
	datab => \u2|bcd2_ist|Add8~8_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add9~7\,
	combout => \u2|bcd2_ist|Add9~8_combout\,
	cout => \u2|bcd2_ist|Add9~9\);

-- Location: LCCOMB_X29_Y13_N14
\u2|bcd2_ist|addbcd4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~7_combout\ = (\u2|bcd2_ist|Add9~6_combout\ & (!\u2|bcd2_ist|Add9~8_combout\ & ((\u2|bcd2_ist|Add9~2_combout\) # (\u2|bcd2_ist|Add9~4_combout\)))) # (!\u2|bcd2_ist|Add9~6_combout\ & (((\u2|bcd2_ist|Add9~8_combout\ & 
-- !\u2|bcd2_ist|Add9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add9~2_combout\,
	datab => \u2|bcd2_ist|Add9~6_combout\,
	datac => \u2|bcd2_ist|Add9~8_combout\,
	datad => \u2|bcd2_ist|Add9~4_combout\,
	combout => \u2|bcd2_ist|addbcd4~7_combout\);

-- Location: LCCOMB_X29_Y13_N16
\u2|bcd2_ist|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|LessThan3~0_combout\ = (\u2|bcd2_ist|Add9~2_combout\ & (\u2|bcd2_ist|Add9~6_combout\ & (\u2|bcd2_ist|Add9~8_combout\ & \u2|bcd2_ist|Add9~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add9~2_combout\,
	datab => \u2|bcd2_ist|Add9~6_combout\,
	datac => \u2|bcd2_ist|Add9~8_combout\,
	datad => \u2|bcd2_ist|Add9~4_combout\,
	combout => \u2|bcd2_ist|LessThan3~0_combout\);

-- Location: LCCOMB_X28_Y13_N4
\u2|bcd2_ist|addbcd4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~8_combout\ = (\u2|bcd2_ist|Add9~10_combout\) # ((\u2|bcd2_ist|addbcd4~7_combout\) # (\u2|bcd2_ist|LessThan3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add9~10_combout\,
	datac => \u2|bcd2_ist|addbcd4~7_combout\,
	datad => \u2|bcd2_ist|LessThan3~0_combout\,
	combout => \u2|bcd2_ist|addbcd4~8_combout\);

-- Location: LCCOMB_X30_Y13_N14
\u2|bcd2_ist|Add9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add9~10_combout\ = \u2|bcd2_ist|Add9~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd2_ist|Add9~9\,
	combout => \u2|bcd2_ist|Add9~10_combout\);

-- Location: LCCOMB_X29_Y13_N10
\u2|bcd2_ist|Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add10~6_combout\ = (\u2|bcd2_ist|Add9~8_combout\ & (\u2|bcd2_ist|Add10~5\ & VCC)) # (!\u2|bcd2_ist|Add9~8_combout\ & (!\u2|bcd2_ist|Add10~5\))
-- \u2|bcd2_ist|Add10~7\ = CARRY((!\u2|bcd2_ist|Add9~8_combout\ & !\u2|bcd2_ist|Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|Add9~8_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add10~5\,
	combout => \u2|bcd2_ist|Add10~6_combout\,
	cout => \u2|bcd2_ist|Add10~7\);

-- Location: LCCOMB_X29_Y13_N12
\u2|bcd2_ist|Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add10~8_combout\ = \u2|bcd2_ist|Add10~7\ $ (!\u2|bcd2_ist|Add9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd2_ist|Add9~10_combout\,
	cin => \u2|bcd2_ist|Add10~7\,
	combout => \u2|bcd2_ist|Add10~8_combout\);

-- Location: LCCOMB_X28_Y13_N22
\u2|bcd2_ist|Add12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add12~2_combout\ = (\u2|bcd2_ist|Add9~4_combout\ & (\u2|bcd2_ist|Add12~1\ & VCC)) # (!\u2|bcd2_ist|Add9~4_combout\ & (!\u2|bcd2_ist|Add12~1\))
-- \u2|bcd2_ist|Add12~3\ = CARRY((!\u2|bcd2_ist|Add9~4_combout\ & !\u2|bcd2_ist|Add12~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|Add9~4_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add12~1\,
	combout => \u2|bcd2_ist|Add12~2_combout\,
	cout => \u2|bcd2_ist|Add12~3\);

-- Location: LCCOMB_X28_Y13_N26
\u2|bcd2_ist|Add12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add12~6_combout\ = (\u2|bcd2_ist|Add9~8_combout\ & (!\u2|bcd2_ist|Add12~5\)) # (!\u2|bcd2_ist|Add9~8_combout\ & ((\u2|bcd2_ist|Add12~5\) # (GND)))
-- \u2|bcd2_ist|Add12~7\ = CARRY((!\u2|bcd2_ist|Add12~5\) # (!\u2|bcd2_ist|Add9~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add9~8_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add12~5\,
	combout => \u2|bcd2_ist|Add12~6_combout\,
	cout => \u2|bcd2_ist|Add12~7\);

-- Location: LCCOMB_X28_Y13_N28
\u2|bcd2_ist|Add12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add12~8_combout\ = \u2|bcd2_ist|Add12~7\ $ (!\u2|bcd2_ist|Add9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd2_ist|Add9~10_combout\,
	cin => \u2|bcd2_ist|Add12~7\,
	combout => \u2|bcd2_ist|Add12~8_combout\);

-- Location: LCCOMB_X28_Y13_N0
\u2|bcd2_ist|addbcd4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~10_combout\ = (\u2|bcd2_ist|LessThan4~0_combout\) # ((\u2|bcd2_ist|addbcd4~8_combout\ & \u2|bcd2_ist|Add12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|LessThan4~0_combout\,
	datac => \u2|bcd2_ist|addbcd4~8_combout\,
	datad => \u2|bcd2_ist|Add12~8_combout\,
	combout => \u2|bcd2_ist|addbcd4~10_combout\);

-- Location: LCCOMB_X28_Y13_N30
\u2|bcd2_ist|addbcd4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~11_combout\ = (\u2|bcd2_ist|addbcd4~9_combout\ & (((\u2|bcd2_ist|addbcd4~10_combout\)))) # (!\u2|bcd2_ist|addbcd4~9_combout\ & (\u2|bcd2_ist|addbcd4~8_combout\ & (\u2|bcd2_ist|Add10~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|addbcd4~9_combout\,
	datab => \u2|bcd2_ist|addbcd4~8_combout\,
	datac => \u2|bcd2_ist|Add10~8_combout\,
	datad => \u2|bcd2_ist|addbcd4~10_combout\,
	combout => \u2|bcd2_ist|addbcd4~11_combout\);

-- Location: LCCOMB_X29_Y13_N20
\u2|bcd2_ist|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|LessThan4~0_combout\ = (\u2|bcd2_ist|Add9~8_combout\ & ((\u2|bcd2_ist|Add9~6_combout\) # (\u2|bcd2_ist|Add9~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|Add9~6_combout\,
	datac => \u2|bcd2_ist|Add9~8_combout\,
	datad => \u2|bcd2_ist|Add9~4_combout\,
	combout => \u2|bcd2_ist|LessThan4~0_combout\);

-- Location: LCCOMB_X29_Y13_N30
\u2|bcd2_ist|addbcd4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~13_combout\ = (\u2|bcd2_ist|Add10~6_combout\ & ((\u2|bcd2_ist|Add9~10_combout\) # ((\u2|bcd2_ist|LessThan3~0_combout\) # (\u2|bcd2_ist|LessThan4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add9~10_combout\,
	datab => \u2|bcd2_ist|LessThan3~0_combout\,
	datac => \u2|bcd2_ist|LessThan4~0_combout\,
	datad => \u2|bcd2_ist|Add10~6_combout\,
	combout => \u2|bcd2_ist|addbcd4~13_combout\);

-- Location: LCCOMB_X28_Y13_N8
\u2|bcd2_ist|addbcd4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~12_combout\ = (!\u2|bcd2_ist|LessThan4~0_combout\ & (!\u2|bcd2_ist|Add9~10_combout\ & (\u2|bcd2_ist|Add12~6_combout\ & !\u2|bcd2_ist|LessThan3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|LessThan4~0_combout\,
	datab => \u2|bcd2_ist|Add9~10_combout\,
	datac => \u2|bcd2_ist|Add12~6_combout\,
	datad => \u2|bcd2_ist|LessThan3~0_combout\,
	combout => \u2|bcd2_ist|addbcd4~12_combout\);

-- Location: LCCOMB_X29_Y12_N16
\u2|bcd2_ist|addbcd4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~14_combout\ = (\u2|bcd2_ist|addbcd4~8_combout\ & ((\u2|bcd2_ist|addbcd4~13_combout\) # (\u2|bcd2_ist|addbcd4~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|addbcd4~8_combout\,
	datac => \u2|bcd2_ist|addbcd4~13_combout\,
	datad => \u2|bcd2_ist|addbcd4~12_combout\,
	combout => \u2|bcd2_ist|addbcd4~14_combout\);

-- Location: LCCOMB_X29_Y12_N0
\u2|bcd2_ist|Add13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add13~0_combout\ = (\u2|bcd2_ist|rhexb\(9) & ((\u2|bcd2_ist|addbcd4~11_combout\) # ((\u2|bcd2_ist|rhexb\(8) & \u2|bcd2_ist|addbcd4~14_combout\)))) # (!\u2|bcd2_ist|rhexb\(9) & (\u2|bcd2_ist|rhexb\(8) & (\u2|bcd2_ist|addbcd4~11_combout\ & 
-- \u2|bcd2_ist|addbcd4~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexb\(9),
	datab => \u2|bcd2_ist|rhexb\(8),
	datac => \u2|bcd2_ist|addbcd4~11_combout\,
	datad => \u2|bcd2_ist|addbcd4~14_combout\,
	combout => \u2|bcd2_ist|Add13~0_combout\);

-- Location: LCCOMB_X29_Y12_N14
\u2|bcd2_ist|Add13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add13~1_combout\ = \u2|bcd2_ist|rhexb\(9) $ (\u2|bcd2_ist|addbcd4~11_combout\ $ (((\u2|bcd2_ist|rhexb\(8) & \u2|bcd2_ist|addbcd4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexb\(9),
	datab => \u2|bcd2_ist|rhexb\(8),
	datac => \u2|bcd2_ist|addbcd4~11_combout\,
	datad => \u2|bcd2_ist|addbcd4~14_combout\,
	combout => \u2|bcd2_ist|Add13~1_combout\);

-- Location: LCCOMB_X31_Y11_N22
\u2|bcd2_ist|WideOr16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr16~0_combout\ = \u2|bcd2_ist|rhex[2][1]~q\ $ (((\u2|bcd2_ist|rhex[2][3]~q\ & \u2|bcd2_ist|rhex[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[2][1]~q\,
	datac => \u2|bcd2_ist|rhex[2][3]~q\,
	datad => \u2|bcd2_ist|rhex[2][0]~q\,
	combout => \u2|bcd2_ist|WideOr16~0_combout\);

-- Location: FF_X31_Y11_N23
\u2|bcd2_ist|rhexc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexc\(8));

-- Location: LCCOMB_X29_Y12_N2
\u2|bcd2_ist|Add14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add14~0_combout\ = (\u2|bcd2_ist|Add13~2_combout\ & (\u2|bcd2_ist|rhexc\(8) $ (VCC))) # (!\u2|bcd2_ist|Add13~2_combout\ & (\u2|bcd2_ist|rhexc\(8) & VCC))
-- \u2|bcd2_ist|Add14~1\ = CARRY((\u2|bcd2_ist|Add13~2_combout\ & \u2|bcd2_ist|rhexc\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add13~2_combout\,
	datab => \u2|bcd2_ist|rhexc\(8),
	datad => VCC,
	combout => \u2|bcd2_ist|Add14~0_combout\,
	cout => \u2|bcd2_ist|Add14~1\);

-- Location: LCCOMB_X29_Y12_N4
\u2|bcd2_ist|Add14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add14~2_combout\ = (\u2|bcd2_ist|rhexc\(9) & ((\u2|bcd2_ist|Add13~1_combout\ & (\u2|bcd2_ist|Add14~1\ & VCC)) # (!\u2|bcd2_ist|Add13~1_combout\ & (!\u2|bcd2_ist|Add14~1\)))) # (!\u2|bcd2_ist|rhexc\(9) & ((\u2|bcd2_ist|Add13~1_combout\ & 
-- (!\u2|bcd2_ist|Add14~1\)) # (!\u2|bcd2_ist|Add13~1_combout\ & ((\u2|bcd2_ist|Add14~1\) # (GND)))))
-- \u2|bcd2_ist|Add14~3\ = CARRY((\u2|bcd2_ist|rhexc\(9) & (!\u2|bcd2_ist|Add13~1_combout\ & !\u2|bcd2_ist|Add14~1\)) # (!\u2|bcd2_ist|rhexc\(9) & ((!\u2|bcd2_ist|Add14~1\) # (!\u2|bcd2_ist|Add13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexc\(9),
	datab => \u2|bcd2_ist|Add13~1_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add14~1\,
	combout => \u2|bcd2_ist|Add14~2_combout\,
	cout => \u2|bcd2_ist|Add14~3\);

-- Location: LCCOMB_X31_Y12_N26
\u2|bcd2_ist|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr5~0_combout\ = (\u2|bcd2_ist|rhex[3][3]~q\ & ((\u2|bcd2_ist|rhex[3][1]~q\ & (\u2|bcd2_ist|rhex[3][0]~q\ & \u2|bcd2_ist|rhex[3][2]~q\)) # (!\u2|bcd2_ist|rhex[3][1]~q\ & (!\u2|bcd2_ist|rhex[3][0]~q\ & !\u2|bcd2_ist|rhex[3][2]~q\)))) # 
-- (!\u2|bcd2_ist|rhex[3][3]~q\ & (\u2|bcd2_ist|rhex[3][2]~q\ & ((\u2|bcd2_ist|rhex[3][1]~q\) # (\u2|bcd2_ist|rhex[3][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[3][3]~q\,
	datab => \u2|bcd2_ist|rhex[3][1]~q\,
	datac => \u2|bcd2_ist|rhex[3][0]~q\,
	datad => \u2|bcd2_ist|rhex[3][2]~q\,
	combout => \u2|bcd2_ist|WideOr5~0_combout\);

-- Location: FF_X31_Y12_N27
\u2|bcd2_ist|rhexd[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexd\(10));

-- Location: LCCOMB_X29_Y12_N22
\u2|bcd2_ist|Add15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add15~2_combout\ = (\u2|bcd2_ist|rhexd\(9) & ((\u2|bcd2_ist|Add14~2_combout\ & (\u2|bcd2_ist|Add15~1\ & VCC)) # (!\u2|bcd2_ist|Add14~2_combout\ & (!\u2|bcd2_ist|Add15~1\)))) # (!\u2|bcd2_ist|rhexd\(9) & ((\u2|bcd2_ist|Add14~2_combout\ & 
-- (!\u2|bcd2_ist|Add15~1\)) # (!\u2|bcd2_ist|Add14~2_combout\ & ((\u2|bcd2_ist|Add15~1\) # (GND)))))
-- \u2|bcd2_ist|Add15~3\ = CARRY((\u2|bcd2_ist|rhexd\(9) & (!\u2|bcd2_ist|Add14~2_combout\ & !\u2|bcd2_ist|Add15~1\)) # (!\u2|bcd2_ist|rhexd\(9) & ((!\u2|bcd2_ist|Add15~1\) # (!\u2|bcd2_ist|Add14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexd\(9),
	datab => \u2|bcd2_ist|Add14~2_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add15~1\,
	combout => \u2|bcd2_ist|Add15~2_combout\,
	cout => \u2|bcd2_ist|Add15~3\);

-- Location: LCCOMB_X29_Y12_N24
\u2|bcd2_ist|Add15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add15~4_combout\ = ((\u2|bcd2_ist|Add14~4_combout\ $ (\u2|bcd2_ist|rhexd\(10) $ (!\u2|bcd2_ist|Add15~3\)))) # (GND)
-- \u2|bcd2_ist|Add15~5\ = CARRY((\u2|bcd2_ist|Add14~4_combout\ & ((\u2|bcd2_ist|rhexd\(10)) # (!\u2|bcd2_ist|Add15~3\))) # (!\u2|bcd2_ist|Add14~4_combout\ & (\u2|bcd2_ist|rhexd\(10) & !\u2|bcd2_ist|Add15~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add14~4_combout\,
	datab => \u2|bcd2_ist|rhexd\(10),
	datad => VCC,
	cin => \u2|bcd2_ist|Add15~3\,
	combout => \u2|bcd2_ist|Add15~4_combout\,
	cout => \u2|bcd2_ist|Add15~5\);

-- Location: LCCOMB_X29_Y12_N26
\u2|bcd2_ist|Add15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add15~6_combout\ = (\u2|bcd2_ist|rhexd\(11) & ((\u2|bcd2_ist|Add14~6_combout\ & (\u2|bcd2_ist|Add15~5\ & VCC)) # (!\u2|bcd2_ist|Add14~6_combout\ & (!\u2|bcd2_ist|Add15~5\)))) # (!\u2|bcd2_ist|rhexd\(11) & ((\u2|bcd2_ist|Add14~6_combout\ & 
-- (!\u2|bcd2_ist|Add15~5\)) # (!\u2|bcd2_ist|Add14~6_combout\ & ((\u2|bcd2_ist|Add15~5\) # (GND)))))
-- \u2|bcd2_ist|Add15~7\ = CARRY((\u2|bcd2_ist|rhexd\(11) & (!\u2|bcd2_ist|Add14~6_combout\ & !\u2|bcd2_ist|Add15~5\)) # (!\u2|bcd2_ist|rhexd\(11) & ((!\u2|bcd2_ist|Add15~5\) # (!\u2|bcd2_ist|Add14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexd\(11),
	datab => \u2|bcd2_ist|Add14~6_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add15~5\,
	combout => \u2|bcd2_ist|Add15~6_combout\,
	cout => \u2|bcd2_ist|Add15~7\);

-- Location: LCCOMB_X29_Y12_N28
\u2|bcd2_ist|Add15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add15~8_combout\ = (\u2|bcd2_ist|Add14~8_combout\ & (\u2|bcd2_ist|Add15~7\ $ (GND))) # (!\u2|bcd2_ist|Add14~8_combout\ & (!\u2|bcd2_ist|Add15~7\ & VCC))
-- \u2|bcd2_ist|Add15~9\ = CARRY((\u2|bcd2_ist|Add14~8_combout\ & !\u2|bcd2_ist|Add15~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add14~8_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add15~7\,
	combout => \u2|bcd2_ist|Add15~8_combout\,
	cout => \u2|bcd2_ist|Add15~9\);

-- Location: LCCOMB_X28_Y12_N28
\u2|bcd2_ist|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|LessThan6~0_combout\ = (\u2|bcd2_ist|Add15~2_combout\ & (\u2|bcd2_ist|Add15~8_combout\ & (\u2|bcd2_ist|Add15~4_combout\ & \u2|bcd2_ist|Add15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add15~2_combout\,
	datab => \u2|bcd2_ist|Add15~8_combout\,
	datac => \u2|bcd2_ist|Add15~4_combout\,
	datad => \u2|bcd2_ist|Add15~6_combout\,
	combout => \u2|bcd2_ist|LessThan6~0_combout\);

-- Location: LCCOMB_X28_Y12_N4
\u2|bcd2_ist|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|LessThan7~0_combout\ = (\u2|bcd2_ist|Add15~8_combout\ & ((\u2|bcd2_ist|Add15~4_combout\) # (\u2|bcd2_ist|Add15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|Add15~8_combout\,
	datac => \u2|bcd2_ist|Add15~4_combout\,
	datad => \u2|bcd2_ist|Add15~6_combout\,
	combout => \u2|bcd2_ist|LessThan7~0_combout\);

-- Location: LCCOMB_X30_Y12_N12
\u2|bcd2_ist|Add18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add18~2_combout\ = (\u2|bcd2_ist|Add15~4_combout\ & (\u2|bcd2_ist|Add18~1\ & VCC)) # (!\u2|bcd2_ist|Add15~4_combout\ & (!\u2|bcd2_ist|Add18~1\))
-- \u2|bcd2_ist|Add18~3\ = CARRY((!\u2|bcd2_ist|Add15~4_combout\ & !\u2|bcd2_ist|Add18~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|Add15~4_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add18~1\,
	combout => \u2|bcd2_ist|Add18~2_combout\,
	cout => \u2|bcd2_ist|Add18~3\);

-- Location: LCCOMB_X30_Y12_N16
\u2|bcd2_ist|Add18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add18~6_combout\ = (\u2|bcd2_ist|Add15~8_combout\ & (!\u2|bcd2_ist|Add18~5\)) # (!\u2|bcd2_ist|Add15~8_combout\ & ((\u2|bcd2_ist|Add18~5\) # (GND)))
-- \u2|bcd2_ist|Add18~7\ = CARRY((!\u2|bcd2_ist|Add18~5\) # (!\u2|bcd2_ist|Add15~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|Add15~8_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add18~5\,
	combout => \u2|bcd2_ist|Add18~6_combout\,
	cout => \u2|bcd2_ist|Add18~7\);

-- Location: LCCOMB_X28_Y12_N8
\u2|bcd2_ist|addbcd4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~20_combout\ = (!\u2|bcd2_ist|Add15~10_combout\ & (!\u2|bcd2_ist|LessThan6~0_combout\ & (!\u2|bcd2_ist|LessThan7~0_combout\ & \u2|bcd2_ist|Add18~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add15~10_combout\,
	datab => \u2|bcd2_ist|LessThan6~0_combout\,
	datac => \u2|bcd2_ist|LessThan7~0_combout\,
	datad => \u2|bcd2_ist|Add18~6_combout\,
	combout => \u2|bcd2_ist|addbcd4~20_combout\);

-- Location: LCCOMB_X30_Y12_N2
\u2|bcd2_ist|Add16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add16~2_combout\ = (\u2|bcd2_ist|Add15~4_combout\ & (!\u2|bcd2_ist|Add16~1\)) # (!\u2|bcd2_ist|Add15~4_combout\ & ((\u2|bcd2_ist|Add16~1\) # (GND)))
-- \u2|bcd2_ist|Add16~3\ = CARRY((!\u2|bcd2_ist|Add16~1\) # (!\u2|bcd2_ist|Add15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|Add15~4_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add16~1\,
	combout => \u2|bcd2_ist|Add16~2_combout\,
	cout => \u2|bcd2_ist|Add16~3\);

-- Location: LCCOMB_X30_Y12_N6
\u2|bcd2_ist|Add16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add16~6_combout\ = (\u2|bcd2_ist|Add15~8_combout\ & (\u2|bcd2_ist|Add16~5\ & VCC)) # (!\u2|bcd2_ist|Add15~8_combout\ & (!\u2|bcd2_ist|Add16~5\))
-- \u2|bcd2_ist|Add16~7\ = CARRY((!\u2|bcd2_ist|Add15~8_combout\ & !\u2|bcd2_ist|Add16~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|Add15~8_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add16~5\,
	combout => \u2|bcd2_ist|Add16~6_combout\,
	cout => \u2|bcd2_ist|Add16~7\);

-- Location: LCCOMB_X28_Y12_N2
\u2|bcd2_ist|addbcd4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~21_combout\ = (\u2|bcd2_ist|Add16~6_combout\ & ((\u2|bcd2_ist|Add15~10_combout\) # ((\u2|bcd2_ist|LessThan6~0_combout\) # (\u2|bcd2_ist|LessThan7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add15~10_combout\,
	datab => \u2|bcd2_ist|LessThan6~0_combout\,
	datac => \u2|bcd2_ist|LessThan7~0_combout\,
	datad => \u2|bcd2_ist|Add16~6_combout\,
	combout => \u2|bcd2_ist|addbcd4~21_combout\);

-- Location: LCCOMB_X28_Y12_N16
\u2|bcd2_ist|addbcd4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~22_combout\ = (\u2|bcd2_ist|addbcd4~16_combout\ & ((\u2|bcd2_ist|addbcd4~20_combout\) # (\u2|bcd2_ist|addbcd4~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|addbcd4~16_combout\,
	datac => \u2|bcd2_ist|addbcd4~20_combout\,
	datad => \u2|bcd2_ist|addbcd4~21_combout\,
	combout => \u2|bcd2_ist|addbcd4~22_combout\);

-- Location: LCCOMB_X29_Y12_N18
\u2|bcd2_ist|addbcd4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~15_combout\ = (\u2|bcd2_ist|Add15~6_combout\ & (!\u2|bcd2_ist|Add15~8_combout\ & ((\u2|bcd2_ist|Add15~2_combout\) # (\u2|bcd2_ist|Add15~4_combout\)))) # (!\u2|bcd2_ist|Add15~6_combout\ & (((!\u2|bcd2_ist|Add15~4_combout\ & 
-- \u2|bcd2_ist|Add15~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add15~2_combout\,
	datab => \u2|bcd2_ist|Add15~4_combout\,
	datac => \u2|bcd2_ist|Add15~6_combout\,
	datad => \u2|bcd2_ist|Add15~8_combout\,
	combout => \u2|bcd2_ist|addbcd4~15_combout\);

-- Location: LCCOMB_X28_Y12_N18
\u2|bcd2_ist|addbcd4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~17_combout\ = (!\u2|bcd2_ist|Add15~10_combout\ & (!\u2|bcd2_ist|LessThan6~0_combout\ & ((!\u2|bcd2_ist|addbcd4~15_combout\) # (!\u2|bcd2_ist|LessThan7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add15~10_combout\,
	datab => \u2|bcd2_ist|LessThan6~0_combout\,
	datac => \u2|bcd2_ist|LessThan7~0_combout\,
	datad => \u2|bcd2_ist|addbcd4~15_combout\,
	combout => \u2|bcd2_ist|addbcd4~17_combout\);

-- Location: LCCOMB_X29_Y12_N30
\u2|bcd2_ist|Add15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add15~10_combout\ = \u2|bcd2_ist|Add15~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd2_ist|Add15~9\,
	combout => \u2|bcd2_ist|Add15~10_combout\);

-- Location: LCCOMB_X30_Y12_N8
\u2|bcd2_ist|Add16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add16~8_combout\ = \u2|bcd2_ist|Add16~7\ $ (!\u2|bcd2_ist|Add15~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd2_ist|Add15~10_combout\,
	cin => \u2|bcd2_ist|Add16~7\,
	combout => \u2|bcd2_ist|Add16~8_combout\);

-- Location: LCCOMB_X28_Y12_N26
\u2|bcd2_ist|addbcd4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~16_combout\ = (\u2|bcd2_ist|LessThan6~0_combout\) # ((\u2|bcd2_ist|Add15~10_combout\) # (\u2|bcd2_ist|addbcd4~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|LessThan6~0_combout\,
	datac => \u2|bcd2_ist|Add15~10_combout\,
	datad => \u2|bcd2_ist|addbcd4~15_combout\,
	combout => \u2|bcd2_ist|addbcd4~16_combout\);

-- Location: LCCOMB_X30_Y12_N18
\u2|bcd2_ist|Add18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add18~8_combout\ = \u2|bcd2_ist|Add18~7\ $ (!\u2|bcd2_ist|Add15~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd2_ist|Add15~10_combout\,
	cin => \u2|bcd2_ist|Add18~7\,
	combout => \u2|bcd2_ist|Add18~8_combout\);

-- Location: LCCOMB_X28_Y12_N24
\u2|bcd2_ist|addbcd4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~18_combout\ = (\u2|bcd2_ist|LessThan7~0_combout\) # ((\u2|bcd2_ist|addbcd4~16_combout\ & \u2|bcd2_ist|Add18~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|LessThan7~0_combout\,
	datac => \u2|bcd2_ist|addbcd4~16_combout\,
	datad => \u2|bcd2_ist|Add18~8_combout\,
	combout => \u2|bcd2_ist|addbcd4~18_combout\);

-- Location: LCCOMB_X28_Y12_N14
\u2|bcd2_ist|addbcd4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~19_combout\ = (\u2|bcd2_ist|addbcd4~17_combout\ & (((\u2|bcd2_ist|addbcd4~18_combout\)))) # (!\u2|bcd2_ist|addbcd4~17_combout\ & (\u2|bcd2_ist|addbcd4~16_combout\ & (\u2|bcd2_ist|Add16~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|addbcd4~16_combout\,
	datab => \u2|bcd2_ist|addbcd4~17_combout\,
	datac => \u2|bcd2_ist|Add16~8_combout\,
	datad => \u2|bcd2_ist|addbcd4~18_combout\,
	combout => \u2|bcd2_ist|addbcd4~19_combout\);

-- Location: LCCOMB_X24_Y12_N0
\u2|bcd2_ist|Add19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add19~0_combout\ = (\u2|bcd2_ist|rhexc\(13) & ((\u2|bcd2_ist|addbcd4~19_combout\) # ((\u2|bcd2_ist|rhexc\(12) & \u2|bcd2_ist|addbcd4~22_combout\)))) # (!\u2|bcd2_ist|rhexc\(13) & (\u2|bcd2_ist|rhexc\(12) & (\u2|bcd2_ist|addbcd4~22_combout\ & 
-- \u2|bcd2_ist|addbcd4~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexc\(12),
	datab => \u2|bcd2_ist|rhexc\(13),
	datac => \u2|bcd2_ist|addbcd4~22_combout\,
	datad => \u2|bcd2_ist|addbcd4~19_combout\,
	combout => \u2|bcd2_ist|Add19~0_combout\);

-- Location: LCCOMB_X31_Y12_N0
\u2|bcd2_ist|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr3~0_combout\ = (\u2|bcd2_ist|rhex[3][3]~q\ & (\u2|bcd2_ist|rhex[3][1]~q\ $ (((\u2|bcd2_ist|rhex[3][0]~q\) # (!\u2|bcd2_ist|rhex[3][2]~q\))))) # (!\u2|bcd2_ist|rhex[3][3]~q\ & ((\u2|bcd2_ist|rhex[3][1]~q\ & (\u2|bcd2_ist|rhex[3][0]~q\ & 
-- !\u2|bcd2_ist|rhex[3][2]~q\)) # (!\u2|bcd2_ist|rhex[3][1]~q\ & (!\u2|bcd2_ist|rhex[3][0]~q\ & \u2|bcd2_ist|rhex[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[3][3]~q\,
	datab => \u2|bcd2_ist|rhex[3][1]~q\,
	datac => \u2|bcd2_ist|rhex[3][0]~q\,
	datad => \u2|bcd2_ist|rhex[3][2]~q\,
	combout => \u2|bcd2_ist|WideOr3~0_combout\);

-- Location: FF_X31_Y12_N1
\u2|bcd2_ist|rhexd[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexd\(13));

-- Location: LCCOMB_X31_Y12_N2
\u2|bcd2_ist|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|WideOr4~0_combout\ = (\u2|bcd2_ist|rhex[3][3]~q\ & ((\u2|bcd2_ist|rhex[3][2]~q\) # ((\u2|bcd2_ist|rhex[3][1]~q\ & \u2|bcd2_ist|rhex[3][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhex[3][3]~q\,
	datab => \u2|bcd2_ist|rhex[3][1]~q\,
	datac => \u2|bcd2_ist|rhex[3][0]~q\,
	datad => \u2|bcd2_ist|rhex[3][2]~q\,
	combout => \u2|bcd2_ist|WideOr4~0_combout\);

-- Location: FF_X31_Y12_N3
\u2|bcd2_ist|rhexd[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rhexd\(12));

-- Location: LCCOMB_X24_Y12_N20
\u2|bcd2_ist|Add20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add20~0_combout\ = (\u2|bcd2_ist|Add19~2_combout\ & (\u2|bcd2_ist|rhexd\(12) $ (VCC))) # (!\u2|bcd2_ist|Add19~2_combout\ & (\u2|bcd2_ist|rhexd\(12) & VCC))
-- \u2|bcd2_ist|Add20~1\ = CARRY((\u2|bcd2_ist|Add19~2_combout\ & \u2|bcd2_ist|rhexd\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add19~2_combout\,
	datab => \u2|bcd2_ist|rhexd\(12),
	datad => VCC,
	combout => \u2|bcd2_ist|Add20~0_combout\,
	cout => \u2|bcd2_ist|Add20~1\);

-- Location: LCCOMB_X24_Y12_N24
\u2|bcd2_ist|Add20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add20~4_combout\ = ((\u2|bcd2_ist|rhexd\(2) $ (\u2|bcd2_ist|Add19~0_combout\ $ (!\u2|bcd2_ist|Add20~3\)))) # (GND)
-- \u2|bcd2_ist|Add20~5\ = CARRY((\u2|bcd2_ist|rhexd\(2) & ((\u2|bcd2_ist|Add19~0_combout\) # (!\u2|bcd2_ist|Add20~3\))) # (!\u2|bcd2_ist|rhexd\(2) & (\u2|bcd2_ist|Add19~0_combout\ & !\u2|bcd2_ist|Add20~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rhexd\(2),
	datab => \u2|bcd2_ist|Add19~0_combout\,
	datad => VCC,
	cin => \u2|bcd2_ist|Add20~3\,
	combout => \u2|bcd2_ist|Add20~4_combout\,
	cout => \u2|bcd2_ist|Add20~5\);

-- Location: LCCOMB_X24_Y12_N26
\u2|bcd2_ist|Add20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add20~6_combout\ = (\u2|bcd2_ist|rhexd\(15) & (!\u2|bcd2_ist|Add20~5\)) # (!\u2|bcd2_ist|rhexd\(15) & ((\u2|bcd2_ist|Add20~5\) # (GND)))
-- \u2|bcd2_ist|Add20~7\ = CARRY((!\u2|bcd2_ist|Add20~5\) # (!\u2|bcd2_ist|rhexd\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|rhexd\(15),
	datad => VCC,
	cin => \u2|bcd2_ist|Add20~5\,
	combout => \u2|bcd2_ist|Add20~6_combout\,
	cout => \u2|bcd2_ist|Add20~7\);

-- Location: LCCOMB_X24_Y12_N28
\u2|bcd2_ist|Add20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|Add20~8_combout\ = !\u2|bcd2_ist|Add20~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd2_ist|Add20~7\,
	combout => \u2|bcd2_ist|Add20~8_combout\);

-- Location: LCCOMB_X24_Y12_N16
\u2|bcd2_ist|addbcd4~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~41_combout\ = (\u2|bcd2_ist|Add20~2_combout\ & (\u2|bcd2_ist|Add20~6_combout\ $ (((\u2|bcd2_ist|Add20~4_combout\) # (!\u2|bcd2_ist|Add20~8_combout\))))) # (!\u2|bcd2_ist|Add20~2_combout\ & ((\u2|bcd2_ist|Add20~8_combout\ & 
-- (!\u2|bcd2_ist|Add20~6_combout\ & !\u2|bcd2_ist|Add20~4_combout\)) # (!\u2|bcd2_ist|Add20~8_combout\ & (\u2|bcd2_ist|Add20~6_combout\ & \u2|bcd2_ist|Add20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add20~2_combout\,
	datab => \u2|bcd2_ist|Add20~8_combout\,
	datac => \u2|bcd2_ist|Add20~6_combout\,
	datad => \u2|bcd2_ist|Add20~4_combout\,
	combout => \u2|bcd2_ist|addbcd4~41_combout\);

-- Location: FF_X24_Y12_N17
\u2|bcd2_ist|resd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|addbcd4~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|resd\(1));

-- Location: LCCOMB_X24_Y12_N2
\u3|uart_ad[21][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[21][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[21][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd2_ist|resd\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[21][1]~combout\,
	datac => \u2|bcd2_ist|resd\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[21][1]~combout\);

-- Location: LCCOMB_X21_Y14_N2
\u2|bcd1_ist|addbcd4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~19_combout\ = (\u2|bcd1_ist|LessThan6~0_combout\) # ((\u2|bcd1_ist|Add15~10_combout\) # (\u2|bcd1_ist|addbcd4~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|LessThan6~0_combout\,
	datac => \u2|bcd1_ist|Add15~10_combout\,
	datad => \u2|bcd1_ist|addbcd4~18_combout\,
	combout => \u2|bcd1_ist|addbcd4~19_combout\);

-- Location: LCCOMB_X24_Y14_N30
\u2|bcd1_ist|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|LessThan7~0_combout\ = (\u2|bcd1_ist|Add15~8_combout\ & ((\u2|bcd1_ist|Add15~4_combout\) # (\u2|bcd1_ist|Add15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|Add15~4_combout\,
	datac => \u2|bcd1_ist|Add15~8_combout\,
	datad => \u2|bcd1_ist|Add15~6_combout\,
	combout => \u2|bcd1_ist|LessThan7~0_combout\);

-- Location: LCCOMB_X21_Y14_N30
\u2|bcd1_ist|addbcd4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~23_combout\ = (\u2|bcd1_ist|LessThan6~0_combout\) # ((\u2|bcd1_ist|Add15~10_combout\) # (\u2|bcd1_ist|LessThan7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|LessThan6~0_combout\,
	datac => \u2|bcd1_ist|Add15~10_combout\,
	datad => \u2|bcd1_ist|LessThan7~0_combout\,
	combout => \u2|bcd1_ist|addbcd4~23_combout\);

-- Location: LCCOMB_X21_Y14_N24
\u2|bcd1_ist|Add18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add18~6_combout\ = (\u2|bcd1_ist|Add15~8_combout\ & (!\u2|bcd1_ist|Add18~5\)) # (!\u2|bcd1_ist|Add15~8_combout\ & ((\u2|bcd1_ist|Add18~5\) # (GND)))
-- \u2|bcd1_ist|Add18~7\ = CARRY((!\u2|bcd1_ist|Add18~5\) # (!\u2|bcd1_ist|Add15~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add15~8_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add18~5\,
	combout => \u2|bcd1_ist|Add18~6_combout\,
	cout => \u2|bcd1_ist|Add18~7\);

-- Location: LCCOMB_X21_Y14_N4
\u2|bcd1_ist|addbcd4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~24_combout\ = (\u2|bcd1_ist|addbcd4~19_combout\ & ((\u2|bcd1_ist|addbcd4~23_combout\ & (\u2|bcd1_ist|Add16~6_combout\)) # (!\u2|bcd1_ist|addbcd4~23_combout\ & ((\u2|bcd1_ist|Add18~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add16~6_combout\,
	datab => \u2|bcd1_ist|addbcd4~19_combout\,
	datac => \u2|bcd1_ist|addbcd4~23_combout\,
	datad => \u2|bcd1_ist|Add18~6_combout\,
	combout => \u2|bcd1_ist|addbcd4~24_combout\);

-- Location: FF_X26_Y4_N9
\u2|ch1_data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_data_reg\(25));

-- Location: LCCOMB_X26_Y11_N2
\u2|ch1_vol~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_vol~10_combout\ = (!\u1|ad_reset~q\ & \u2|ch1_data_reg\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|ad_reset~q\,
	datad => \u2|ch1_data_reg\(25),
	combout => \u2|ch1_vol~10_combout\);

-- Location: FF_X26_Y11_N3
\u2|ch1_vol[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_vol~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_vol\(10));

-- Location: LCCOMB_X26_Y11_N30
\u2|bcd1_ist|rhex[2][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|rhex[2][2]~feeder_combout\ = \u2|ch1_vol\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch1_vol\(10),
	combout => \u2|bcd1_ist|rhex[2][2]~feeder_combout\);

-- Location: FF_X26_Y11_N31
\u2|bcd1_ist|rhex[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|rhex[2][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhex[2][2]~q\);

-- Location: FF_X22_Y14_N5
\u2|bcd1_ist|rhexc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd1_ist|rhex[2][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexc\(12));

-- Location: LCCOMB_X24_Y14_N14
\u2|bcd1_ist|Add16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add16~2_combout\ = (\u2|bcd1_ist|Add15~4_combout\ & (!\u2|bcd1_ist|Add16~1\)) # (!\u2|bcd1_ist|Add15~4_combout\ & ((\u2|bcd1_ist|Add16~1\) # (GND)))
-- \u2|bcd1_ist|Add16~3\ = CARRY((!\u2|bcd1_ist|Add16~1\) # (!\u2|bcd1_ist|Add15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|Add15~4_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add16~1\,
	combout => \u2|bcd1_ist|Add16~2_combout\,
	cout => \u2|bcd1_ist|Add16~3\);

-- Location: LCCOMB_X24_Y14_N18
\u2|bcd1_ist|Add16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add16~6_combout\ = (\u2|bcd1_ist|Add15~8_combout\ & (\u2|bcd1_ist|Add16~5\ & VCC)) # (!\u2|bcd1_ist|Add15~8_combout\ & (!\u2|bcd1_ist|Add16~5\))
-- \u2|bcd1_ist|Add16~7\ = CARRY((!\u2|bcd1_ist|Add15~8_combout\ & !\u2|bcd1_ist|Add16~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|Add15~8_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add16~5\,
	combout => \u2|bcd1_ist|Add16~6_combout\,
	cout => \u2|bcd1_ist|Add16~7\);

-- Location: LCCOMB_X24_Y14_N20
\u2|bcd1_ist|Add16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add16~8_combout\ = \u2|bcd1_ist|Add16~7\ $ (!\u2|bcd1_ist|Add15~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd1_ist|Add15~10_combout\,
	cin => \u2|bcd1_ist|Add16~7\,
	combout => \u2|bcd1_ist|Add16~8_combout\);

-- Location: LCCOMB_X21_Y14_N26
\u2|bcd1_ist|Add18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add18~8_combout\ = \u2|bcd1_ist|Add18~7\ $ (!\u2|bcd1_ist|Add15~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd1_ist|Add15~10_combout\,
	cin => \u2|bcd1_ist|Add18~7\,
	combout => \u2|bcd1_ist|Add18~8_combout\);

-- Location: LCCOMB_X21_Y14_N10
\u2|bcd1_ist|addbcd4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~21_combout\ = (\u2|bcd1_ist|LessThan7~0_combout\) # ((\u2|bcd1_ist|Add18~8_combout\ & \u2|bcd1_ist|addbcd4~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd1_ist|LessThan7~0_combout\,
	datac => \u2|bcd1_ist|Add18~8_combout\,
	datad => \u2|bcd1_ist|addbcd4~19_combout\,
	combout => \u2|bcd1_ist|addbcd4~21_combout\);

-- Location: LCCOMB_X21_Y14_N28
\u2|bcd1_ist|addbcd4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~22_combout\ = (\u2|bcd1_ist|addbcd4~20_combout\ & (((\u2|bcd1_ist|addbcd4~21_combout\)))) # (!\u2|bcd1_ist|addbcd4~20_combout\ & (\u2|bcd1_ist|addbcd4~19_combout\ & (\u2|bcd1_ist|Add16~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|addbcd4~20_combout\,
	datab => \u2|bcd1_ist|addbcd4~19_combout\,
	datac => \u2|bcd1_ist|Add16~8_combout\,
	datad => \u2|bcd1_ist|addbcd4~21_combout\,
	combout => \u2|bcd1_ist|addbcd4~22_combout\);

-- Location: LCCOMB_X22_Y14_N4
\u2|bcd1_ist|Add19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add19~1_combout\ = \u2|bcd1_ist|rhexc\(13) $ (\u2|bcd1_ist|addbcd4~22_combout\ $ (((\u2|bcd1_ist|addbcd4~24_combout\ & \u2|bcd1_ist|rhexc\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexc\(13),
	datab => \u2|bcd1_ist|addbcd4~24_combout\,
	datac => \u2|bcd1_ist|rhexc\(12),
	datad => \u2|bcd1_ist|addbcd4~22_combout\,
	combout => \u2|bcd1_ist|Add19~1_combout\);

-- Location: LCCOMB_X21_Y14_N8
\u2|bcd1_ist|addbcd4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~25_combout\ = (!\u2|bcd1_ist|LessThan6~0_combout\ & (!\u2|bcd1_ist|LessThan7~0_combout\ & (!\u2|bcd1_ist|Add15~10_combout\ & \u2|bcd1_ist|Add18~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|LessThan6~0_combout\,
	datab => \u2|bcd1_ist|LessThan7~0_combout\,
	datac => \u2|bcd1_ist|Add15~10_combout\,
	datad => \u2|bcd1_ist|Add18~6_combout\,
	combout => \u2|bcd1_ist|addbcd4~25_combout\);

-- Location: LCCOMB_X21_Y14_N0
\u2|bcd1_ist|addbcd4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~26_combout\ = (\u2|bcd1_ist|Add16~6_combout\ & ((\u2|bcd1_ist|LessThan6~0_combout\) # ((\u2|bcd1_ist|Add15~10_combout\) # (\u2|bcd1_ist|LessThan7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|LessThan6~0_combout\,
	datab => \u2|bcd1_ist|Add15~10_combout\,
	datac => \u2|bcd1_ist|Add16~6_combout\,
	datad => \u2|bcd1_ist|LessThan7~0_combout\,
	combout => \u2|bcd1_ist|addbcd4~26_combout\);

-- Location: LCCOMB_X21_Y14_N6
\u2|bcd1_ist|Add19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add19~2_combout\ = \u2|bcd1_ist|rhexc\(12) $ (((\u2|bcd1_ist|addbcd4~19_combout\ & ((\u2|bcd1_ist|addbcd4~25_combout\) # (\u2|bcd1_ist|addbcd4~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexc\(12),
	datab => \u2|bcd1_ist|addbcd4~19_combout\,
	datac => \u2|bcd1_ist|addbcd4~25_combout\,
	datad => \u2|bcd1_ist|addbcd4~26_combout\,
	combout => \u2|bcd1_ist|Add19~2_combout\);

-- Location: LCCOMB_X22_Y14_N16
\u2|bcd1_ist|Add20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add20~0_combout\ = (\u2|bcd1_ist|rhexd\(12) & (\u2|bcd1_ist|Add19~2_combout\ $ (VCC))) # (!\u2|bcd1_ist|rhexd\(12) & (\u2|bcd1_ist|Add19~2_combout\ & VCC))
-- \u2|bcd1_ist|Add20~1\ = CARRY((\u2|bcd1_ist|rhexd\(12) & \u2|bcd1_ist|Add19~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexd\(12),
	datab => \u2|bcd1_ist|Add19~2_combout\,
	datad => VCC,
	combout => \u2|bcd1_ist|Add20~0_combout\,
	cout => \u2|bcd1_ist|Add20~1\);

-- Location: LCCOMB_X22_Y14_N18
\u2|bcd1_ist|Add20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add20~2_combout\ = (\u2|bcd1_ist|rhexd\(13) & ((\u2|bcd1_ist|Add19~1_combout\ & (\u2|bcd1_ist|Add20~1\ & VCC)) # (!\u2|bcd1_ist|Add19~1_combout\ & (!\u2|bcd1_ist|Add20~1\)))) # (!\u2|bcd1_ist|rhexd\(13) & ((\u2|bcd1_ist|Add19~1_combout\ & 
-- (!\u2|bcd1_ist|Add20~1\)) # (!\u2|bcd1_ist|Add19~1_combout\ & ((\u2|bcd1_ist|Add20~1\) # (GND)))))
-- \u2|bcd1_ist|Add20~3\ = CARRY((\u2|bcd1_ist|rhexd\(13) & (!\u2|bcd1_ist|Add19~1_combout\ & !\u2|bcd1_ist|Add20~1\)) # (!\u2|bcd1_ist|rhexd\(13) & ((!\u2|bcd1_ist|Add20~1\) # (!\u2|bcd1_ist|Add19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexd\(13),
	datab => \u2|bcd1_ist|Add19~1_combout\,
	datad => VCC,
	cin => \u2|bcd1_ist|Add20~1\,
	combout => \u2|bcd1_ist|Add20~2_combout\,
	cout => \u2|bcd1_ist|Add20~3\);

-- Location: LCCOMB_X25_Y11_N8
\u2|bcd1_ist|WideOr13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr13~0_combout\ = (\u2|bcd1_ist|rhex[3][0]~q\ & (!\u2|bcd1_ist|rhex[3][2]~q\ & ((\u2|bcd1_ist|rhex[3][3]~q\) # (!\u2|bcd1_ist|rhex[3][1]~q\)))) # (!\u2|bcd1_ist|rhex[3][0]~q\ & (\u2|bcd1_ist|rhex[3][2]~q\ & ((\u2|bcd1_ist|rhex[3][1]~q\) # 
-- (!\u2|bcd1_ist|rhex[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[3][0]~q\,
	datab => \u2|bcd1_ist|rhex[3][2]~q\,
	datac => \u2|bcd1_ist|rhex[3][3]~q\,
	datad => \u2|bcd1_ist|rhex[3][1]~q\,
	combout => \u2|bcd1_ist|WideOr13~0_combout\);

-- Location: FF_X24_Y11_N1
\u2|bcd1_ist|rhexd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd1_ist|WideOr13~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexd\(2));

-- Location: LCCOMB_X22_Y14_N20
\u2|bcd1_ist|Add20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add20~4_combout\ = ((\u2|bcd1_ist|Add19~0_combout\ $ (\u2|bcd1_ist|rhexd\(2) $ (!\u2|bcd1_ist|Add20~3\)))) # (GND)
-- \u2|bcd1_ist|Add20~5\ = CARRY((\u2|bcd1_ist|Add19~0_combout\ & ((\u2|bcd1_ist|rhexd\(2)) # (!\u2|bcd1_ist|Add20~3\))) # (!\u2|bcd1_ist|Add19~0_combout\ & (\u2|bcd1_ist|rhexd\(2) & !\u2|bcd1_ist|Add20~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add19~0_combout\,
	datab => \u2|bcd1_ist|rhexd\(2),
	datad => VCC,
	cin => \u2|bcd1_ist|Add20~3\,
	combout => \u2|bcd1_ist|Add20~4_combout\,
	cout => \u2|bcd1_ist|Add20~5\);

-- Location: LCCOMB_X22_Y14_N22
\u2|bcd1_ist|Add20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add20~6_combout\ = (\u2|bcd1_ist|rhexd\(15) & (!\u2|bcd1_ist|Add20~5\)) # (!\u2|bcd1_ist|rhexd\(15) & ((\u2|bcd1_ist|Add20~5\) # (GND)))
-- \u2|bcd1_ist|Add20~7\ = CARRY((!\u2|bcd1_ist|Add20~5\) # (!\u2|bcd1_ist|rhexd\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexd\(15),
	datad => VCC,
	cin => \u2|bcd1_ist|Add20~5\,
	combout => \u2|bcd1_ist|Add20~6_combout\,
	cout => \u2|bcd1_ist|Add20~7\);

-- Location: LCCOMB_X23_Y14_N14
\u2|bcd1_ist|addbcd4~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~43_combout\ = (\u2|bcd1_ist|Add20~2_combout\ & (\u2|bcd1_ist|Add20~6_combout\ $ (((\u2|bcd1_ist|Add20~4_combout\) # (!\u2|bcd1_ist|Add20~8_combout\))))) # (!\u2|bcd1_ist|Add20~2_combout\ & ((\u2|bcd1_ist|Add20~8_combout\ & 
-- (!\u2|bcd1_ist|Add20~4_combout\ & !\u2|bcd1_ist|Add20~6_combout\)) # (!\u2|bcd1_ist|Add20~8_combout\ & (\u2|bcd1_ist|Add20~4_combout\ & \u2|bcd1_ist|Add20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add20~8_combout\,
	datab => \u2|bcd1_ist|Add20~2_combout\,
	datac => \u2|bcd1_ist|Add20~4_combout\,
	datad => \u2|bcd1_ist|Add20~6_combout\,
	combout => \u2|bcd1_ist|addbcd4~43_combout\);

-- Location: FF_X23_Y14_N15
\u2|bcd1_ist|resd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|addbcd4~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|resd\(1));

-- Location: LCCOMB_X23_Y14_N10
\u3|uart_ad[7][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[7][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[7][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd1_ist|resd\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[7][1]~combout\,
	datac => \u2|bcd1_ist|resd\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[7][1]~combout\);

-- Location: FF_X26_Y4_N13
\u2|ch1_data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	sclr => \u1|ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_data_reg\(27));

-- Location: LCCOMB_X28_Y7_N2
\u2|ch1_vol~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|ch1_vol~12_combout\ = (!\u1|ad_reset~q\ & \u2|ch1_data_reg\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ad_reset~q\,
	datad => \u2|ch1_data_reg\(27),
	combout => \u2|ch1_vol~12_combout\);

-- Location: FF_X28_Y7_N3
\u2|ch1_vol[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|ch1_vol~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch1_vol\(12));

-- Location: LCCOMB_X28_Y7_N26
\u2|bcd1_ist|rhex[3][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|rhex[3][0]~feeder_combout\ = \u2|ch1_vol\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|ch1_vol\(12),
	combout => \u2|bcd1_ist|rhex[3][0]~feeder_combout\);

-- Location: FF_X28_Y7_N27
\u2|bcd1_ist|rhex[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|rhex[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhex[3][0]~q\);

-- Location: LCCOMB_X26_Y10_N26
\u2|bcd1_ist|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr1~0_combout\ = (\u2|bcd1_ist|rhex[3][2]~q\ & ((\u2|bcd1_ist|rhex[3][1]~q\ & ((\u2|bcd1_ist|rhex[3][0]~q\) # (!\u2|bcd1_ist|rhex[3][3]~q\))) # (!\u2|bcd1_ist|rhex[3][1]~q\ & (\u2|bcd1_ist|rhex[3][0]~q\ & !\u2|bcd1_ist|rhex[3][3]~q\)))) # 
-- (!\u2|bcd1_ist|rhex[3][2]~q\ & (!\u2|bcd1_ist|rhex[3][1]~q\ & ((\u2|bcd1_ist|rhex[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[3][2]~q\,
	datab => \u2|bcd1_ist|rhex[3][1]~q\,
	datac => \u2|bcd1_ist|rhex[3][0]~q\,
	datad => \u2|bcd1_ist|rhex[3][3]~q\,
	combout => \u2|bcd1_ist|WideOr1~0_combout\);

-- Location: FF_X26_Y10_N27
\u2|bcd1_ist|rhexd[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexd\(17));

-- Location: LCCOMB_X22_Y14_N24
\u2|bcd1_ist|Add20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|Add20~8_combout\ = !\u2|bcd1_ist|Add20~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd1_ist|Add20~7\,
	combout => \u2|bcd1_ist|Add20~8_combout\);

-- Location: LCCOMB_X22_Y14_N0
\u2|bcd1_ist|addbcd4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~29_combout\ = (\u2|bcd1_ist|Add20~6_combout\ & ((\u2|bcd1_ist|Add20~2_combout\ & ((\u2|bcd1_ist|Add20~4_combout\) # (!\u2|bcd1_ist|Add20~8_combout\))) # (!\u2|bcd1_ist|Add20~2_combout\ & (\u2|bcd1_ist|Add20~4_combout\ & 
-- !\u2|bcd1_ist|Add20~8_combout\)))) # (!\u2|bcd1_ist|Add20~6_combout\ & (((!\u2|bcd1_ist|Add20~4_combout\ & \u2|bcd1_ist|Add20~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add20~6_combout\,
	datab => \u2|bcd1_ist|Add20~2_combout\,
	datac => \u2|bcd1_ist|Add20~4_combout\,
	datad => \u2|bcd1_ist|Add20~8_combout\,
	combout => \u2|bcd1_ist|addbcd4~29_combout\);

-- Location: LCCOMB_X22_Y14_N8
\u2|bcd1_ist|rese[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|rese[0]~4_combout\ = (\u2|bcd1_ist|rhexd\(13) & (\u2|bcd1_ist|addbcd4~29_combout\ $ (VCC))) # (!\u2|bcd1_ist|rhexd\(13) & (\u2|bcd1_ist|addbcd4~29_combout\ & VCC))
-- \u2|bcd1_ist|rese[0]~5\ = CARRY((\u2|bcd1_ist|rhexd\(13) & \u2|bcd1_ist|addbcd4~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhexd\(13),
	datab => \u2|bcd1_ist|addbcd4~29_combout\,
	datad => VCC,
	combout => \u2|bcd1_ist|rese[0]~4_combout\,
	cout => \u2|bcd1_ist|rese[0]~5\);

-- Location: LCCOMB_X22_Y14_N10
\u2|bcd1_ist|rese[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|rese[1]~6_combout\ = (\u2|bcd1_ist|addbcd4~28_combout\ & ((\u2|bcd1_ist|rhexd\(17) & (\u2|bcd1_ist|rese[0]~5\ & VCC)) # (!\u2|bcd1_ist|rhexd\(17) & (!\u2|bcd1_ist|rese[0]~5\)))) # (!\u2|bcd1_ist|addbcd4~28_combout\ & ((\u2|bcd1_ist|rhexd\(17) 
-- & (!\u2|bcd1_ist|rese[0]~5\)) # (!\u2|bcd1_ist|rhexd\(17) & ((\u2|bcd1_ist|rese[0]~5\) # (GND)))))
-- \u2|bcd1_ist|rese[1]~7\ = CARRY((\u2|bcd1_ist|addbcd4~28_combout\ & (!\u2|bcd1_ist|rhexd\(17) & !\u2|bcd1_ist|rese[0]~5\)) # (!\u2|bcd1_ist|addbcd4~28_combout\ & ((!\u2|bcd1_ist|rese[0]~5\) # (!\u2|bcd1_ist|rhexd\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|addbcd4~28_combout\,
	datab => \u2|bcd1_ist|rhexd\(17),
	datad => VCC,
	cin => \u2|bcd1_ist|rese[0]~5\,
	combout => \u2|bcd1_ist|rese[1]~6_combout\,
	cout => \u2|bcd1_ist|rese[1]~7\);

-- Location: FF_X22_Y14_N11
\u2|bcd1_ist|rese[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|rese[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rese\(1));

-- Location: LCCOMB_X22_Y14_N28
\u3|uart_ad[5][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[5][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[5][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd1_ist|rese\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[5][1]~combout\,
	datac => \u2|bcd1_ist|rese\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[5][1]~combout\);

-- Location: LCCOMB_X23_Y13_N18
\u3|txdata~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~197_combout\ = (\u3|k\(1) & ((\u3|k\(4)) # ((\u3|uart_ad[7][1]~combout\)))) # (!\u3|k\(1) & (!\u3|k\(4) & ((\u3|uart_ad[5][1]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(1),
	datab => \u3|k\(4),
	datac => \u3|uart_ad[7][1]~combout\,
	datad => \u3|uart_ad[5][1]~combout\,
	combout => \u3|txdata~197_combout\);

-- Location: LCCOMB_X23_Y13_N8
\u3|txdata~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~198_combout\ = (\u3|k\(4) & ((\u3|txdata~197_combout\ & (\u3|uart_ad[23][1]~combout\)) # (!\u3|txdata~197_combout\ & ((\u3|uart_ad[21][1]~combout\))))) # (!\u3|k\(4) & (((\u3|txdata~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[23][1]~combout\,
	datab => \u3|k\(4),
	datac => \u3|uart_ad[21][1]~combout\,
	datad => \u3|txdata~197_combout\,
	combout => \u3|txdata~198_combout\);

-- Location: LCCOMB_X23_Y12_N22
\u3|uart_ad[19][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[19][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[19][1]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd2_ist|rese\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|rese\(1),
	datac => \u3|uart_ad[19][1]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[19][1]~combout\);

-- Location: LCCOMB_X23_Y12_N0
\u3|txdata~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~201_combout\ = (\u3|k\(4) & ((\u3|uart_ad[19][1]~combout\) # (!\u3|k\(1)))) # (!\u3|k\(4) & ((\u3|k\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datac => \u3|uart_ad[19][1]~combout\,
	datad => \u3|k\(1),
	combout => \u3|txdata~201_combout\);

-- Location: LCCOMB_X17_Y8_N6
\u2|bcd3_ist|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr3~0_combout\ = (\u2|bcd3_ist|rhex[3][3]~q\ & (\u2|bcd3_ist|rhex[3][1]~q\ $ (((\u2|bcd3_ist|rhex[3][0]~q\) # (!\u2|bcd3_ist|rhex[3][2]~q\))))) # (!\u2|bcd3_ist|rhex[3][3]~q\ & ((\u2|bcd3_ist|rhex[3][2]~q\ & (!\u2|bcd3_ist|rhex[3][1]~q\ & 
-- !\u2|bcd3_ist|rhex[3][0]~q\)) # (!\u2|bcd3_ist|rhex[3][2]~q\ & (\u2|bcd3_ist|rhex[3][1]~q\ & \u2|bcd3_ist|rhex[3][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[3][3]~q\,
	datab => \u2|bcd3_ist|rhex[3][2]~q\,
	datac => \u2|bcd3_ist|rhex[3][1]~q\,
	datad => \u2|bcd3_ist|rhex[3][0]~q\,
	combout => \u2|bcd3_ist|WideOr3~0_combout\);

-- Location: FF_X17_Y8_N7
\u2|bcd3_ist|rhexd[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexd\(13));

-- Location: LCCOMB_X16_Y8_N4
\u2|bcd3_ist|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr4~0_combout\ = (\u2|bcd3_ist|rhex[3][3]~q\ & ((\u2|bcd3_ist|rhex[3][2]~q\) # ((\u2|bcd3_ist|rhex[3][0]~q\ & \u2|bcd3_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[3][3]~q\,
	datab => \u2|bcd3_ist|rhex[3][0]~q\,
	datac => \u2|bcd3_ist|rhex[3][1]~q\,
	datad => \u2|bcd3_ist|rhex[3][2]~q\,
	combout => \u2|bcd3_ist|WideOr4~0_combout\);

-- Location: FF_X16_Y8_N5
\u2|bcd3_ist|rhexd[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexd\(12));

-- Location: LCCOMB_X16_Y9_N20
\u2|bcd3_ist|Add20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add20~0_combout\ = (\u2|bcd3_ist|Add19~2_combout\ & (\u2|bcd3_ist|rhexd\(12) $ (VCC))) # (!\u2|bcd3_ist|Add19~2_combout\ & (\u2|bcd3_ist|rhexd\(12) & VCC))
-- \u2|bcd3_ist|Add20~1\ = CARRY((\u2|bcd3_ist|Add19~2_combout\ & \u2|bcd3_ist|rhexd\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add19~2_combout\,
	datab => \u2|bcd3_ist|rhexd\(12),
	datad => VCC,
	combout => \u2|bcd3_ist|Add20~0_combout\,
	cout => \u2|bcd3_ist|Add20~1\);

-- Location: LCCOMB_X16_Y9_N22
\u2|bcd3_ist|Add20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add20~2_combout\ = (\u2|bcd3_ist|Add19~1_combout\ & ((\u2|bcd3_ist|rhexd\(13) & (\u2|bcd3_ist|Add20~1\ & VCC)) # (!\u2|bcd3_ist|rhexd\(13) & (!\u2|bcd3_ist|Add20~1\)))) # (!\u2|bcd3_ist|Add19~1_combout\ & ((\u2|bcd3_ist|rhexd\(13) & 
-- (!\u2|bcd3_ist|Add20~1\)) # (!\u2|bcd3_ist|rhexd\(13) & ((\u2|bcd3_ist|Add20~1\) # (GND)))))
-- \u2|bcd3_ist|Add20~3\ = CARRY((\u2|bcd3_ist|Add19~1_combout\ & (!\u2|bcd3_ist|rhexd\(13) & !\u2|bcd3_ist|Add20~1\)) # (!\u2|bcd3_ist|Add19~1_combout\ & ((!\u2|bcd3_ist|Add20~1\) # (!\u2|bcd3_ist|rhexd\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add19~1_combout\,
	datab => \u2|bcd3_ist|rhexd\(13),
	datad => VCC,
	cin => \u2|bcd3_ist|Add20~1\,
	combout => \u2|bcd3_ist|Add20~2_combout\,
	cout => \u2|bcd3_ist|Add20~3\);

-- Location: LCCOMB_X16_Y9_N24
\u2|bcd3_ist|Add20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add20~4_combout\ = ((\u2|bcd3_ist|Add19~0_combout\ $ (\u2|bcd3_ist|rhexd\(2) $ (!\u2|bcd3_ist|Add20~3\)))) # (GND)
-- \u2|bcd3_ist|Add20~5\ = CARRY((\u2|bcd3_ist|Add19~0_combout\ & ((\u2|bcd3_ist|rhexd\(2)) # (!\u2|bcd3_ist|Add20~3\))) # (!\u2|bcd3_ist|Add19~0_combout\ & (\u2|bcd3_ist|rhexd\(2) & !\u2|bcd3_ist|Add20~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add19~0_combout\,
	datab => \u2|bcd3_ist|rhexd\(2),
	datad => VCC,
	cin => \u2|bcd3_ist|Add20~3\,
	combout => \u2|bcd3_ist|Add20~4_combout\,
	cout => \u2|bcd3_ist|Add20~5\);

-- Location: LCCOMB_X16_Y8_N10
\u2|bcd3_ist|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr2~0_combout\ = (\u2|bcd3_ist|rhex[3][3]~q\ & (!\u2|bcd3_ist|rhex[3][0]~q\ & (!\u2|bcd3_ist|rhex[3][1]~q\ & \u2|bcd3_ist|rhex[3][2]~q\))) # (!\u2|bcd3_ist|rhex[3][3]~q\ & (\u2|bcd3_ist|rhex[3][1]~q\ & (\u2|bcd3_ist|rhex[3][0]~q\ $ 
-- (!\u2|bcd3_ist|rhex[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[3][3]~q\,
	datab => \u2|bcd3_ist|rhex[3][0]~q\,
	datac => \u2|bcd3_ist|rhex[3][1]~q\,
	datad => \u2|bcd3_ist|rhex[3][2]~q\,
	combout => \u2|bcd3_ist|WideOr2~0_combout\);

-- Location: FF_X16_Y8_N11
\u2|bcd3_ist|rhexd[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexd\(15));

-- Location: LCCOMB_X16_Y9_N26
\u2|bcd3_ist|Add20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add20~6_combout\ = (\u2|bcd3_ist|rhexd\(15) & (!\u2|bcd3_ist|Add20~5\)) # (!\u2|bcd3_ist|rhexd\(15) & ((\u2|bcd3_ist|Add20~5\) # (GND)))
-- \u2|bcd3_ist|Add20~7\ = CARRY((!\u2|bcd3_ist|Add20~5\) # (!\u2|bcd3_ist|rhexd\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|rhexd\(15),
	datad => VCC,
	cin => \u2|bcd3_ist|Add20~5\,
	combout => \u2|bcd3_ist|Add20~6_combout\,
	cout => \u2|bcd3_ist|Add20~7\);

-- Location: LCCOMB_X21_Y9_N12
\u2|bcd3_ist|addbcd4~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~41_combout\ = (\u2|bcd3_ist|Add20~2_combout\ & (\u2|bcd3_ist|Add20~6_combout\ $ (((\u2|bcd3_ist|Add20~4_combout\) # (!\u2|bcd3_ist|Add20~8_combout\))))) # (!\u2|bcd3_ist|Add20~2_combout\ & ((\u2|bcd3_ist|Add20~8_combout\ & 
-- (!\u2|bcd3_ist|Add20~4_combout\ & !\u2|bcd3_ist|Add20~6_combout\)) # (!\u2|bcd3_ist|Add20~8_combout\ & (\u2|bcd3_ist|Add20~4_combout\ & \u2|bcd3_ist|Add20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add20~8_combout\,
	datab => \u2|bcd3_ist|Add20~4_combout\,
	datac => \u2|bcd3_ist|Add20~2_combout\,
	datad => \u2|bcd3_ist|Add20~6_combout\,
	combout => \u2|bcd3_ist|addbcd4~41_combout\);

-- Location: FF_X21_Y9_N13
\u2|bcd3_ist|resd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|addbcd4~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|resd\(1));

-- Location: LCCOMB_X21_Y9_N4
\u3|uart_ad[35][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[35][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[35][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd3_ist|resd\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[35][1]~combout\,
	datac => \u2|bcd3_ist|resd\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[35][1]~combout\);

-- Location: LCCOMB_X17_Y8_N26
\u2|bcd3_ist|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|WideOr1~0_combout\ = (\u2|bcd3_ist|rhex[3][3]~q\ & ((\u2|bcd3_ist|rhex[3][2]~q\ & (\u2|bcd3_ist|rhex[3][1]~q\ & \u2|bcd3_ist|rhex[3][0]~q\)) # (!\u2|bcd3_ist|rhex[3][2]~q\ & (!\u2|bcd3_ist|rhex[3][1]~q\)))) # (!\u2|bcd3_ist|rhex[3][3]~q\ & 
-- (\u2|bcd3_ist|rhex[3][2]~q\ & ((\u2|bcd3_ist|rhex[3][1]~q\) # (\u2|bcd3_ist|rhex[3][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhex[3][3]~q\,
	datab => \u2|bcd3_ist|rhex[3][2]~q\,
	datac => \u2|bcd3_ist|rhex[3][1]~q\,
	datad => \u2|bcd3_ist|rhex[3][0]~q\,
	combout => \u2|bcd3_ist|WideOr1~0_combout\);

-- Location: FF_X17_Y8_N27
\u2|bcd3_ist|rhexd[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rhexd\(17));

-- Location: LCCOMB_X16_Y9_N28
\u2|bcd3_ist|Add20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add20~8_combout\ = !\u2|bcd3_ist|Add20~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd3_ist|Add20~7\,
	combout => \u2|bcd3_ist|Add20~8_combout\);

-- Location: LCCOMB_X21_Y9_N0
\u2|bcd3_ist|addbcd4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~28_combout\ = (\u2|bcd3_ist|Add20~6_combout\ & ((\u2|bcd3_ist|Add20~2_combout\ & ((\u2|bcd3_ist|Add20~4_combout\) # (!\u2|bcd3_ist|Add20~8_combout\))) # (!\u2|bcd3_ist|Add20~2_combout\ & (!\u2|bcd3_ist|Add20~8_combout\ & 
-- \u2|bcd3_ist|Add20~4_combout\)))) # (!\u2|bcd3_ist|Add20~6_combout\ & (((\u2|bcd3_ist|Add20~8_combout\ & !\u2|bcd3_ist|Add20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add20~2_combout\,
	datab => \u2|bcd3_ist|Add20~6_combout\,
	datac => \u2|bcd3_ist|Add20~8_combout\,
	datad => \u2|bcd3_ist|Add20~4_combout\,
	combout => \u2|bcd3_ist|addbcd4~28_combout\);

-- Location: LCCOMB_X21_Y9_N20
\u2|bcd3_ist|rese[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|rese[0]~4_combout\ = (\u2|bcd3_ist|rhexd\(13) & (\u2|bcd3_ist|addbcd4~28_combout\ $ (VCC))) # (!\u2|bcd3_ist|rhexd\(13) & (\u2|bcd3_ist|addbcd4~28_combout\ & VCC))
-- \u2|bcd3_ist|rese[0]~5\ = CARRY((\u2|bcd3_ist|rhexd\(13) & \u2|bcd3_ist|addbcd4~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|rhexd\(13),
	datab => \u2|bcd3_ist|addbcd4~28_combout\,
	datad => VCC,
	combout => \u2|bcd3_ist|rese[0]~4_combout\,
	cout => \u2|bcd3_ist|rese[0]~5\);

-- Location: FF_X21_Y9_N23
\u2|bcd3_ist|rese[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|rese[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rese\(1));

-- Location: LCCOMB_X21_Y9_N10
\u3|uart_ad[33][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[33][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[33][1]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd3_ist|rese\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[33][1]~combout\,
	datab => \u2|bcd3_ist|rese\(1),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[33][1]~combout\);

-- Location: LCCOMB_X21_Y9_N16
\u3|txdata~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~199_combout\ = (\u3|k\(1) & ((\u3|k\(4)) # ((\u3|uart_ad[35][1]~combout\)))) # (!\u3|k\(1) & (!\u3|k\(4) & ((\u3|uart_ad[33][1]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(1),
	datab => \u3|k\(4),
	datac => \u3|uart_ad[35][1]~combout\,
	datad => \u3|uart_ad[33][1]~combout\,
	combout => \u3|txdata~199_combout\);

-- Location: LCCOMB_X18_Y6_N30
\u2|bcd4_ist|addbcd4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~42_combout\ = (\u2|bcd4_ist|addbcd4~7_combout\ & ((\u2|bcd4_ist|Add12~0_combout\))) # (!\u2|bcd4_ist|addbcd4~7_combout\ & (\u2|bcd4_ist|Add9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add9~2_combout\,
	datac => \u2|bcd4_ist|addbcd4~7_combout\,
	datad => \u2|bcd4_ist|Add12~0_combout\,
	combout => \u2|bcd4_ist|addbcd4~42_combout\);

-- Location: LCCOMB_X11_Y6_N12
\u2|bcd4_ist|addbcd4~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~43_combout\ = (\u2|bcd4_ist|Add9~10_combout\ & (\u2|bcd4_ist|Add10~0_combout\)) # (!\u2|bcd4_ist|Add9~10_combout\ & ((\u2|bcd4_ist|LessThan3~0_combout\ & (\u2|bcd4_ist|Add10~0_combout\)) # (!\u2|bcd4_ist|LessThan3~0_combout\ & 
-- ((\u2|bcd4_ist|addbcd4~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add9~10_combout\,
	datab => \u2|bcd4_ist|Add10~0_combout\,
	datac => \u2|bcd4_ist|LessThan3~0_combout\,
	datad => \u2|bcd4_ist|addbcd4~42_combout\,
	combout => \u2|bcd4_ist|addbcd4~43_combout\);

-- Location: FF_X11_Y6_N13
\u2|bcd4_ist|resb[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|addbcd4~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|resb\(1));

-- Location: LCCOMB_X11_Y6_N8
\u3|uart_ad[51][1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[51][1]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[51][1]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd4_ist|resb\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|resb\(1),
	datac => \u3|uart_ad[51][1]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[51][1]~combout\);

-- Location: LCCOMB_X22_Y12_N6
\u3|txdata~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~200_combout\ = (\u3|k\(4) & ((\u3|txdata~199_combout\ & ((\u3|uart_ad[51][1]~combout\))) # (!\u3|txdata~199_combout\ & (\u3|uart_ad[49][1]~combout\)))) # (!\u3|k\(4) & (((\u3|txdata~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[49][1]~combout\,
	datab => \u3|k\(4),
	datac => \u3|txdata~199_combout\,
	datad => \u3|uart_ad[51][1]~combout\,
	combout => \u3|txdata~200_combout\);

-- Location: LCCOMB_X22_Y12_N0
\u3|txdata~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~202_combout\ = (\u3|k\(5) & ((\u3|k\(2)) # ((\u3|txdata~200_combout\)))) # (!\u3|k\(5) & (!\u3|k\(2) & (\u3|txdata~201_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(5),
	datab => \u3|k\(2),
	datac => \u3|txdata~201_combout\,
	datad => \u3|txdata~200_combout\,
	combout => \u3|txdata~202_combout\);

-- Location: LCCOMB_X23_Y13_N2
\u3|txdata~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~204_combout\ = (\u3|k\(2) & ((\u3|txdata~202_combout\ & (\u3|txdata~203_combout\)) # (!\u3|txdata~202_combout\ & ((\u3|txdata~198_combout\))))) # (!\u3|k\(2) & (((\u3|txdata~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(2),
	datab => \u3|txdata~203_combout\,
	datac => \u3|txdata~198_combout\,
	datad => \u3|txdata~202_combout\,
	combout => \u3|txdata~204_combout\);

-- Location: LCCOMB_X23_Y13_N12
\u3|txdata~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~205_combout\ = (\u3|txdata[2]~141_combout\ & (\u3|txdata[2]~133_combout\)) # (!\u3|txdata[2]~141_combout\ & ((\u3|txdata[2]~133_combout\ & (\u3|txdata~196_combout\)) # (!\u3|txdata[2]~133_combout\ & ((\u3|txdata~204_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~141_combout\,
	datab => \u3|txdata[2]~133_combout\,
	datac => \u3|txdata~196_combout\,
	datad => \u3|txdata~204_combout\,
	combout => \u3|txdata~205_combout\);

-- Location: LCCOMB_X23_Y13_N30
\u3|txdata~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~206_combout\ = (\u3|txdata[2]~141_combout\ & ((\u3|txdata~205_combout\ & ((\u3|uart_ad[107][1]~combout\))) # (!\u3|txdata~205_combout\ & (\u3|txdata~191_combout\)))) # (!\u3|txdata[2]~141_combout\ & (((\u3|txdata~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~141_combout\,
	datab => \u3|txdata~191_combout\,
	datac => \u3|uart_ad[107][1]~combout\,
	datad => \u3|txdata~205_combout\,
	combout => \u3|txdata~206_combout\);

-- Location: LCCOMB_X22_Y9_N2
\u3|txdata~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~221_combout\ = (\u3|txdata[3]~66_combout\ & ((\u3|txdata~219_combout\ & (\u3|txdata~220_combout\)) # (!\u3|txdata~219_combout\ & ((\u3|txdata~206_combout\))))) # (!\u3|txdata[3]~66_combout\ & (((\u3|txdata~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata~220_combout\,
	datab => \u3|txdata[3]~66_combout\,
	datac => \u3|txdata~219_combout\,
	datad => \u3|txdata~206_combout\,
	combout => \u3|txdata~221_combout\);

-- Location: LCCOMB_X22_Y9_N4
\u3|txdata~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~222_combout\ = (\u3|Equal1~1_combout\ & ((\u3|txdata[2]~176_combout\ & (\u3|txdata~187_combout\)) # (!\u3|txdata[2]~176_combout\ & ((\u3|txdata~221_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~176_combout\,
	datab => \u3|Equal1~1_combout\,
	datac => \u3|txdata~187_combout\,
	datad => \u3|txdata~221_combout\,
	combout => \u3|txdata~222_combout\);

-- Location: FF_X22_Y9_N5
\u3|txdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|txdata~222_combout\,
	ena => \u3|txdata[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|txdata\(1));

-- Location: LCCOMB_X19_Y8_N28
\u3|txdata[2]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~176_combout\ = (!\u3|k\(0) & \u3|k\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|k\(0),
	datad => \u3|k\(6),
	combout => \u3|txdata[2]~176_combout\);

-- Location: LCCOMB_X19_Y8_N8
\u3|txdata[2]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~114_combout\ = (\u3|k\(4)) # ((\u3|k\(3)) # ((\u3|k\(5)) # (\u3|k\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|k\(3),
	datac => \u3|k\(5),
	datad => \u3|k\(2),
	combout => \u3|txdata[2]~114_combout\);

-- Location: LCCOMB_X23_Y11_N12
\u3|txdata[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~12_combout\ = (!\u3|k\(4) & !\u3|k\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|k\(4),
	datad => \u3|k\(5),
	combout => \u3|txdata[3]~12_combout\);

-- Location: LCCOMB_X19_Y8_N14
\u3|txdata[2]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~115_combout\ = (\u3|k\(2)) # ((\u3|txdata[3]~12_combout\ & (!\u3|k\(3) & \u3|k\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(2),
	datab => \u3|txdata[3]~12_combout\,
	datac => \u3|k\(3),
	datad => \u3|k\(1),
	combout => \u3|txdata[2]~115_combout\);

-- Location: LCCOMB_X12_Y5_N24
\u2|bcd5_ist|addbcd4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~5_combout\ = (\u2|bcd5_ist|Add3~8_combout\) # ((\u2|bcd5_ist|Add3~6_combout\ & ((\u2|bcd5_ist|Add3~2_combout\) # (\u2|bcd5_ist|Add3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add3~8_combout\,
	datab => \u2|bcd5_ist|Add3~2_combout\,
	datac => \u2|bcd5_ist|Add3~4_combout\,
	datad => \u2|bcd5_ist|Add3~6_combout\,
	combout => \u2|bcd5_ist|addbcd4~5_combout\);

-- Location: LCCOMB_X13_Y5_N2
\u2|bcd5_ist|addbcd4~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~35_combout\ = (\u2|bcd5_ist|addbcd4~1_combout\ & ((\u2|bcd5_ist|addbcd4~5_combout\ & ((\u2|bcd5_ist|Add4~2_combout\))) # (!\u2|bcd5_ist|addbcd4~5_combout\ & (\u2|bcd5_ist|Add6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add6~2_combout\,
	datab => \u2|bcd5_ist|addbcd4~1_combout\,
	datac => \u2|bcd5_ist|addbcd4~5_combout\,
	datad => \u2|bcd5_ist|Add4~2_combout\,
	combout => \u2|bcd5_ist|addbcd4~35_combout\);

-- Location: LCCOMB_X13_Y5_N16
\u2|bcd5_ist|addbcd4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~36_combout\ = (\u2|bcd5_ist|addbcd4~35_combout\) # ((!\u2|bcd5_ist|addbcd4~1_combout\ & (\u2|bcd5_ist|addbcd4~5_combout\ $ (\u2|bcd5_ist|Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|addbcd4~5_combout\,
	datab => \u2|bcd5_ist|addbcd4~1_combout\,
	datac => \u2|bcd5_ist|Add3~2_combout\,
	datad => \u2|bcd5_ist|addbcd4~35_combout\,
	combout => \u2|bcd5_ist|addbcd4~36_combout\);

-- Location: FF_X18_Y8_N11
\u2|bcd5_ist|resa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd5_ist|addbcd4~36_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|resa\(2));

-- Location: LCCOMB_X18_Y8_N10
\u3|uart_ad[66][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[66][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[66][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd5_ist|resa\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[66][2]~combout\,
	datac => \u2|bcd5_ist|resa\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[66][2]~combout\);

-- Location: LCCOMB_X19_Y8_N24
\u3|txdata~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~116_combout\ = (\u3|txdata[2]~114_combout\ & (((\u3|txdata[2]~115_combout\)))) # (!\u3|txdata[2]~114_combout\ & ((\u3|txdata[2]~115_combout\ & ((\u3|uart_ad[66][2]~combout\))) # (!\u3|txdata[2]~115_combout\ & (\u3|uart_ad[64][2]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[64][2]~combout\,
	datab => \u3|txdata[2]~114_combout\,
	datac => \u3|txdata[2]~115_combout\,
	datad => \u3|uart_ad[66][2]~combout\,
	combout => \u3|txdata~116_combout\);

-- Location: LCCOMB_X18_Y16_N26
\u3|uart_ad[92][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[92][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[92][2]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd7_ist|resc\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|resc\(2),
	datac => \u3|uart_ad[92][2]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[92][2]~combout\);

-- Location: LCCOMB_X22_Y12_N16
\u3|txdata[2]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~117_combout\ = (!\u3|k\(5) & (\u3|k\(3) & \u3|k\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(5),
	datac => \u3|k\(3),
	datad => \u3|k\(4),
	combout => \u3|txdata[2]~117_combout\);

-- Location: LCCOMB_X21_Y12_N18
\u3|txdata[2]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~120_combout\ = (\u3|k\(5)) # ((\u3|k\(3) & (\u3|k\(4) & \u3|k\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(3),
	datab => \u3|k\(5),
	datac => \u3|k\(4),
	datad => \u3|k\(1),
	combout => \u3|txdata[2]~120_combout\);

-- Location: FF_X21_Y12_N27
\u2|ch8_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u1|ad_ch8\(15),
	sload => VCC,
	ena => \u1|ALT_INV_ad_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|ch8_sig\(2));

-- Location: LCCOMB_X21_Y12_N8
\u3|uart_ad[102][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[102][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[102][2]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|ch8_sig\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|ch8_sig\(2),
	datac => \u3|uart_ad[102][2]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[102][2]~combout\);

-- Location: LCCOMB_X21_Y12_N20
\u3|txdata[2]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~119_combout\ = (\u3|k\(5) & (((\u3|k\(1))))) # (!\u3|k\(5) & (((!\u3|k\(4))) # (!\u3|k\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(3),
	datab => \u3|k\(5),
	datac => \u3|k\(4),
	datad => \u3|k\(1),
	combout => \u3|txdata[2]~119_combout\);

-- Location: LCCOMB_X21_Y12_N0
\u3|txdata~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~121_combout\ = (\u3|txdata[2]~120_combout\ & (((\u3|uart_ad[102][2]~combout\ & \u3|txdata[2]~119_combout\)))) # (!\u3|txdata[2]~120_combout\ & ((\u3|txdata~118_combout\) # ((!\u3|txdata[2]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata~118_combout\,
	datab => \u3|txdata[2]~120_combout\,
	datac => \u3|uart_ad[102][2]~combout\,
	datad => \u3|txdata[2]~119_combout\,
	combout => \u3|txdata~121_combout\);

-- Location: LCCOMB_X19_Y8_N2
\u3|txdata~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~122_combout\ = (\u3|txdata[2]~117_combout\ & ((\u3|txdata~121_combout\ & ((\u3|uart_ad[92][2]~combout\))) # (!\u3|txdata~121_combout\ & (\u3|uart_ad[94][2]~combout\)))) # (!\u3|txdata[2]~117_combout\ & (((\u3|txdata~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[94][2]~combout\,
	datab => \u3|uart_ad[92][2]~combout\,
	datac => \u3|txdata[2]~117_combout\,
	datad => \u3|txdata~121_combout\,
	combout => \u3|txdata~122_combout\);

-- Location: LCCOMB_X19_Y8_N12
\u3|txdata~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~123_combout\ = (\u3|txdata~116_combout\ & (((\u3|txdata~122_combout\) # (!\u3|txdata[2]~114_combout\)))) # (!\u3|txdata~116_combout\ & (\u3|txdata~270_combout\ & (\u3|txdata[2]~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata~270_combout\,
	datab => \u3|txdata~116_combout\,
	datac => \u3|txdata[2]~114_combout\,
	datad => \u3|txdata~122_combout\,
	combout => \u3|txdata~123_combout\);

-- Location: LCCOMB_X19_Y8_N26
\u3|txdata~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~124_combout\ = (\u3|txdata[2]~80_combout\ & (\u3|uart_ad[108][2]~combout\ & (!\u3|k\(1)))) # (!\u3|txdata[2]~80_combout\ & (((\u3|txdata~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[108][2]~combout\,
	datab => \u3|k\(1),
	datac => \u3|txdata[2]~80_combout\,
	datad => \u3|txdata~123_combout\,
	combout => \u3|txdata~124_combout\);

-- Location: LCCOMB_X16_Y13_N24
\u2|bcd5_ist|addbcd4~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~39_combout\ = (\u2|bcd5_ist|addbcd4~8_combout\ & ((\u2|bcd5_ist|addbcd4~9_combout\ & (\u2|bcd5_ist|Add10~2_combout\)) # (!\u2|bcd5_ist|addbcd4~9_combout\ & ((\u2|bcd5_ist|Add12~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|addbcd4~9_combout\,
	datab => \u2|bcd5_ist|Add10~2_combout\,
	datac => \u2|bcd5_ist|addbcd4~8_combout\,
	datad => \u2|bcd5_ist|Add12~2_combout\,
	combout => \u2|bcd5_ist|addbcd4~39_combout\);

-- Location: LCCOMB_X16_Y13_N0
\u2|bcd5_ist|addbcd4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~40_combout\ = (\u2|bcd5_ist|addbcd4~39_combout\) # ((!\u2|bcd5_ist|addbcd4~8_combout\ & (\u2|bcd5_ist|addbcd4~9_combout\ $ (\u2|bcd5_ist|Add9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|addbcd4~9_combout\,
	datab => \u2|bcd5_ist|Add9~4_combout\,
	datac => \u2|bcd5_ist|addbcd4~8_combout\,
	datad => \u2|bcd5_ist|addbcd4~39_combout\,
	combout => \u2|bcd5_ist|addbcd4~40_combout\);

-- Location: FF_X16_Y13_N1
\u2|bcd5_ist|resb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|addbcd4~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|resb\(2));

-- Location: LCCOMB_X16_Y13_N28
\u3|uart_ad[65][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[65][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[65][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd5_ist|resb\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[65][2]~combout\,
	datac => \u2|bcd5_ist|resb\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[65][2]~combout\);

-- Location: LCCOMB_X16_Y13_N2
\u3|txdata~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~125_combout\ = (\u3|k\(4) & (((\u3|k\(5)) # (!\u3|k\(1))))) # (!\u3|k\(4) & ((\u3|k\(1)) # ((\u3|uart_ad[65][2]~combout\ & !\u3|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|uart_ad[65][2]~combout\,
	datac => \u3|k\(5),
	datad => \u3|k\(1),
	combout => \u3|txdata~125_combout\);

-- Location: LCCOMB_X22_Y13_N18
\u3|uart_ad[103][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[103][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[103][2]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd8_ist|rese\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rese\(2),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[103][2]~combout\,
	combout => \u3|uart_ad[103][2]~combout\);

-- Location: LCCOMB_X22_Y13_N10
\u3|txdata~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~174_combout\ = (\u3|k\(5) & (((\u3|k\(1) & \u3|uart_ad[103][2]~combout\)))) # (!\u3|k\(5) & (\u3|k\(4) $ ((\u3|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(5),
	datab => \u3|k\(4),
	datac => \u3|k\(1),
	datad => \u3|uart_ad[103][2]~combout\,
	combout => \u3|txdata~174_combout\);

-- Location: LCCOMB_X28_Y12_N0
\u2|bcd2_ist|addbcd4~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~31_combout\ = (\u2|bcd2_ist|LessThan7~0_combout\) # ((\u2|bcd2_ist|Add15~10_combout\) # (\u2|bcd2_ist|LessThan6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd2_ist|LessThan7~0_combout\,
	datac => \u2|bcd2_ist|Add15~10_combout\,
	datad => \u2|bcd2_ist|LessThan6~0_combout\,
	combout => \u2|bcd2_ist|addbcd4~31_combout\);

-- Location: LCCOMB_X28_Y12_N30
\u2|bcd2_ist|addbcd4~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~37_combout\ = (\u2|bcd2_ist|addbcd4~16_combout\ & ((\u2|bcd2_ist|addbcd4~31_combout\ & (\u2|bcd2_ist|Add16~2_combout\)) # (!\u2|bcd2_ist|addbcd4~31_combout\ & ((\u2|bcd2_ist|Add18~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|addbcd4~16_combout\,
	datab => \u2|bcd2_ist|addbcd4~31_combout\,
	datac => \u2|bcd2_ist|Add16~2_combout\,
	datad => \u2|bcd2_ist|Add18~2_combout\,
	combout => \u2|bcd2_ist|addbcd4~37_combout\);

-- Location: LCCOMB_X28_Y12_N22
\u2|bcd2_ist|addbcd4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~38_combout\ = (\u2|bcd2_ist|addbcd4~37_combout\) # ((!\u2|bcd2_ist|addbcd4~16_combout\ & (\u2|bcd2_ist|addbcd4~31_combout\ $ (\u2|bcd2_ist|Add15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|addbcd4~16_combout\,
	datab => \u2|bcd2_ist|addbcd4~31_combout\,
	datac => \u2|bcd2_ist|addbcd4~37_combout\,
	datad => \u2|bcd2_ist|Add15~4_combout\,
	combout => \u2|bcd2_ist|addbcd4~38_combout\);

-- Location: FF_X28_Y12_N23
\u2|bcd2_ist|resc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|addbcd4~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|resc\(2));

-- Location: LCCOMB_X28_Y12_N10
\u3|uart_ad[22][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[22][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[22][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd2_ist|resc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[22][2]~combout\,
	datac => \u2|bcd2_ist|resc\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[22][2]~combout\);

-- Location: LCCOMB_X21_Y12_N6
\u3|txdata~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~152_combout\ = (\u3|uart_ad[22][2]~combout\) # (!\u3|k\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|uart_ad[22][2]~combout\,
	datad => \u3|k\(1),
	combout => \u3|txdata~152_combout\);

-- Location: LCCOMB_X31_Y13_N14
\u2|bcd2_ist|addbcd4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~40_combout\ = (\u2|bcd2_ist|addbcd4~39_combout\) # ((!\u2|bcd2_ist|addbcd4~1_combout\ & (\u2|bcd2_ist|Add3~2_combout\ $ (\u2|bcd2_ist|addbcd4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|addbcd4~39_combout\,
	datab => \u2|bcd2_ist|Add3~2_combout\,
	datac => \u2|bcd2_ist|addbcd4~1_combout\,
	datad => \u2|bcd2_ist|addbcd4~5_combout\,
	combout => \u2|bcd2_ist|addbcd4~40_combout\);

-- Location: FF_X21_Y10_N25
\u2|bcd2_ist|resa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd2_ist|addbcd4~40_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|resa\(2));

-- Location: LCCOMB_X21_Y10_N24
\u3|uart_ad[24][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[24][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[24][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd2_ist|resa\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[24][2]~combout\,
	datac => \u2|bcd2_ist|resa\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[24][2]~combout\);

-- Location: LCCOMB_X21_Y10_N18
\u3|txdata~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~160_combout\ = (!\u3|k\(2) & (!\u3|k\(1) & \u3|uart_ad[24][2]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(2),
	datac => \u3|k\(1),
	datad => \u3|uart_ad[24][2]~combout\,
	combout => \u3|txdata~160_combout\);

-- Location: LCCOMB_X24_Y14_N22
\u2|bcd1_ist|addbcd4~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~39_combout\ = (\u2|bcd1_ist|addbcd4~19_combout\ & ((\u2|bcd1_ist|addbcd4~23_combout\ & ((\u2|bcd1_ist|Add16~2_combout\))) # (!\u2|bcd1_ist|addbcd4~23_combout\ & (\u2|bcd1_ist|Add18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|Add18~2_combout\,
	datab => \u2|bcd1_ist|Add16~2_combout\,
	datac => \u2|bcd1_ist|addbcd4~23_combout\,
	datad => \u2|bcd1_ist|addbcd4~19_combout\,
	combout => \u2|bcd1_ist|addbcd4~39_combout\);

-- Location: LCCOMB_X24_Y14_N6
\u2|bcd1_ist|addbcd4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|addbcd4~40_combout\ = (\u2|bcd1_ist|addbcd4~39_combout\) # ((!\u2|bcd1_ist|addbcd4~19_combout\ & (\u2|bcd1_ist|Add15~4_combout\ $ (\u2|bcd1_ist|addbcd4~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|addbcd4~19_combout\,
	datab => \u2|bcd1_ist|Add15~4_combout\,
	datac => \u2|bcd1_ist|addbcd4~39_combout\,
	datad => \u2|bcd1_ist|addbcd4~23_combout\,
	combout => \u2|bcd1_ist|addbcd4~40_combout\);

-- Location: FF_X24_Y14_N7
\u2|bcd1_ist|resc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|addbcd4~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|resc\(2));

-- Location: LCCOMB_X24_Y14_N2
\u3|uart_ad[8][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[8][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[8][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd1_ist|resc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[8][2]~combout\,
	datac => \u2|bcd1_ist|resc\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[8][2]~combout\);

-- Location: LCCOMB_X21_Y10_N28
\u3|txdata~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~159_combout\ = (\u3|txdata[2]~157_combout\ & (((\u3|txdata[2]~158_combout\)))) # (!\u3|txdata[2]~157_combout\ & ((\u3|txdata[2]~158_combout\ & (\u3|uart_ad[10][2]~combout\)) # (!\u3|txdata[2]~158_combout\ & ((\u3|uart_ad[8][2]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[10][2]~combout\,
	datab => \u3|txdata[2]~157_combout\,
	datac => \u3|txdata[2]~158_combout\,
	datad => \u3|uart_ad[8][2]~combout\,
	combout => \u3|txdata~159_combout\);

-- Location: LCCOMB_X21_Y10_N20
\u3|txdata~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~161_combout\ = (\u3|txdata[2]~157_combout\ & ((\u3|txdata~159_combout\ & ((\u3|txdata~160_combout\))) # (!\u3|txdata~159_combout\ & (\u3|txdata~156_combout\)))) # (!\u3|txdata[2]~157_combout\ & (((\u3|txdata~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata~156_combout\,
	datab => \u3|txdata~160_combout\,
	datac => \u3|txdata[2]~157_combout\,
	datad => \u3|txdata~159_combout\,
	combout => \u3|txdata~161_combout\);

-- Location: LCCOMB_X19_Y11_N8
\u3|txdata[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~26_combout\ = (\u3|k\(1) & \u3|k\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|k\(1),
	datad => \u3|k\(4),
	combout => \u3|txdata[3]~26_combout\);

-- Location: LCCOMB_X23_Y6_N6
\u3|uart_ad[50][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[50][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[50][2]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd4_ist|resc\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|resc\(2),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[50][2]~combout\,
	combout => \u3|uart_ad[50][2]~combout\);

-- Location: LCCOMB_X14_Y10_N20
\u2|bcd3_ist|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|LessThan1~0_combout\ = (\u2|bcd3_ist|Add3~6_combout\ & ((\u2|bcd3_ist|Add3~2_combout\) # (\u2|bcd3_ist|Add3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add3~2_combout\,
	datab => \u2|bcd3_ist|Add3~4_combout\,
	datad => \u2|bcd3_ist|Add3~6_combout\,
	combout => \u2|bcd3_ist|LessThan1~0_combout\);

-- Location: LCCOMB_X13_Y10_N14
\u2|bcd3_ist|addbcd4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~5_combout\ = (\u2|bcd3_ist|LessThan0~0_combout\) # ((\u2|bcd3_ist|Add3~8_combout\) # (\u2|bcd3_ist|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|LessThan0~0_combout\,
	datab => \u2|bcd3_ist|Add3~8_combout\,
	datad => \u2|bcd3_ist|LessThan1~0_combout\,
	combout => \u2|bcd3_ist|addbcd4~5_combout\);

-- Location: LCCOMB_X12_Y9_N4
\u2|bcd3_ist|addbcd4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~40_combout\ = (\u2|bcd3_ist|addbcd4~39_combout\) # ((!\u2|bcd3_ist|addbcd4~1_combout\ & (\u2|bcd3_ist|Add3~2_combout\ $ (\u2|bcd3_ist|addbcd4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|addbcd4~39_combout\,
	datab => \u2|bcd3_ist|Add3~2_combout\,
	datac => \u2|bcd3_ist|addbcd4~1_combout\,
	datad => \u2|bcd3_ist|addbcd4~5_combout\,
	combout => \u2|bcd3_ist|addbcd4~40_combout\);

-- Location: FF_X18_Y9_N31
\u2|bcd3_ist|resa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd3_ist|addbcd4~40_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|resa\(2));

-- Location: LCCOMB_X18_Y9_N30
\u3|uart_ad[38][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[38][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[38][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd3_ist|resa\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[38][2]~combout\,
	datac => \u2|bcd3_ist|resa\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[38][2]~combout\);

-- Location: LCCOMB_X18_Y9_N6
\u3|uart_ad[32][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[32][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[32][2]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|ch3_sig\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch3_sig\(2),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[32][2]~combout\,
	combout => \u3|uart_ad[32][2]~combout\);

-- Location: LCCOMB_X19_Y9_N14
\u3|txdata~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~264_combout\ = \u3|k\(2) $ (\u3|k\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|k\(2),
	datad => \u3|k\(1),
	combout => \u3|txdata~264_combout\);

-- Location: LCCOMB_X19_Y9_N30
\u3|txdata~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~165_combout\ = (\u3|txdata~264_combout\ & ((\u3|uart_ad[52][2]~combout\) # ((\u3|txdata[3]~163_combout\)))) # (!\u3|txdata~264_combout\ & (((\u3|uart_ad[32][2]~combout\ & \u3|txdata[3]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[52][2]~combout\,
	datab => \u3|uart_ad[32][2]~combout\,
	datac => \u3|txdata~264_combout\,
	datad => \u3|txdata[3]~163_combout\,
	combout => \u3|txdata~165_combout\);

-- Location: LCCOMB_X13_Y9_N30
\u2|bcd3_ist|Add15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|Add15~10_combout\ = \u2|bcd3_ist|Add15~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd3_ist|Add15~9\,
	combout => \u2|bcd3_ist|Add15~10_combout\);

-- Location: LCCOMB_X18_Y9_N0
\u2|bcd3_ist|addbcd4~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~31_combout\ = (\u2|bcd3_ist|LessThan7~0_combout\) # ((\u2|bcd3_ist|Add15~10_combout\) # (\u2|bcd3_ist|LessThan6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|LessThan7~0_combout\,
	datac => \u2|bcd3_ist|Add15~10_combout\,
	datad => \u2|bcd3_ist|LessThan6~0_combout\,
	combout => \u2|bcd3_ist|addbcd4~31_combout\);

-- Location: LCCOMB_X13_Y9_N14
\u2|bcd3_ist|addbcd4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~19_combout\ = (\u2|bcd3_ist|LessThan6~0_combout\) # ((\u2|bcd3_ist|Add15~10_combout\) # (\u2|bcd3_ist|addbcd4~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|LessThan6~0_combout\,
	datac => \u2|bcd3_ist|Add15~10_combout\,
	datad => \u2|bcd3_ist|addbcd4~18_combout\,
	combout => \u2|bcd3_ist|addbcd4~19_combout\);

-- Location: LCCOMB_X18_Y9_N20
\u2|bcd3_ist|addbcd4~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~37_combout\ = (\u2|bcd3_ist|addbcd4~19_combout\ & ((\u2|bcd3_ist|addbcd4~31_combout\ & (\u2|bcd3_ist|Add16~2_combout\)) # (!\u2|bcd3_ist|addbcd4~31_combout\ & ((\u2|bcd3_ist|Add18~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add16~2_combout\,
	datab => \u2|bcd3_ist|Add18~2_combout\,
	datac => \u2|bcd3_ist|addbcd4~31_combout\,
	datad => \u2|bcd3_ist|addbcd4~19_combout\,
	combout => \u2|bcd3_ist|addbcd4~37_combout\);

-- Location: LCCOMB_X18_Y9_N12
\u2|bcd3_ist|addbcd4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~38_combout\ = (\u2|bcd3_ist|addbcd4~37_combout\) # ((!\u2|bcd3_ist|addbcd4~19_combout\ & (\u2|bcd3_ist|Add15~4_combout\ $ (\u2|bcd3_ist|addbcd4~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|addbcd4~19_combout\,
	datab => \u2|bcd3_ist|Add15~4_combout\,
	datac => \u2|bcd3_ist|addbcd4~31_combout\,
	datad => \u2|bcd3_ist|addbcd4~37_combout\,
	combout => \u2|bcd3_ist|addbcd4~38_combout\);

-- Location: FF_X18_Y9_N13
\u2|bcd3_ist|resc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|addbcd4~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|resc\(2));

-- Location: LCCOMB_X18_Y9_N28
\u3|uart_ad[36][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[36][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[36][2]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd3_ist|resc\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|resc\(2),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[36][2]~combout\,
	combout => \u3|uart_ad[36][2]~combout\);

-- Location: LCCOMB_X19_Y9_N16
\u3|txdata~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~166_combout\ = (\u3|txdata[2]~162_combout\ & (((\u3|txdata~165_combout\)))) # (!\u3|txdata[2]~162_combout\ & ((\u3|txdata~165_combout\ & ((\u3|uart_ad[36][2]~combout\))) # (!\u3|txdata~165_combout\ & (\u3|uart_ad[38][2]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~162_combout\,
	datab => \u3|uart_ad[38][2]~combout\,
	datac => \u3|txdata~165_combout\,
	datad => \u3|uart_ad[36][2]~combout\,
	combout => \u3|txdata~166_combout\);

-- Location: LCCOMB_X19_Y9_N26
\u3|txdata~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~169_combout\ = (\u3|txdata[2]~168_combout\ & (((\u3|uart_ad[50][2]~combout\)) # (!\u3|txdata[2]~167_combout\))) # (!\u3|txdata[2]~168_combout\ & (\u3|txdata[2]~167_combout\ & ((\u3|txdata~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~168_combout\,
	datab => \u3|txdata[2]~167_combout\,
	datac => \u3|uart_ad[50][2]~combout\,
	datad => \u3|txdata~166_combout\,
	combout => \u3|txdata~169_combout\);

-- Location: LCCOMB_X19_Y5_N2
\u3|uart_ad[46][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[46][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[46][2]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|ch4_sig\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|ch4_sig\(2),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[46][2]~combout\,
	combout => \u3|uart_ad[46][2]~combout\);

-- Location: LCCOMB_X19_Y9_N0
\u3|txdata~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~267_combout\ = (\u3|k\(1) & ((\u3|txdata~169_combout\) # ((\u3|uart_ad[46][2]~combout\ & \u3|k\(3))))) # (!\u3|k\(1) & ((\u3|txdata~169_combout\ $ (\u3|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(1),
	datab => \u3|uart_ad[46][2]~combout\,
	datac => \u3|txdata~169_combout\,
	datad => \u3|k\(3),
	combout => \u3|txdata~267_combout\);

-- Location: LCCOMB_X19_Y9_N2
\u3|txdata~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~268_combout\ = (\u3|txdata~267_combout\) # ((\u3|uart_ad[60][2]~combout\ & \u3|txdata~169_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[60][2]~combout\,
	datac => \u3|txdata~169_combout\,
	datad => \u3|txdata~267_combout\,
	combout => \u3|txdata~268_combout\);

-- Location: LCCOMB_X19_Y9_N12
\u3|txdata~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~170_combout\ = (\u3|k\(3) & ((\u3|k\(2) & ((\u3|txdata~268_combout\))) # (!\u3|k\(2) & (\u3|txdata[3]~26_combout\)))) # (!\u3|k\(3) & (((\u3|txdata~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(3),
	datab => \u3|txdata[3]~26_combout\,
	datac => \u3|k\(2),
	datad => \u3|txdata~268_combout\,
	combout => \u3|txdata~170_combout\);

-- Location: LCCOMB_X19_Y9_N18
\u3|txdata~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~171_combout\ = (\u3|txdata[2]~154_combout\ & (!\u3|txdata[2]~153_combout\ & ((\u3|txdata~170_combout\)))) # (!\u3|txdata[2]~154_combout\ & ((\u3|txdata[2]~153_combout\) # ((\u3|txdata~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~154_combout\,
	datab => \u3|txdata[2]~153_combout\,
	datac => \u3|txdata~161_combout\,
	datad => \u3|txdata~170_combout\,
	combout => \u3|txdata~171_combout\);

-- Location: LCCOMB_X19_Y9_N8
\u3|txdata~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~172_combout\ = (\u3|txdata[2]~155_combout\ & ((\u3|txdata~171_combout\ & (\u3|uart_ad[4][2]~combout\)) # (!\u3|txdata~171_combout\ & ((\u3|txdata~152_combout\))))) # (!\u3|txdata[2]~155_combout\ & (((\u3|txdata~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[4][2]~combout\,
	datab => \u3|txdata~152_combout\,
	datac => \u3|txdata[2]~155_combout\,
	datad => \u3|txdata~171_combout\,
	combout => \u3|txdata~172_combout\);

-- Location: LCCOMB_X17_Y12_N14
\u2|bcd8_ist|WideOr8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr8~0_combout\ = (!\u2|bcd8_ist|rhex[3][3]~q\ & ((\u2|bcd8_ist|rhex[3][1]~q\ & ((!\u2|bcd8_ist|rhex[3][2]~q\))) # (!\u2|bcd8_ist|rhex[3][1]~q\ & ((\u2|bcd8_ist|rhex[3][0]~q\) # (\u2|bcd8_ist|rhex[3][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[3][0]~q\,
	datab => \u2|bcd8_ist|rhex[3][1]~q\,
	datac => \u2|bcd8_ist|rhex[3][3]~q\,
	datad => \u2|bcd8_ist|rhex[3][2]~q\,
	combout => \u2|bcd8_ist|WideOr8~0_combout\);

-- Location: FF_X17_Y12_N15
\u2|bcd8_ist|rhexd[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|WideOr8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexd\(7));

-- Location: LCCOMB_X13_Y12_N16
\u2|bcd8_ist|WideOr18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr18~0_combout\ = (\u2|bcd8_ist|rhex[2][3]~q\ & (\u2|bcd8_ist|rhex[2][0]~q\ $ (((!\u2|bcd8_ist|rhex[2][2]~q\) # (!\u2|bcd8_ist|rhex[2][1]~q\))))) # (!\u2|bcd8_ist|rhex[2][3]~q\ & (((!\u2|bcd8_ist|rhex[2][2]~q\ & 
-- \u2|bcd8_ist|rhex[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[2][1]~q\,
	datab => \u2|bcd8_ist|rhex[2][3]~q\,
	datac => \u2|bcd8_ist|rhex[2][2]~q\,
	datad => \u2|bcd8_ist|rhex[2][0]~q\,
	combout => \u2|bcd8_ist|WideOr18~0_combout\);

-- Location: FF_X13_Y12_N17
\u2|bcd8_ist|rhexc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexc\(6));

-- Location: LCCOMB_X13_Y12_N28
\u2|bcd8_ist|WideOr19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr19~0_combout\ = (\u2|bcd8_ist|rhex[2][2]~q\ & ((\u2|bcd8_ist|rhex[2][3]~q\ & (!\u2|bcd8_ist|rhex[2][1]~q\)) # (!\u2|bcd8_ist|rhex[2][3]~q\ & ((!\u2|bcd8_ist|rhex[2][0]~q\))))) # (!\u2|bcd8_ist|rhex[2][2]~q\ & (\u2|bcd8_ist|rhex[2][1]~q\ 
-- & (\u2|bcd8_ist|rhex[2][3]~q\ $ (\u2|bcd8_ist|rhex[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[2][1]~q\,
	datab => \u2|bcd8_ist|rhex[2][3]~q\,
	datac => \u2|bcd8_ist|rhex[2][2]~q\,
	datad => \u2|bcd8_ist|rhex[2][0]~q\,
	combout => \u2|bcd8_ist|WideOr19~0_combout\);

-- Location: FF_X13_Y12_N29
\u2|bcd8_ist|rhexc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|WideOr19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexc\(5));

-- Location: LCCOMB_X13_Y12_N6
\u2|bcd8_ist|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add8~0_combout\ = (\u2|bcd8_ist|rhexd\(4) & (\u2|bcd8_ist|rhexc\(4) $ (VCC))) # (!\u2|bcd8_ist|rhexd\(4) & (\u2|bcd8_ist|rhexc\(4) & VCC))
-- \u2|bcd8_ist|Add8~1\ = CARRY((\u2|bcd8_ist|rhexd\(4) & \u2|bcd8_ist|rhexc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhexd\(4),
	datab => \u2|bcd8_ist|rhexc\(4),
	datad => VCC,
	combout => \u2|bcd8_ist|Add8~0_combout\,
	cout => \u2|bcd8_ist|Add8~1\);

-- Location: LCCOMB_X13_Y12_N10
\u2|bcd8_ist|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add8~4_combout\ = ((\u2|bcd8_ist|rhexd\(6) $ (\u2|bcd8_ist|rhexc\(6) $ (!\u2|bcd8_ist|Add8~3\)))) # (GND)
-- \u2|bcd8_ist|Add8~5\ = CARRY((\u2|bcd8_ist|rhexd\(6) & ((\u2|bcd8_ist|rhexc\(6)) # (!\u2|bcd8_ist|Add8~3\))) # (!\u2|bcd8_ist|rhexd\(6) & (\u2|bcd8_ist|rhexc\(6) & !\u2|bcd8_ist|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhexd\(6),
	datab => \u2|bcd8_ist|rhexc\(6),
	datad => VCC,
	cin => \u2|bcd8_ist|Add8~3\,
	combout => \u2|bcd8_ist|Add8~4_combout\,
	cout => \u2|bcd8_ist|Add8~5\);

-- Location: LCCOMB_X13_Y12_N14
\u2|bcd8_ist|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add8~8_combout\ = !\u2|bcd8_ist|Add8~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd8_ist|Add8~7\,
	combout => \u2|bcd8_ist|Add8~8_combout\);

-- Location: LCCOMB_X12_Y14_N30
\u2|bcd8_ist|WideOr25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr25~0_combout\ = (\u2|bcd8_ist|rhex[1][2]~q\ & ((\u2|bcd8_ist|rhex[1][1]~q\ & (!\u2|bcd8_ist|rhex[1][0]~q\ & !\u2|bcd8_ist|rhex[1][3]~q\)) # (!\u2|bcd8_ist|rhex[1][1]~q\ & (\u2|bcd8_ist|rhex[1][0]~q\ $ (\u2|bcd8_ist|rhex[1][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[1][1]~q\,
	datab => \u2|bcd8_ist|rhex[1][2]~q\,
	datac => \u2|bcd8_ist|rhex[1][0]~q\,
	datad => \u2|bcd8_ist|rhex[1][3]~q\,
	combout => \u2|bcd8_ist|WideOr25~0_combout\);

-- Location: FF_X12_Y14_N31
\u2|bcd8_ist|rhexb[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|WideOr25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexb\(7));

-- Location: LCCOMB_X12_Y14_N14
\u2|bcd8_ist|WideOr27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr27~0_combout\ = (\u2|bcd8_ist|rhex[1][1]~q\ & ((\u2|bcd8_ist|rhex[1][2]~q\ & (!\u2|bcd8_ist|rhex[1][0]~q\ & \u2|bcd8_ist|rhex[1][3]~q\)) # (!\u2|bcd8_ist|rhex[1][2]~q\ & ((\u2|bcd8_ist|rhex[1][3]~q\) # (!\u2|bcd8_ist|rhex[1][0]~q\))))) 
-- # (!\u2|bcd8_ist|rhex[1][1]~q\ & (!\u2|bcd8_ist|rhex[1][0]~q\ & (\u2|bcd8_ist|rhex[1][2]~q\ $ (\u2|bcd8_ist|rhex[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[1][1]~q\,
	datab => \u2|bcd8_ist|rhex[1][2]~q\,
	datac => \u2|bcd8_ist|rhex[1][0]~q\,
	datad => \u2|bcd8_ist|rhex[1][3]~q\,
	combout => \u2|bcd8_ist|WideOr27~0_combout\);

-- Location: FF_X12_Y14_N15
\u2|bcd8_ist|rhexb[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|WideOr27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexb\(5));

-- Location: LCCOMB_X14_Y11_N20
\u2|bcd8_ist|addbcd4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~0_combout\ = (\u2|bcd8_ist|Add3~6_combout\ & (((!\u2|bcd8_ist|Add3~4_combout\ & !\u2|bcd8_ist|Add3~2_combout\)))) # (!\u2|bcd8_ist|Add3~6_combout\ & (\u2|bcd8_ist|Add3~4_combout\ & ((\u2|bcd8_ist|Add3~0_combout\) # 
-- (\u2|bcd8_ist|Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add3~6_combout\,
	datab => \u2|bcd8_ist|Add3~0_combout\,
	datac => \u2|bcd8_ist|Add3~4_combout\,
	datad => \u2|bcd8_ist|Add3~2_combout\,
	combout => \u2|bcd8_ist|addbcd4~0_combout\);

-- Location: LCCOMB_X14_Y11_N16
\u2|bcd8_ist|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add1~4_combout\ = ((\u2|bcd8_ist|rhexb\(3) $ (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a1\ $ (!\u2|bcd8_ist|Add1~3\)))) # (GND)
-- \u2|bcd8_ist|Add1~5\ = CARRY((\u2|bcd8_ist|rhexb\(3) & ((\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a1\) # (!\u2|bcd8_ist|Add1~3\))) # (!\u2|bcd8_ist|rhexb\(3) & (\u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & 
-- !\u2|bcd8_ist|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhexb\(3),
	datab => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add1~3\,
	combout => \u2|bcd8_ist|Add1~4_combout\,
	cout => \u2|bcd8_ist|Add1~5\);

-- Location: LCCOMB_X14_Y11_N18
\u2|bcd8_ist|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add1~6_combout\ = \u2|bcd8_ist|Add1~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd8_ist|Add1~5\,
	combout => \u2|bcd8_ist|Add1~6_combout\);

-- Location: LCCOMB_X14_Y11_N6
\u2|bcd8_ist|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add3~6_combout\ = (\u2|bcd8_ist|Add2~6_combout\ & (!\u2|bcd8_ist|Add3~5\)) # (!\u2|bcd8_ist|Add2~6_combout\ & ((\u2|bcd8_ist|Add3~5\) # (GND)))
-- \u2|bcd8_ist|Add3~7\ = CARRY((!\u2|bcd8_ist|Add3~5\) # (!\u2|bcd8_ist|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|Add2~6_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add3~5\,
	combout => \u2|bcd8_ist|Add3~6_combout\,
	cout => \u2|bcd8_ist|Add3~7\);

-- Location: LCCOMB_X14_Y11_N8
\u2|bcd8_ist|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add3~8_combout\ = \u2|bcd8_ist|Add2~8_combout\ $ (!\u2|bcd8_ist|Add3~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add2~8_combout\,
	cin => \u2|bcd8_ist|Add3~7\,
	combout => \u2|bcd8_ist|Add3~8_combout\);

-- Location: LCCOMB_X13_Y11_N30
\u2|bcd8_ist|addbcd4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~1_combout\ = (\u2|bcd8_ist|LessThan0~0_combout\) # ((\u2|bcd8_ist|addbcd4~0_combout\) # (\u2|bcd8_ist|Add3~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|LessThan0~0_combout\,
	datac => \u2|bcd8_ist|addbcd4~0_combout\,
	datad => \u2|bcd8_ist|Add3~8_combout\,
	combout => \u2|bcd8_ist|addbcd4~1_combout\);

-- Location: LCCOMB_X13_Y11_N28
\u2|bcd8_ist|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|LessThan1~0_combout\ = (\u2|bcd8_ist|Add3~6_combout\ & ((\u2|bcd8_ist|Add3~2_combout\) # (\u2|bcd8_ist|Add3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add3~2_combout\,
	datac => \u2|bcd8_ist|Add3~4_combout\,
	datad => \u2|bcd8_ist|Add3~6_combout\,
	combout => \u2|bcd8_ist|LessThan1~0_combout\);

-- Location: LCCOMB_X13_Y11_N10
\u2|bcd8_ist|addbcd4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~5_combout\ = (\u2|bcd8_ist|Add3~8_combout\) # ((\u2|bcd8_ist|LessThan0~0_combout\) # (\u2|bcd8_ist|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|Add3~8_combout\,
	datac => \u2|bcd8_ist|LessThan0~0_combout\,
	datad => \u2|bcd8_ist|LessThan1~0_combout\,
	combout => \u2|bcd8_ist|addbcd4~5_combout\);

-- Location: LCCOMB_X13_Y11_N12
\u2|bcd8_ist|addbcd4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~6_combout\ = (\u2|bcd8_ist|addbcd4~1_combout\ & ((\u2|bcd8_ist|addbcd4~5_combout\ & ((\u2|bcd8_ist|Add4~6_combout\))) # (!\u2|bcd8_ist|addbcd4~5_combout\ & (\u2|bcd8_ist|Add6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add6~6_combout\,
	datab => \u2|bcd8_ist|Add4~6_combout\,
	datac => \u2|bcd8_ist|addbcd4~1_combout\,
	datad => \u2|bcd8_ist|addbcd4~5_combout\,
	combout => \u2|bcd8_ist|addbcd4~6_combout\);

-- Location: LCCOMB_X12_Y11_N24
\u2|bcd8_ist|Add7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add7~2_combout\ = (\u2|bcd8_ist|addbcd4~4_combout\ & ((\u2|bcd8_ist|rhexb\(5) & (\u2|bcd8_ist|Add7~1\ & VCC)) # (!\u2|bcd8_ist|rhexb\(5) & (!\u2|bcd8_ist|Add7~1\)))) # (!\u2|bcd8_ist|addbcd4~4_combout\ & ((\u2|bcd8_ist|rhexb\(5) & 
-- (!\u2|bcd8_ist|Add7~1\)) # (!\u2|bcd8_ist|rhexb\(5) & ((\u2|bcd8_ist|Add7~1\) # (GND)))))
-- \u2|bcd8_ist|Add7~3\ = CARRY((\u2|bcd8_ist|addbcd4~4_combout\ & (!\u2|bcd8_ist|rhexb\(5) & !\u2|bcd8_ist|Add7~1\)) # (!\u2|bcd8_ist|addbcd4~4_combout\ & ((!\u2|bcd8_ist|Add7~1\) # (!\u2|bcd8_ist|rhexb\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|addbcd4~4_combout\,
	datab => \u2|bcd8_ist|rhexb\(5),
	datad => VCC,
	cin => \u2|bcd8_ist|Add7~1\,
	combout => \u2|bcd8_ist|Add7~2_combout\,
	cout => \u2|bcd8_ist|Add7~3\);

-- Location: LCCOMB_X12_Y11_N14
\u2|bcd8_ist|Add9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add9~4_combout\ = ((\u2|bcd8_ist|Add7~4_combout\ $ (\u2|bcd8_ist|Add8~4_combout\ $ (!\u2|bcd8_ist|Add9~3\)))) # (GND)
-- \u2|bcd8_ist|Add9~5\ = CARRY((\u2|bcd8_ist|Add7~4_combout\ & ((\u2|bcd8_ist|Add8~4_combout\) # (!\u2|bcd8_ist|Add9~3\))) # (!\u2|bcd8_ist|Add7~4_combout\ & (\u2|bcd8_ist|Add8~4_combout\ & !\u2|bcd8_ist|Add9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add7~4_combout\,
	datab => \u2|bcd8_ist|Add8~4_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add9~3\,
	combout => \u2|bcd8_ist|Add9~4_combout\,
	cout => \u2|bcd8_ist|Add9~5\);

-- Location: LCCOMB_X12_Y11_N16
\u2|bcd8_ist|Add9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add9~6_combout\ = (\u2|bcd8_ist|Add8~6_combout\ & ((\u2|bcd8_ist|Add7~6_combout\ & (\u2|bcd8_ist|Add9~5\ & VCC)) # (!\u2|bcd8_ist|Add7~6_combout\ & (!\u2|bcd8_ist|Add9~5\)))) # (!\u2|bcd8_ist|Add8~6_combout\ & ((\u2|bcd8_ist|Add7~6_combout\ & 
-- (!\u2|bcd8_ist|Add9~5\)) # (!\u2|bcd8_ist|Add7~6_combout\ & ((\u2|bcd8_ist|Add9~5\) # (GND)))))
-- \u2|bcd8_ist|Add9~7\ = CARRY((\u2|bcd8_ist|Add8~6_combout\ & (!\u2|bcd8_ist|Add7~6_combout\ & !\u2|bcd8_ist|Add9~5\)) # (!\u2|bcd8_ist|Add8~6_combout\ & ((!\u2|bcd8_ist|Add9~5\) # (!\u2|bcd8_ist|Add7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add8~6_combout\,
	datab => \u2|bcd8_ist|Add7~6_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add9~5\,
	combout => \u2|bcd8_ist|Add9~6_combout\,
	cout => \u2|bcd8_ist|Add9~7\);

-- Location: LCCOMB_X12_Y11_N18
\u2|bcd8_ist|Add9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add9~8_combout\ = ((\u2|bcd8_ist|Add7~8_combout\ $ (\u2|bcd8_ist|Add8~8_combout\ $ (!\u2|bcd8_ist|Add9~7\)))) # (GND)
-- \u2|bcd8_ist|Add9~9\ = CARRY((\u2|bcd8_ist|Add7~8_combout\ & ((\u2|bcd8_ist|Add8~8_combout\) # (!\u2|bcd8_ist|Add9~7\))) # (!\u2|bcd8_ist|Add7~8_combout\ & (\u2|bcd8_ist|Add8~8_combout\ & !\u2|bcd8_ist|Add9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add7~8_combout\,
	datab => \u2|bcd8_ist|Add8~8_combout\,
	datad => VCC,
	cin => \u2|bcd8_ist|Add9~7\,
	combout => \u2|bcd8_ist|Add9~8_combout\,
	cout => \u2|bcd8_ist|Add9~9\);

-- Location: LCCOMB_X12_Y11_N20
\u2|bcd8_ist|Add9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add9~10_combout\ = \u2|bcd8_ist|Add9~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd8_ist|Add9~9\,
	combout => \u2|bcd8_ist|Add9~10_combout\);

-- Location: LCCOMB_X13_Y13_N6
\u2|bcd8_ist|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|LessThan4~0_combout\ = (\u2|bcd8_ist|Add9~8_combout\ & ((\u2|bcd8_ist|Add9~4_combout\) # (\u2|bcd8_ist|Add9~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add9~8_combout\,
	datac => \u2|bcd8_ist|Add9~4_combout\,
	datad => \u2|bcd8_ist|Add9~6_combout\,
	combout => \u2|bcd8_ist|LessThan4~0_combout\);

-- Location: LCCOMB_X12_Y13_N26
\u2|bcd8_ist|addbcd4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~24_combout\ = (\u2|bcd8_ist|LessThan3~0_combout\) # ((\u2|bcd8_ist|Add9~10_combout\) # (\u2|bcd8_ist|LessThan4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|LessThan3~0_combout\,
	datac => \u2|bcd8_ist|Add9~10_combout\,
	datad => \u2|bcd8_ist|LessThan4~0_combout\,
	combout => \u2|bcd8_ist|addbcd4~24_combout\);

-- Location: LCCOMB_X12_Y11_N4
\u2|bcd8_ist|addbcd4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~7_combout\ = (\u2|bcd8_ist|Add9~8_combout\ & (((!\u2|bcd8_ist|Add9~4_combout\ & !\u2|bcd8_ist|Add9~6_combout\)))) # (!\u2|bcd8_ist|Add9~8_combout\ & (\u2|bcd8_ist|Add9~6_combout\ & ((\u2|bcd8_ist|Add9~2_combout\) # 
-- (\u2|bcd8_ist|Add9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add9~2_combout\,
	datab => \u2|bcd8_ist|Add9~8_combout\,
	datac => \u2|bcd8_ist|Add9~4_combout\,
	datad => \u2|bcd8_ist|Add9~6_combout\,
	combout => \u2|bcd8_ist|addbcd4~7_combout\);

-- Location: LCCOMB_X12_Y13_N12
\u2|bcd8_ist|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|LessThan3~0_combout\ = (\u2|bcd8_ist|Add9~2_combout\ & (\u2|bcd8_ist|Add9~4_combout\ & (\u2|bcd8_ist|Add9~8_combout\ & \u2|bcd8_ist|Add9~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add9~2_combout\,
	datab => \u2|bcd8_ist|Add9~4_combout\,
	datac => \u2|bcd8_ist|Add9~8_combout\,
	datad => \u2|bcd8_ist|Add9~6_combout\,
	combout => \u2|bcd8_ist|LessThan3~0_combout\);

-- Location: LCCOMB_X13_Y13_N28
\u2|bcd8_ist|addbcd4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~8_combout\ = (\u2|bcd8_ist|Add9~10_combout\) # ((\u2|bcd8_ist|addbcd4~7_combout\) # (\u2|bcd8_ist|LessThan3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add9~10_combout\,
	datab => \u2|bcd8_ist|addbcd4~7_combout\,
	datad => \u2|bcd8_ist|LessThan3~0_combout\,
	combout => \u2|bcd8_ist|addbcd4~8_combout\);

-- Location: LCCOMB_X12_Y13_N14
\u2|bcd8_ist|addbcd4~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~39_combout\ = (\u2|bcd8_ist|addbcd4~8_combout\ & ((\u2|bcd8_ist|addbcd4~24_combout\ & (\u2|bcd8_ist|Add10~2_combout\)) # (!\u2|bcd8_ist|addbcd4~24_combout\ & ((\u2|bcd8_ist|Add12~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|addbcd4~8_combout\,
	datab => \u2|bcd8_ist|Add10~2_combout\,
	datac => \u2|bcd8_ist|addbcd4~24_combout\,
	datad => \u2|bcd8_ist|Add12~2_combout\,
	combout => \u2|bcd8_ist|addbcd4~39_combout\);

-- Location: LCCOMB_X11_Y13_N2
\u2|bcd8_ist|addbcd4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~40_combout\ = (\u2|bcd8_ist|addbcd4~39_combout\) # ((!\u2|bcd8_ist|addbcd4~8_combout\ & (\u2|bcd8_ist|Add9~4_combout\ $ (\u2|bcd8_ist|addbcd4~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add9~4_combout\,
	datab => \u2|bcd8_ist|addbcd4~24_combout\,
	datac => \u2|bcd8_ist|addbcd4~8_combout\,
	datad => \u2|bcd8_ist|addbcd4~39_combout\,
	combout => \u2|bcd8_ist|addbcd4~40_combout\);

-- Location: FF_X11_Y13_N3
\u2|bcd8_ist|resb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|addbcd4~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|resb\(2));

-- Location: LCCOMB_X11_Y13_N16
\u3|uart_ad[107][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[107][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[107][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd8_ist|resb\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[107][2]~combout\,
	datac => \u2|bcd8_ist|resb\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[107][2]~combout\);

-- Location: LCCOMB_X30_Y8_N30
\u2|bcd6_ist|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|LessThan4~0_combout\ = (\u2|bcd6_ist|Add9~8_combout\ & ((\u2|bcd6_ist|Add9~4_combout\) # (\u2|bcd6_ist|Add9~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add9~4_combout\,
	datac => \u2|bcd6_ist|Add9~8_combout\,
	datad => \u2|bcd6_ist|Add9~6_combout\,
	combout => \u2|bcd6_ist|LessThan4~0_combout\);

-- Location: LCCOMB_X28_Y8_N24
\u2|bcd6_ist|addbcd4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~25_combout\ = (\u2|bcd6_ist|Add9~10_combout\) # ((\u2|bcd6_ist|LessThan4~0_combout\) # (\u2|bcd6_ist|LessThan3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add9~10_combout\,
	datac => \u2|bcd6_ist|LessThan4~0_combout\,
	datad => \u2|bcd6_ist|LessThan3~0_combout\,
	combout => \u2|bcd6_ist|addbcd4~25_combout\);

-- Location: LCCOMB_X30_Y8_N28
\u2|bcd6_ist|Add9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|Add9~10_combout\ = \u2|bcd6_ist|Add9~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd6_ist|Add9~9\,
	combout => \u2|bcd6_ist|Add9~10_combout\);

-- Location: LCCOMB_X29_Y8_N10
\u2|bcd6_ist|addbcd4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~8_combout\ = (\u2|bcd6_ist|Add9~10_combout\) # ((\u2|bcd6_ist|LessThan3~0_combout\) # (\u2|bcd6_ist|addbcd4~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|Add9~10_combout\,
	datac => \u2|bcd6_ist|LessThan3~0_combout\,
	datad => \u2|bcd6_ist|addbcd4~7_combout\,
	combout => \u2|bcd6_ist|addbcd4~8_combout\);

-- Location: LCCOMB_X28_Y8_N0
\u2|bcd6_ist|addbcd4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~38_combout\ = (\u2|bcd6_ist|addbcd4~8_combout\ & ((\u2|bcd6_ist|addbcd4~25_combout\ & ((\u2|bcd6_ist|Add10~2_combout\))) # (!\u2|bcd6_ist|addbcd4~25_combout\ & (\u2|bcd6_ist|Add12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add12~2_combout\,
	datab => \u2|bcd6_ist|addbcd4~8_combout\,
	datac => \u2|bcd6_ist|Add10~2_combout\,
	datad => \u2|bcd6_ist|addbcd4~25_combout\,
	combout => \u2|bcd6_ist|addbcd4~38_combout\);

-- Location: LCCOMB_X26_Y9_N18
\u2|bcd6_ist|addbcd4~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~39_combout\ = (\u2|bcd6_ist|addbcd4~38_combout\) # ((!\u2|bcd6_ist|addbcd4~8_combout\ & (\u2|bcd6_ist|Add9~4_combout\ $ (\u2|bcd6_ist|addbcd4~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add9~4_combout\,
	datab => \u2|bcd6_ist|addbcd4~25_combout\,
	datac => \u2|bcd6_ist|addbcd4~38_combout\,
	datad => \u2|bcd6_ist|addbcd4~8_combout\,
	combout => \u2|bcd6_ist|addbcd4~39_combout\);

-- Location: FF_X26_Y9_N19
\u2|bcd6_ist|resb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|addbcd4~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|resb\(2));

-- Location: LCCOMB_X26_Y9_N0
\u3|uart_ad[79][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[79][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[79][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd6_ist|resb\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[79][2]~combout\,
	datac => \u2|bcd6_ist|resb\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[79][2]~combout\);

-- Location: LCCOMB_X23_Y9_N4
\u3|txdata[2]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[2]~129_combout\ = (\u3|k\(2) & ((\u3|k\(1)) # ((\u3|k\(4)) # (\u3|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(1),
	datab => \u3|k\(4),
	datac => \u3|k\(5),
	datad => \u3|k\(2),
	combout => \u3|txdata[2]~129_combout\);

-- Location: LCCOMB_X26_Y9_N24
\u2|bcd6_ist|addbcd4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|addbcd4~40_combout\ = (\u2|bcd6_ist|Add20~4_combout\ & (!\u2|bcd6_ist|Add20~8_combout\ & ((\u2|bcd6_ist|Add20~2_combout\) # (!\u2|bcd6_ist|Add20~6_combout\)))) # (!\u2|bcd6_ist|Add20~4_combout\ & (\u2|bcd6_ist|Add20~8_combout\ & 
-- ((\u2|bcd6_ist|Add20~6_combout\) # (!\u2|bcd6_ist|Add20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|Add20~2_combout\,
	datab => \u2|bcd6_ist|Add20~6_combout\,
	datac => \u2|bcd6_ist|Add20~4_combout\,
	datad => \u2|bcd6_ist|Add20~8_combout\,
	combout => \u2|bcd6_ist|addbcd4~40_combout\);

-- Location: FF_X26_Y9_N25
\u2|bcd6_ist|resd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|addbcd4~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|resd\(2));

-- Location: LCCOMB_X26_Y9_N10
\u3|uart_ad[77][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[77][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[77][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd6_ist|resd\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[77][2]~combout\,
	datac => \u2|bcd6_ist|resd\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[77][2]~combout\);

-- Location: LCCOMB_X26_Y9_N4
\u3|txdata~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~130_combout\ = (\u3|txdata[2]~128_combout\ & (((\u3|txdata[2]~129_combout\)))) # (!\u3|txdata[2]~128_combout\ & ((\u3|txdata[2]~129_combout\ & (\u3|uart_ad[79][2]~combout\)) # (!\u3|txdata[2]~129_combout\ & ((\u3|uart_ad[77][2]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~128_combout\,
	datab => \u3|uart_ad[79][2]~combout\,
	datac => \u3|txdata[2]~129_combout\,
	datad => \u3|uart_ad[77][2]~combout\,
	combout => \u3|txdata~130_combout\);

-- Location: LCCOMB_X19_Y15_N22
\u2|bcd7_ist|addbcd4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~26_combout\ = (\u2|bcd7_ist|LessThan3~0_combout\) # ((\u2|bcd7_ist|LessThan4~0_combout\) # (\u2|bcd7_ist|Add9~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|LessThan3~0_combout\,
	datac => \u2|bcd7_ist|LessThan4~0_combout\,
	datad => \u2|bcd7_ist|Add9~10_combout\,
	combout => \u2|bcd7_ist|addbcd4~26_combout\);

-- Location: LCCOMB_X19_Y15_N14
\u2|bcd7_ist|addbcd4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~40_combout\ = (\u2|bcd7_ist|addbcd4~39_combout\) # ((!\u2|bcd7_ist|addbcd4~8_combout\ & (\u2|bcd7_ist|addbcd4~26_combout\ $ (\u2|bcd7_ist|Add9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|addbcd4~39_combout\,
	datab => \u2|bcd7_ist|addbcd4~8_combout\,
	datac => \u2|bcd7_ist|addbcd4~26_combout\,
	datad => \u2|bcd7_ist|Add9~4_combout\,
	combout => \u2|bcd7_ist|addbcd4~40_combout\);

-- Location: FF_X19_Y15_N15
\u2|bcd7_ist|resb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|addbcd4~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|resb\(2));

-- Location: LCCOMB_X19_Y15_N10
\u3|uart_ad[93][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[93][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[93][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd7_ist|resb\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[93][2]~combout\,
	datac => \u2|bcd7_ist|resb\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[93][2]~combout\);

-- Location: LCCOMB_X26_Y9_N22
\u3|txdata~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~131_combout\ = (\u3|k\(5) & ((!\u3|k\(1)))) # (!\u3|k\(5) & ((\u3|uart_ad[93][2]~combout\) # (\u3|k\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(5),
	datac => \u3|uart_ad[93][2]~combout\,
	datad => \u3|k\(1),
	combout => \u3|txdata~131_combout\);

-- Location: LCCOMB_X17_Y14_N24
\u2|bcd7_ist|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|WideOr0~0_combout\ = (\u2|bcd7_ist|rhex[3][3]~q\ & ((\u2|bcd7_ist|rhex[3][2]~q\) # (\u2|bcd7_ist|rhex[3][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|rhex[3][3]~q\,
	datac => \u2|bcd7_ist|rhex[3][2]~q\,
	datad => \u2|bcd7_ist|rhex[3][1]~q\,
	combout => \u2|bcd7_ist|WideOr0~0_combout\);

-- Location: FF_X17_Y14_N25
\u2|bcd7_ist|rhexd[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rhexd\(18));

-- Location: FF_X22_Y16_N21
\u2|bcd7_ist|rese[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|rese[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rese\(2));

-- Location: LCCOMB_X22_Y16_N2
\u3|uart_ad[89][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[89][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[89][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd7_ist|rese\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[89][2]~combout\,
	datac => \u2|bcd7_ist|rese\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[89][2]~combout\);

-- Location: LCCOMB_X21_Y16_N18
\u2|bcd7_ist|addbcd4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd7_ist|addbcd4~38_combout\ = (\u2|bcd7_ist|Add20~4_combout\ & (!\u2|bcd7_ist|Add20~8_combout\ & ((\u2|bcd7_ist|Add20~2_combout\) # (!\u2|bcd7_ist|Add20~6_combout\)))) # (!\u2|bcd7_ist|Add20~4_combout\ & (\u2|bcd7_ist|Add20~8_combout\ & 
-- ((\u2|bcd7_ist|Add20~6_combout\) # (!\u2|bcd7_ist|Add20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd7_ist|Add20~4_combout\,
	datab => \u2|bcd7_ist|Add20~2_combout\,
	datac => \u2|bcd7_ist|Add20~8_combout\,
	datad => \u2|bcd7_ist|Add20~6_combout\,
	combout => \u2|bcd7_ist|addbcd4~38_combout\);

-- Location: FF_X21_Y16_N19
\u2|bcd7_ist|resd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|addbcd4~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|resd\(2));

-- Location: LCCOMB_X21_Y16_N30
\u3|uart_ad[91][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[91][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[91][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd7_ist|resd\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[91][2]~combout\,
	datac => \u2|bcd7_ist|resd\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[91][2]~combout\);

-- Location: LCCOMB_X17_Y12_N20
\u2|bcd8_ist|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr2~0_combout\ = (\u2|bcd8_ist|rhex[3][3]~q\ & (!\u2|bcd8_ist|rhex[3][0]~q\ & (\u2|bcd8_ist|rhex[3][2]~q\ & !\u2|bcd8_ist|rhex[3][1]~q\))) # (!\u2|bcd8_ist|rhex[3][3]~q\ & (\u2|bcd8_ist|rhex[3][1]~q\ & (\u2|bcd8_ist|rhex[3][0]~q\ $ 
-- (!\u2|bcd8_ist|rhex[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[3][0]~q\,
	datab => \u2|bcd8_ist|rhex[3][2]~q\,
	datac => \u2|bcd8_ist|rhex[3][3]~q\,
	datad => \u2|bcd8_ist|rhex[3][1]~q\,
	combout => \u2|bcd8_ist|WideOr2~0_combout\);

-- Location: FF_X17_Y12_N21
\u2|bcd8_ist|rhexd[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexd\(15));

-- Location: LCCOMB_X17_Y12_N4
\u2|bcd8_ist|WideOr13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr13~0_combout\ = (\u2|bcd8_ist|rhex[3][0]~q\ & (!\u2|bcd8_ist|rhex[3][2]~q\ & ((\u2|bcd8_ist|rhex[3][3]~q\) # (!\u2|bcd8_ist|rhex[3][1]~q\)))) # (!\u2|bcd8_ist|rhex[3][0]~q\ & (\u2|bcd8_ist|rhex[3][2]~q\ & ((\u2|bcd8_ist|rhex[3][1]~q\) # 
-- (!\u2|bcd8_ist|rhex[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[3][0]~q\,
	datab => \u2|bcd8_ist|rhex[3][1]~q\,
	datac => \u2|bcd8_ist|rhex[3][3]~q\,
	datad => \u2|bcd8_ist|rhex[3][2]~q\,
	combout => \u2|bcd8_ist|WideOr13~0_combout\);

-- Location: FF_X14_Y11_N19
\u2|bcd8_ist|rhexd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd8_ist|WideOr13~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexd\(2));

-- Location: LCCOMB_X17_Y12_N28
\u2|bcd8_ist|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr3~0_combout\ = (\u2|bcd8_ist|rhex[3][1]~q\ & ((\u2|bcd8_ist|rhex[3][0]~q\ & (!\u2|bcd8_ist|rhex[3][3]~q\ & !\u2|bcd8_ist|rhex[3][2]~q\)) # (!\u2|bcd8_ist|rhex[3][0]~q\ & (\u2|bcd8_ist|rhex[3][3]~q\ & \u2|bcd8_ist|rhex[3][2]~q\)))) # 
-- (!\u2|bcd8_ist|rhex[3][1]~q\ & (\u2|bcd8_ist|rhex[3][3]~q\ $ (((!\u2|bcd8_ist|rhex[3][0]~q\ & \u2|bcd8_ist|rhex[3][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[3][0]~q\,
	datab => \u2|bcd8_ist|rhex[3][1]~q\,
	datac => \u2|bcd8_ist|rhex[3][3]~q\,
	datad => \u2|bcd8_ist|rhex[3][2]~q\,
	combout => \u2|bcd8_ist|WideOr3~0_combout\);

-- Location: FF_X17_Y12_N29
\u2|bcd8_ist|rhexd[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexd\(13));

-- Location: LCCOMB_X17_Y12_N26
\u2|bcd8_ist|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|WideOr4~0_combout\ = (\u2|bcd8_ist|rhex[3][3]~q\ & ((\u2|bcd8_ist|rhex[3][2]~q\) # ((\u2|bcd8_ist|rhex[3][0]~q\ & \u2|bcd8_ist|rhex[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|rhex[3][0]~q\,
	datab => \u2|bcd8_ist|rhex[3][1]~q\,
	datac => \u2|bcd8_ist|rhex[3][3]~q\,
	datad => \u2|bcd8_ist|rhex[3][2]~q\,
	combout => \u2|bcd8_ist|WideOr4~0_combout\);

-- Location: FF_X17_Y12_N27
\u2|bcd8_ist|rhexd[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rhexd\(12));

-- Location: LCCOMB_X21_Y13_N14
\u2|bcd8_ist|Add20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add20~0_combout\ = (\u2|bcd8_ist|Add19~2_combout\ & (\u2|bcd8_ist|rhexd\(12) $ (VCC))) # (!\u2|bcd8_ist|Add19~2_combout\ & (\u2|bcd8_ist|rhexd\(12) & VCC))
-- \u2|bcd8_ist|Add20~1\ = CARRY((\u2|bcd8_ist|Add19~2_combout\ & \u2|bcd8_ist|rhexd\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add19~2_combout\,
	datab => \u2|bcd8_ist|rhexd\(12),
	datad => VCC,
	combout => \u2|bcd8_ist|Add20~0_combout\,
	cout => \u2|bcd8_ist|Add20~1\);

-- Location: LCCOMB_X21_Y13_N16
\u2|bcd8_ist|Add20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add20~2_combout\ = (\u2|bcd8_ist|Add19~1_combout\ & ((\u2|bcd8_ist|rhexd\(13) & (\u2|bcd8_ist|Add20~1\ & VCC)) # (!\u2|bcd8_ist|rhexd\(13) & (!\u2|bcd8_ist|Add20~1\)))) # (!\u2|bcd8_ist|Add19~1_combout\ & ((\u2|bcd8_ist|rhexd\(13) & 
-- (!\u2|bcd8_ist|Add20~1\)) # (!\u2|bcd8_ist|rhexd\(13) & ((\u2|bcd8_ist|Add20~1\) # (GND)))))
-- \u2|bcd8_ist|Add20~3\ = CARRY((\u2|bcd8_ist|Add19~1_combout\ & (!\u2|bcd8_ist|rhexd\(13) & !\u2|bcd8_ist|Add20~1\)) # (!\u2|bcd8_ist|Add19~1_combout\ & ((!\u2|bcd8_ist|Add20~1\) # (!\u2|bcd8_ist|rhexd\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add19~1_combout\,
	datab => \u2|bcd8_ist|rhexd\(13),
	datad => VCC,
	cin => \u2|bcd8_ist|Add20~1\,
	combout => \u2|bcd8_ist|Add20~2_combout\,
	cout => \u2|bcd8_ist|Add20~3\);

-- Location: LCCOMB_X21_Y13_N18
\u2|bcd8_ist|Add20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add20~4_combout\ = ((\u2|bcd8_ist|Add19~0_combout\ $ (\u2|bcd8_ist|rhexd\(2) $ (!\u2|bcd8_ist|Add20~3\)))) # (GND)
-- \u2|bcd8_ist|Add20~5\ = CARRY((\u2|bcd8_ist|Add19~0_combout\ & ((\u2|bcd8_ist|rhexd\(2)) # (!\u2|bcd8_ist|Add20~3\))) # (!\u2|bcd8_ist|Add19~0_combout\ & (\u2|bcd8_ist|rhexd\(2) & !\u2|bcd8_ist|Add20~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add19~0_combout\,
	datab => \u2|bcd8_ist|rhexd\(2),
	datad => VCC,
	cin => \u2|bcd8_ist|Add20~3\,
	combout => \u2|bcd8_ist|Add20~4_combout\,
	cout => \u2|bcd8_ist|Add20~5\);

-- Location: LCCOMB_X21_Y13_N20
\u2|bcd8_ist|Add20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add20~6_combout\ = (\u2|bcd8_ist|rhexd\(15) & (!\u2|bcd8_ist|Add20~5\)) # (!\u2|bcd8_ist|rhexd\(15) & ((\u2|bcd8_ist|Add20~5\) # (GND)))
-- \u2|bcd8_ist|Add20~7\ = CARRY((!\u2|bcd8_ist|Add20~5\) # (!\u2|bcd8_ist|rhexd\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|rhexd\(15),
	datad => VCC,
	cin => \u2|bcd8_ist|Add20~5\,
	combout => \u2|bcd8_ist|Add20~6_combout\,
	cout => \u2|bcd8_ist|Add20~7\);

-- Location: LCCOMB_X21_Y13_N22
\u2|bcd8_ist|Add20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|Add20~8_combout\ = !\u2|bcd8_ist|Add20~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|bcd8_ist|Add20~7\,
	combout => \u2|bcd8_ist|Add20~8_combout\);

-- Location: LCCOMB_X22_Y13_N12
\u2|bcd8_ist|addbcd4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~38_combout\ = (\u2|bcd8_ist|Add20~4_combout\ & (!\u2|bcd8_ist|Add20~8_combout\ & ((\u2|bcd8_ist|Add20~2_combout\) # (!\u2|bcd8_ist|Add20~6_combout\)))) # (!\u2|bcd8_ist|Add20~4_combout\ & (\u2|bcd8_ist|Add20~8_combout\ & 
-- ((\u2|bcd8_ist|Add20~6_combout\) # (!\u2|bcd8_ist|Add20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add20~2_combout\,
	datab => \u2|bcd8_ist|Add20~6_combout\,
	datac => \u2|bcd8_ist|Add20~4_combout\,
	datad => \u2|bcd8_ist|Add20~8_combout\,
	combout => \u2|bcd8_ist|addbcd4~38_combout\);

-- Location: FF_X22_Y13_N13
\u2|bcd8_ist|resd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|addbcd4~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|resd\(2));

-- Location: LCCOMB_X22_Y13_N20
\u3|uart_ad[105][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[105][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[105][2]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd8_ist|resd\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|resd\(2),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[105][2]~combout\,
	combout => \u3|uart_ad[105][2]~combout\);

-- Location: FF_X25_Y9_N25
\u2|bcd6_ist|rese[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|rese[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rese\(2));

-- Location: LCCOMB_X25_Y9_N14
\u3|uart_ad[75][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[75][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[75][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd6_ist|rese\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[75][2]~combout\,
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u2|bcd6_ist|rese\(2),
	combout => \u3|uart_ad[75][2]~combout\);

-- Location: LCCOMB_X22_Y13_N24
\u3|txdata~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~126_combout\ = (\u3|txdata[3]~40_combout\ & ((\u3|uart_ad[105][2]~combout\) # ((!\u3|txdata[3]~39_combout\)))) # (!\u3|txdata[3]~40_combout\ & (((\u3|txdata[3]~39_combout\ & \u3|uart_ad[75][2]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~40_combout\,
	datab => \u3|uart_ad[105][2]~combout\,
	datac => \u3|txdata[3]~39_combout\,
	datad => \u3|uart_ad[75][2]~combout\,
	combout => \u3|txdata~126_combout\);

-- Location: LCCOMB_X26_Y9_N20
\u3|txdata~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~127_combout\ = (\u3|txdata[3]~38_combout\ & ((\u3|txdata~126_combout\ & ((\u3|uart_ad[91][2]~combout\))) # (!\u3|txdata~126_combout\ & (\u3|uart_ad[89][2]~combout\)))) # (!\u3|txdata[3]~38_combout\ & (((\u3|txdata~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~38_combout\,
	datab => \u3|uart_ad[89][2]~combout\,
	datac => \u3|uart_ad[91][2]~combout\,
	datad => \u3|txdata~126_combout\,
	combout => \u3|txdata~127_combout\);

-- Location: LCCOMB_X26_Y9_N8
\u3|txdata~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~132_combout\ = (\u3|txdata[2]~128_combout\ & ((\u3|txdata~130_combout\ & (\u3|txdata~131_combout\)) # (!\u3|txdata~130_combout\ & ((\u3|txdata~127_combout\))))) # (!\u3|txdata[2]~128_combout\ & (\u3|txdata~130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~128_combout\,
	datab => \u3|txdata~130_combout\,
	datac => \u3|txdata~131_combout\,
	datad => \u3|txdata~127_combout\,
	combout => \u3|txdata~132_combout\);

-- Location: LCCOMB_X24_Y8_N20
\u2|bcd5_ist|addbcd4~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd5_ist|addbcd4~41_combout\ = (\u2|bcd5_ist|Add20~4_combout\ & (!\u2|bcd5_ist|Add20~8_combout\ & ((\u2|bcd5_ist|Add20~2_combout\) # (!\u2|bcd5_ist|Add20~6_combout\)))) # (!\u2|bcd5_ist|Add20~4_combout\ & (\u2|bcd5_ist|Add20~8_combout\ & 
-- ((\u2|bcd5_ist|Add20~6_combout\) # (!\u2|bcd5_ist|Add20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd5_ist|Add20~4_combout\,
	datab => \u2|bcd5_ist|Add20~2_combout\,
	datac => \u2|bcd5_ist|Add20~6_combout\,
	datad => \u2|bcd5_ist|Add20~8_combout\,
	combout => \u2|bcd5_ist|addbcd4~41_combout\);

-- Location: FF_X24_Y8_N21
\u2|bcd5_ist|resd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|addbcd4~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|resd\(2));

-- Location: LCCOMB_X24_Y8_N28
\u3|uart_ad[63][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[63][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[63][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd5_ist|resd\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[63][2]~combout\,
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u2|bcd5_ist|resd\(2),
	combout => \u3|uart_ad[63][2]~combout\);

-- Location: FF_X23_Y8_N25
\u2|bcd5_ist|rese[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|rese[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rese\(2));

-- Location: LCCOMB_X23_Y8_N0
\u3|uart_ad[61][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[61][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[61][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd5_ist|rese\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[61][2]~combout\,
	datac => \u2|bcd5_ist|rese\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[61][2]~combout\);

-- Location: FF_X23_Y10_N9
\u2|bcd4_ist|rese[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|rese[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rese\(2));

-- Location: LCCOMB_X24_Y8_N14
\u3|uart_ad[47][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[47][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[47][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd4_ist|rese\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[47][2]~combout\,
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u2|bcd4_ist|rese\(2),
	combout => \u3|uart_ad[47][2]~combout\);

-- Location: LCCOMB_X24_Y8_N22
\u3|txdata~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~135_combout\ = (\u3|k\(2) & (((\u3|uart_ad[47][2]~combout\ & \u3|k\(1))))) # (!\u3|k\(2) & (\u3|k\(4) $ (((\u3|k\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|k\(2),
	datac => \u3|uart_ad[47][2]~combout\,
	datad => \u3|k\(1),
	combout => \u3|txdata~135_combout\);

-- Location: LCCOMB_X25_Y10_N22
\u3|uart_ad[9][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[9][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[9][2]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd1_ist|resb\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|resb\(2),
	datac => \u3|uart_ad[9][2]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[9][2]~combout\);

-- Location: LCCOMB_X24_Y8_N10
\u3|txdata~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~137_combout\ = (\u3|k\(4) & (((!\u3|k\(1))))) # (!\u3|k\(4) & ((\u3|k\(1)) # ((!\u3|k\(2) & \u3|uart_ad[9][2]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|k\(2),
	datac => \u3|k\(1),
	datad => \u3|uart_ad[9][2]~combout\,
	combout => \u3|txdata~137_combout\);

-- Location: LCCOMB_X24_Y8_N16
\u3|txdata~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~138_combout\ = (\u3|txdata[2]~134_combout\ & (\u3|txdata[2]~136_combout\)) # (!\u3|txdata[2]~134_combout\ & ((\u3|txdata[2]~136_combout\ & (\u3|txdata~135_combout\)) # (!\u3|txdata[2]~136_combout\ & ((\u3|txdata~137_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~134_combout\,
	datab => \u3|txdata[2]~136_combout\,
	datac => \u3|txdata~135_combout\,
	datad => \u3|txdata~137_combout\,
	combout => \u3|txdata~138_combout\);

-- Location: LCCOMB_X24_Y8_N6
\u3|txdata~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~139_combout\ = (\u3|txdata[2]~134_combout\ & ((\u3|txdata~138_combout\ & (\u3|uart_ad[63][2]~combout\)) # (!\u3|txdata~138_combout\ & ((\u3|uart_ad[61][2]~combout\))))) # (!\u3|txdata[2]~134_combout\ & (((\u3|txdata~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~134_combout\,
	datab => \u3|uart_ad[63][2]~combout\,
	datac => \u3|uart_ad[61][2]~combout\,
	datad => \u3|txdata~138_combout\,
	combout => \u3|txdata~139_combout\);

-- Location: LCCOMB_X24_Y12_N6
\u2|bcd2_ist|addbcd4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~34_combout\ = (\u2|bcd2_ist|Add20~8_combout\ & (!\u2|bcd2_ist|Add20~4_combout\ & ((\u2|bcd2_ist|Add20~6_combout\) # (!\u2|bcd2_ist|Add20~2_combout\)))) # (!\u2|bcd2_ist|Add20~8_combout\ & (\u2|bcd2_ist|Add20~4_combout\ & 
-- ((\u2|bcd2_ist|Add20~2_combout\) # (!\u2|bcd2_ist|Add20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add20~2_combout\,
	datab => \u2|bcd2_ist|Add20~8_combout\,
	datac => \u2|bcd2_ist|Add20~6_combout\,
	datad => \u2|bcd2_ist|Add20~4_combout\,
	combout => \u2|bcd2_ist|addbcd4~34_combout\);

-- Location: FF_X24_Y12_N7
\u2|bcd2_ist|resd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|addbcd4~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|resd\(2));

-- Location: LCCOMB_X24_Y12_N12
\u3|uart_ad[21][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[21][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[21][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd2_ist|resd\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[21][2]~combout\,
	datac => \u2|bcd2_ist|resd\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[21][2]~combout\);

-- Location: LCCOMB_X28_Y13_N10
\u2|bcd2_ist|addbcd4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~24_combout\ = (\u2|bcd2_ist|Add9~10_combout\) # ((\u2|bcd2_ist|LessThan3~0_combout\) # (\u2|bcd2_ist|LessThan4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add9~10_combout\,
	datab => \u2|bcd2_ist|LessThan3~0_combout\,
	datac => \u2|bcd2_ist|LessThan4~0_combout\,
	combout => \u2|bcd2_ist|addbcd4~24_combout\);

-- Location: LCCOMB_X29_Y13_N24
\u2|bcd2_ist|addbcd4~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~35_combout\ = (\u2|bcd2_ist|addbcd4~8_combout\ & ((\u2|bcd2_ist|addbcd4~24_combout\ & (\u2|bcd2_ist|Add10~2_combout\)) # (!\u2|bcd2_ist|addbcd4~24_combout\ & ((\u2|bcd2_ist|Add12~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add10~2_combout\,
	datab => \u2|bcd2_ist|Add12~2_combout\,
	datac => \u2|bcd2_ist|addbcd4~8_combout\,
	datad => \u2|bcd2_ist|addbcd4~24_combout\,
	combout => \u2|bcd2_ist|addbcd4~35_combout\);

-- Location: LCCOMB_X29_Y13_N18
\u2|bcd2_ist|addbcd4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd2_ist|addbcd4~36_combout\ = (\u2|bcd2_ist|addbcd4~35_combout\) # ((!\u2|bcd2_ist|addbcd4~8_combout\ & (\u2|bcd2_ist|Add9~4_combout\ $ (\u2|bcd2_ist|addbcd4~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd2_ist|Add9~4_combout\,
	datab => \u2|bcd2_ist|addbcd4~35_combout\,
	datac => \u2|bcd2_ist|addbcd4~8_combout\,
	datad => \u2|bcd2_ist|addbcd4~24_combout\,
	combout => \u2|bcd2_ist|addbcd4~36_combout\);

-- Location: FF_X29_Y13_N19
\u2|bcd2_ist|resb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|addbcd4~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|resb\(2));

-- Location: LCCOMB_X29_Y13_N0
\u3|uart_ad[23][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[23][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[23][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd2_ist|resb\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[23][2]~combout\,
	datac => \u2|bcd2_ist|resb\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[23][2]~combout\);

-- Location: LCCOMB_X26_Y10_N12
\u2|bcd1_ist|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd1_ist|WideOr0~0_combout\ = (\u2|bcd1_ist|rhex[3][3]~q\ & ((\u2|bcd1_ist|rhex[3][1]~q\) # (\u2|bcd1_ist|rhex[3][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd1_ist|rhex[3][3]~q\,
	datab => \u2|bcd1_ist|rhex[3][1]~q\,
	datad => \u2|bcd1_ist|rhex[3][2]~q\,
	combout => \u2|bcd1_ist|WideOr0~0_combout\);

-- Location: FF_X26_Y10_N13
\u2|bcd1_ist|rhexd[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rhexd\(18));

-- Location: FF_X22_Y14_N13
\u2|bcd1_ist|rese[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|rese[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rese\(2));

-- Location: LCCOMB_X22_Y14_N6
\u3|uart_ad[5][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[5][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[5][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd1_ist|rese\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[5][2]~combout\,
	datac => \u2|bcd1_ist|rese\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[5][2]~combout\);

-- Location: LCCOMB_X23_Y14_N24
\u3|txdata~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~142_combout\ = (\u3|k\(4) & (((\u3|k\(1))))) # (!\u3|k\(4) & ((\u3|k\(1) & (\u3|uart_ad[7][2]~combout\)) # (!\u3|k\(1) & ((\u3|uart_ad[5][2]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[7][2]~combout\,
	datab => \u3|uart_ad[5][2]~combout\,
	datac => \u3|k\(4),
	datad => \u3|k\(1),
	combout => \u3|txdata~142_combout\);

-- Location: LCCOMB_X23_Y14_N30
\u3|txdata~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~143_combout\ = (\u3|k\(4) & ((\u3|txdata~142_combout\ & ((\u3|uart_ad[23][2]~combout\))) # (!\u3|txdata~142_combout\ & (\u3|uart_ad[21][2]~combout\)))) # (!\u3|k\(4) & (((\u3|txdata~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|uart_ad[21][2]~combout\,
	datac => \u3|uart_ad[23][2]~combout\,
	datad => \u3|txdata~142_combout\,
	combout => \u3|txdata~143_combout\);

-- Location: LCCOMB_X18_Y6_N18
\u2|bcd4_ist|addbcd4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~26_combout\ = (\u2|bcd4_ist|LessThan4~0_combout\) # ((\u2|bcd4_ist|Add9~10_combout\) # (\u2|bcd4_ist|LessThan3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|LessThan4~0_combout\,
	datab => \u2|bcd4_ist|Add9~10_combout\,
	datac => \u2|bcd4_ist|LessThan3~0_combout\,
	combout => \u2|bcd4_ist|addbcd4~26_combout\);

-- Location: LCCOMB_X24_Y9_N8
\u2|bcd4_ist|addbcd4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~36_combout\ = (\u2|bcd4_ist|addbcd4~35_combout\) # ((!\u2|bcd4_ist|addbcd4~8_combout\ & (\u2|bcd4_ist|Add9~4_combout\ $ (\u2|bcd4_ist|addbcd4~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|addbcd4~35_combout\,
	datab => \u2|bcd4_ist|addbcd4~8_combout\,
	datac => \u2|bcd4_ist|Add9~4_combout\,
	datad => \u2|bcd4_ist|addbcd4~26_combout\,
	combout => \u2|bcd4_ist|addbcd4~36_combout\);

-- Location: FF_X24_Y9_N9
\u2|bcd4_ist|resb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|addbcd4~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|resb\(2));

-- Location: LCCOMB_X24_Y9_N0
\u3|uart_ad[51][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[51][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[51][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd4_ist|resb\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[51][2]~combout\,
	datac => \u2|bcd4_ist|resb\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[51][2]~combout\);

-- Location: LCCOMB_X24_Y9_N26
\u2|bcd4_ist|addbcd4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd4_ist|addbcd4~34_combout\ = (\u2|bcd4_ist|Add20~8_combout\ & (!\u2|bcd4_ist|Add20~4_combout\ & ((\u2|bcd4_ist|Add20~6_combout\) # (!\u2|bcd4_ist|Add20~2_combout\)))) # (!\u2|bcd4_ist|Add20~8_combout\ & (\u2|bcd4_ist|Add20~4_combout\ & 
-- ((\u2|bcd4_ist|Add20~2_combout\) # (!\u2|bcd4_ist|Add20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd4_ist|Add20~2_combout\,
	datab => \u2|bcd4_ist|Add20~8_combout\,
	datac => \u2|bcd4_ist|Add20~4_combout\,
	datad => \u2|bcd4_ist|Add20~6_combout\,
	combout => \u2|bcd4_ist|addbcd4~34_combout\);

-- Location: FF_X24_Y9_N27
\u2|bcd4_ist|resd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|addbcd4~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|resd\(2));

-- Location: LCCOMB_X24_Y9_N4
\u3|uart_ad[49][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[49][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[49][2]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd4_ist|resd\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|resd\(2),
	datac => \u3|uart_ad[49][2]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[49][2]~combout\);

-- Location: LCCOMB_X16_Y9_N18
\u2|bcd3_ist|addbcd4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|addbcd4~34_combout\ = (\u2|bcd3_ist|Add20~8_combout\ & (!\u2|bcd3_ist|Add20~4_combout\ & ((\u2|bcd3_ist|Add20~6_combout\) # (!\u2|bcd3_ist|Add20~2_combout\)))) # (!\u2|bcd3_ist|Add20~8_combout\ & (\u2|bcd3_ist|Add20~4_combout\ & 
-- ((\u2|bcd3_ist|Add20~2_combout\) # (!\u2|bcd3_ist|Add20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|Add20~6_combout\,
	datab => \u2|bcd3_ist|Add20~8_combout\,
	datac => \u2|bcd3_ist|Add20~2_combout\,
	datad => \u2|bcd3_ist|Add20~4_combout\,
	combout => \u2|bcd3_ist|addbcd4~34_combout\);

-- Location: FF_X16_Y9_N19
\u2|bcd3_ist|resd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|addbcd4~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|resd\(2));

-- Location: LCCOMB_X16_Y9_N2
\u3|uart_ad[35][2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[35][2]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[35][2]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd3_ist|resd\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[35][2]~combout\,
	datac => \u2|bcd3_ist|resd\(2),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[35][2]~combout\);

-- Location: LCCOMB_X24_Y9_N20
\u3|txdata~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~144_combout\ = (\u3|k\(1) & (((\u3|k\(4)) # (\u3|uart_ad[35][2]~combout\)))) # (!\u3|k\(1) & (\u3|uart_ad[33][2]~combout\ & (!\u3|k\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[33][2]~combout\,
	datab => \u3|k\(1),
	datac => \u3|k\(4),
	datad => \u3|uart_ad[35][2]~combout\,
	combout => \u3|txdata~144_combout\);

-- Location: LCCOMB_X24_Y9_N10
\u3|txdata~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~145_combout\ = (\u3|k\(4) & ((\u3|txdata~144_combout\ & (\u3|uart_ad[51][2]~combout\)) # (!\u3|txdata~144_combout\ & ((\u3|uart_ad[49][2]~combout\))))) # (!\u3|k\(4) & (((\u3|txdata~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|uart_ad[51][2]~combout\,
	datac => \u3|uart_ad[49][2]~combout\,
	datad => \u3|txdata~144_combout\,
	combout => \u3|txdata~145_combout\);

-- Location: LCCOMB_X24_Y9_N24
\u3|txdata~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~147_combout\ = (\u3|k\(5) & (((\u3|k\(2)) # (\u3|txdata~145_combout\)))) # (!\u3|k\(5) & (\u3|txdata~146_combout\ & (!\u3|k\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata~146_combout\,
	datab => \u3|k\(5),
	datac => \u3|k\(2),
	datad => \u3|txdata~145_combout\,
	combout => \u3|txdata~147_combout\);

-- Location: LCCOMB_X24_Y9_N28
\u3|txdata~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~149_combout\ = (\u3|k\(2) & ((\u3|txdata~147_combout\ & (\u3|txdata~148_combout\)) # (!\u3|txdata~147_combout\ & ((\u3|txdata~143_combout\))))) # (!\u3|k\(2) & (((\u3|txdata~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata~148_combout\,
	datab => \u3|k\(2),
	datac => \u3|txdata~143_combout\,
	datad => \u3|txdata~147_combout\,
	combout => \u3|txdata~149_combout\);

-- Location: LCCOMB_X24_Y9_N14
\u3|txdata~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~150_combout\ = (\u3|txdata[2]~141_combout\ & ((\u3|txdata[2]~133_combout\) # ((\u3|txdata~139_combout\)))) # (!\u3|txdata[2]~141_combout\ & (!\u3|txdata[2]~133_combout\ & ((\u3|txdata~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~141_combout\,
	datab => \u3|txdata[2]~133_combout\,
	datac => \u3|txdata~139_combout\,
	datad => \u3|txdata~149_combout\,
	combout => \u3|txdata~150_combout\);

-- Location: LCCOMB_X26_Y9_N30
\u3|txdata~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~151_combout\ = (\u3|txdata[2]~133_combout\ & ((\u3|txdata~150_combout\ & (\u3|uart_ad[107][2]~combout\)) # (!\u3|txdata~150_combout\ & ((\u3|txdata~132_combout\))))) # (!\u3|txdata[2]~133_combout\ & (((\u3|txdata~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[2]~133_combout\,
	datab => \u3|uart_ad[107][2]~combout\,
	datac => \u3|txdata~132_combout\,
	datad => \u3|txdata~150_combout\,
	combout => \u3|txdata~151_combout\);

-- Location: LCCOMB_X19_Y9_N10
\u3|txdata~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~173_combout\ = (\u3|txdata[3]~24_combout\ & (\u3|txdata[3]~66_combout\)) # (!\u3|txdata[3]~24_combout\ & ((\u3|txdata[3]~66_combout\ & ((\u3|txdata~151_combout\))) # (!\u3|txdata[3]~66_combout\ & (\u3|txdata~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~24_combout\,
	datab => \u3|txdata[3]~66_combout\,
	datac => \u3|txdata~172_combout\,
	datad => \u3|txdata~151_combout\,
	combout => \u3|txdata~173_combout\);

-- Location: LCCOMB_X19_Y9_N28
\u3|txdata~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~175_combout\ = (\u3|txdata[3]~24_combout\ & ((\u3|txdata~173_combout\ & ((\u3|txdata~174_combout\))) # (!\u3|txdata~173_combout\ & (\u3|txdata~125_combout\)))) # (!\u3|txdata[3]~24_combout\ & (((\u3|txdata~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~24_combout\,
	datab => \u3|txdata~125_combout\,
	datac => \u3|txdata~174_combout\,
	datad => \u3|txdata~173_combout\,
	combout => \u3|txdata~175_combout\);

-- Location: LCCOMB_X19_Y8_N16
\u3|txdata~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~177_combout\ = ((\u3|txdata[2]~176_combout\ & (\u3|txdata~124_combout\)) # (!\u3|txdata[2]~176_combout\ & ((\u3|txdata~175_combout\)))) # (!\u3|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|Equal1~1_combout\,
	datab => \u3|txdata[2]~176_combout\,
	datac => \u3|txdata~124_combout\,
	datad => \u3|txdata~175_combout\,
	combout => \u3|txdata~177_combout\);

-- Location: FF_X19_Y8_N17
\u3|txdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|txdata~177_combout\,
	ena => \u3|txdata[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|txdata\(2));

-- Location: LCCOMB_X19_Y8_N30
\u3|u1|Selector5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|Selector5~4_combout\ = (\u3|u1|cnt\(4) & ((\u3|txdata\(2)))) # (!\u3|u1|cnt\(4) & (\u3|txdata\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|txdata\(1),
	datac => \u3|u1|cnt\(4),
	datad => \u3|txdata\(2),
	combout => \u3|u1|Selector5~4_combout\);

-- Location: LCCOMB_X21_Y13_N0
\u2|bcd8_ist|addbcd4~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd8_ist|addbcd4~33_combout\ = (\u2|bcd8_ist|Add20~8_combout\ & ((\u2|bcd8_ist|Add20~4_combout\ & (\u2|bcd8_ist|Add20~2_combout\ & \u2|bcd8_ist|Add20~6_combout\)) # (!\u2|bcd8_ist|Add20~4_combout\ & ((!\u2|bcd8_ist|Add20~6_combout\))))) # 
-- (!\u2|bcd8_ist|Add20~8_combout\ & (\u2|bcd8_ist|Add20~6_combout\ & ((\u2|bcd8_ist|Add20~2_combout\) # (\u2|bcd8_ist|Add20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd8_ist|Add20~8_combout\,
	datab => \u2|bcd8_ist|Add20~2_combout\,
	datac => \u2|bcd8_ist|Add20~4_combout\,
	datad => \u2|bcd8_ist|Add20~6_combout\,
	combout => \u2|bcd8_ist|addbcd4~33_combout\);

-- Location: FF_X21_Y13_N5
\u2|bcd8_ist|rese[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|rese[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|rese\(0));

-- Location: LCCOMB_X22_Y13_N8
\u3|uart_ad[103][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[103][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[103][0]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd8_ist|rese\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd8_ist|rese\(0),
	datac => \u3|uart_ad[103][0]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[103][0]~combout\);

-- Location: LCCOMB_X21_Y11_N28
\u3|txdata~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~261_combout\ = (\u3|k\(1) & (\u3|k\(5) & \u3|uart_ad[103][0]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(1),
	datac => \u3|k\(5),
	datad => \u3|uart_ad[103][0]~combout\,
	combout => \u3|txdata~261_combout\);

-- Location: FF_X13_Y6_N13
\u2|bcd5_ist|resb[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd5_ist|Add9~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|resb\(0));

-- Location: LCCOMB_X13_Y6_N12
\u3|uart_ad[65][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[65][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[65][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd5_ist|resb\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[65][0]~combout\,
	datac => \u2|bcd5_ist|resb\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[65][0]~combout\);

-- Location: LCCOMB_X16_Y7_N28
\u3|txdata~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~240_combout\ = (!\u3|k\(1) & ((\u3|k\(4) & (\u3|k\(5))) # (!\u3|k\(4) & (!\u3|k\(5) & \u3|uart_ad[65][0]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|k\(1),
	datac => \u3|k\(5),
	datad => \u3|uart_ad[65][0]~combout\,
	combout => \u3|txdata~240_combout\);

-- Location: LCCOMB_X19_Y11_N12
\u3|txdata[3]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~82_combout\ = (\u3|k\(6) & (\u3|k\(3) & (\u3|txdata[2]~80_combout\))) # (!\u3|k\(6) & (!\u3|k\(3) & ((\u3|txdata[2]~80_combout\) # (\u3|txdata[3]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(6),
	datab => \u3|k\(3),
	datac => \u3|txdata[2]~80_combout\,
	datad => \u3|txdata[3]~81_combout\,
	combout => \u3|txdata[3]~82_combout\);

-- Location: LCCOMB_X19_Y11_N14
\u3|txdata[3]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~83_combout\ = (\u3|k\(3) & ((!\u3|txdata[3]~82_combout\) # (!\u3|k\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(1),
	datac => \u3|k\(3),
	datad => \u3|txdata[3]~82_combout\,
	combout => \u3|txdata[3]~83_combout\);

-- Location: FF_X16_Y11_N21
\u2|bcd1_ist|resa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a28\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|resa\(0));

-- Location: LCCOMB_X16_Y11_N20
\u3|uart_ad[10][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[10][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[10][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd1_ist|resa\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[10][0]~combout\,
	datac => \u2|bcd1_ist|resa\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[10][0]~combout\);

-- Location: LCCOMB_X23_Y11_N20
\u3|txdata[3]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~70_combout\ = (\u3|k\(2)) # ((\u3|k\(5)) # ((\u3|k\(6)) # (\u3|k\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(2),
	datab => \u3|k\(5),
	datac => \u3|k\(6),
	datad => \u3|k\(4),
	combout => \u3|txdata[3]~70_combout\);

-- Location: FF_X25_Y14_N5
\u2|bcd1_ist|resc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|Add15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|resc\(0));

-- Location: LCCOMB_X25_Y14_N16
\u3|uart_ad[8][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[8][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[8][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd1_ist|resc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[8][0]~combout\,
	datac => \u2|bcd1_ist|resc\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[8][0]~combout\);

-- Location: LCCOMB_X19_Y9_N22
\u3|txdata~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~241_combout\ = (\u3|k\(2) & ((\u3|k\(4) $ (\u3|k\(1))) # (!\u3|k\(5)))) # (!\u3|k\(2) & ((\u3|k\(1)) # ((\u3|k\(4) & \u3|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|k\(2),
	datac => \u3|k\(5),
	datad => \u3|k\(1),
	combout => \u3|txdata~241_combout\);

-- Location: FF_X19_Y9_N25
\u2|bcd2_ist|resa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a24\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|resa\(0));

-- Location: LCCOMB_X19_Y9_N24
\u3|uart_ad[24][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[24][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[24][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd2_ist|resa\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[24][0]~combout\,
	datac => \u2|bcd2_ist|resa\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[24][0]~combout\);

-- Location: LCCOMB_X19_Y9_N4
\u3|txdata~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~242_combout\ = (\u3|k\(5) & (((\u3|txdata~241_combout\)))) # (!\u3|k\(5) & (((!\u3|txdata~241_combout\ & \u3|uart_ad[24][0]~combout\)) # (!\u3|txdata[3]~163_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(5),
	datab => \u3|txdata[3]~163_combout\,
	datac => \u3|txdata~241_combout\,
	datad => \u3|uart_ad[24][0]~combout\,
	combout => \u3|txdata~242_combout\);

-- Location: LCCOMB_X23_Y11_N8
\u3|txdata~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~243_combout\ = (\u3|txdata[3]~71_combout\ & (\u3|txdata[3]~70_combout\)) # (!\u3|txdata[3]~71_combout\ & ((\u3|txdata[3]~70_combout\ & ((\u3|txdata~242_combout\))) # (!\u3|txdata[3]~70_combout\ & (\u3|uart_ad[8][0]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~71_combout\,
	datab => \u3|txdata[3]~70_combout\,
	datac => \u3|uart_ad[8][0]~combout\,
	datad => \u3|txdata~242_combout\,
	combout => \u3|txdata~243_combout\);

-- Location: FF_X17_Y11_N25
\u2|bcd7_ist|resa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|resa\(0));

-- Location: LCCOMB_X17_Y11_N24
\u3|uart_ad[94][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[94][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[94][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd7_ist|resa\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[94][0]~combout\,
	datac => \u2|bcd7_ist|resa\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[94][0]~combout\);

-- Location: LCCOMB_X18_Y11_N20
\u3|txdata[3]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~73_combout\ = (\u3|k\(4) & (!\u3|k\(5) & \u3|k\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(4),
	datac => \u3|k\(5),
	datad => \u3|k\(2),
	combout => \u3|txdata[3]~73_combout\);

-- Location: LCCOMB_X17_Y11_N20
\u3|txdata[3]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~76_combout\ = (\u3|k\(5)) # ((\u3|k\(4) & (\u3|k\(1) & \u3|k\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(5),
	datab => \u3|k\(4),
	datac => \u3|k\(1),
	datad => \u3|k\(2),
	combout => \u3|txdata[3]~76_combout\);

-- Location: LCCOMB_X17_Y11_N26
\u3|txdata[3]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~75_combout\ = (\u3|k\(5) & (((\u3|k\(1))))) # (!\u3|k\(5) & (((!\u3|k\(2))) # (!\u3|k\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(5),
	datab => \u3|k\(4),
	datac => \u3|k\(1),
	datad => \u3|k\(2),
	combout => \u3|txdata[3]~75_combout\);

-- Location: LCCOMB_X29_Y7_N28
\u2|bcd6_ist|WideOr7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd6_ist|WideOr7~0_combout\ = (!\u2|bcd6_ist|rhex[3][0]~q\ & ((\u2|bcd6_ist|rhex[3][2]~q\) # ((\u2|bcd6_ist|rhex[3][1]~q\) # (\u2|bcd6_ist|rhex[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd6_ist|rhex[3][0]~q\,
	datab => \u2|bcd6_ist|rhex[3][2]~q\,
	datac => \u2|bcd6_ist|rhex[3][1]~q\,
	datad => \u2|bcd6_ist|rhex[3][3]~q\,
	combout => \u2|bcd6_ist|WideOr7~0_combout\);

-- Location: FF_X29_Y7_N29
\u2|bcd6_ist|rhexd[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|WideOr7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rhexd\(8));

-- Location: FF_X30_Y9_N15
\u2|bcd6_ist|resc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|Add15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|resc\(0));

-- Location: LCCOMB_X30_Y9_N2
\u3|uart_ad[78][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[78][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[78][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd6_ist|resc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[78][0]~combout\,
	datac => \u2|bcd6_ist|resc\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[78][0]~combout\);

-- Location: LCCOMB_X17_Y11_N12
\u3|txdata~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~244_combout\ = (\u3|k\(2) & (((\u3|k\(1) & \u3|uart_ad[78][0]~combout\)))) # (!\u3|k\(2) & (\u3|k\(4) $ ((\u3|k\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(2),
	datab => \u3|k\(4),
	datac => \u3|k\(1),
	datad => \u3|uart_ad[78][0]~combout\,
	combout => \u3|txdata~244_combout\);

-- Location: LCCOMB_X17_Y11_N2
\u3|txdata~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~245_combout\ = (\u3|txdata[3]~76_combout\ & (\u3|uart_ad[106][0]~combout\ & (\u3|txdata[3]~75_combout\))) # (!\u3|txdata[3]~76_combout\ & (((\u3|txdata~244_combout\) # (!\u3|txdata[3]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[106][0]~combout\,
	datab => \u3|txdata[3]~76_combout\,
	datac => \u3|txdata[3]~75_combout\,
	datad => \u3|txdata~244_combout\,
	combout => \u3|txdata~245_combout\);

-- Location: LCCOMB_X17_Y11_N4
\u3|txdata~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~246_combout\ = (\u3|txdata[3]~73_combout\ & ((\u3|txdata~245_combout\ & (\u3|uart_ad[92][0]~combout\)) # (!\u3|txdata~245_combout\ & ((\u3|uart_ad[94][0]~combout\))))) # (!\u3|txdata[3]~73_combout\ & (((\u3|txdata~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[92][0]~combout\,
	datab => \u3|uart_ad[94][0]~combout\,
	datac => \u3|txdata[3]~73_combout\,
	datad => \u3|txdata~245_combout\,
	combout => \u3|txdata~246_combout\);

-- Location: LCCOMB_X16_Y11_N14
\u3|txdata~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~247_combout\ = (\u3|txdata[3]~71_combout\ & ((\u3|txdata~243_combout\ & ((\u3|txdata~246_combout\))) # (!\u3|txdata~243_combout\ & (\u3|uart_ad[10][0]~combout\)))) # (!\u3|txdata[3]~71_combout\ & (((\u3|txdata~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~71_combout\,
	datab => \u3|uart_ad[10][0]~combout\,
	datac => \u3|txdata~243_combout\,
	datad => \u3|txdata~246_combout\,
	combout => \u3|txdata~247_combout\);

-- Location: LCCOMB_X19_Y11_N0
\u3|txdata[3]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~94_combout\ = (\u3|k\(1)) # (!\u3|k\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|k\(1),
	datad => \u3|k\(6),
	combout => \u3|txdata[3]~94_combout\);

-- Location: LCCOMB_X19_Y11_N22
\u3|uart_ad[38][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[38][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[38][0]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd3_ist|resa\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|bcd3_ist|resa\(0),
	datac => \u3|uart_ad[38][0]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[38][0]~combout\);

-- Location: LCCOMB_X19_Y11_N20
\u3|txdata~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~248_combout\ = (\u3|k\(2) & (\u3|k\(5) & \u3|uart_ad[38][0]~combout\)) # (!\u3|k\(2) & (!\u3|k\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(2),
	datab => \u3|k\(5),
	datac => \u3|uart_ad[38][0]~combout\,
	combout => \u3|txdata~248_combout\);

-- Location: LCCOMB_X19_Y11_N10
\u3|txdata~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~249_combout\ = (\u3|txdata[3]~82_combout\ & (((!\u3|txdata~248_combout\)))) # (!\u3|txdata[3]~82_combout\ & (!\u3|txdata[3]~94_combout\ & (\u3|k\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~82_combout\,
	datab => \u3|txdata[3]~94_combout\,
	datac => \u3|k\(5),
	datad => \u3|txdata~248_combout\,
	combout => \u3|txdata~249_combout\);

-- Location: FF_X17_Y11_N23
\u2|bcd6_ist|resa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a8\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|resa\(0));

-- Location: LCCOMB_X17_Y11_N22
\u3|uart_ad[80][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[80][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[80][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd6_ist|resa\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[80][0]~combout\,
	datac => \u2|bcd6_ist|resa\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[80][0]~combout\);

-- Location: FF_X11_Y6_N21
\u2|bcd5_ist|resc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|Add15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|resc\(0));

-- Location: LCCOMB_X11_Y6_N6
\u3|uart_ad[64][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[64][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[64][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd5_ist|resc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[64][0]~combout\,
	datac => \u2|bcd5_ist|resc\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[64][0]~combout\);

-- Location: LCCOMB_X16_Y11_N8
\u3|txdata~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~250_combout\ = (!\u3|k\(2) & \u3|uart_ad[64][0]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|k\(2),
	datad => \u3|uart_ad[64][0]~combout\,
	combout => \u3|txdata~250_combout\);

-- Location: LCCOMB_X19_Y11_N26
\u3|txdata[3]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~95_combout\ = (\u3|k\(6) & ((\u3|k\(1)) # (\u3|k\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(6),
	datac => \u3|k\(1),
	datad => \u3|k\(4),
	combout => \u3|txdata[3]~95_combout\);

-- Location: FF_X16_Y12_N3
\u2|bcd5_ist|resa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|ch8_vol_rtl_0|auto_generated|altsyncram4|ram_block5a12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|resa\(0));

-- Location: LCCOMB_X16_Y12_N2
\u3|uart_ad[66][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[66][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[66][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd5_ist|resa\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[66][0]~combout\,
	datac => \u2|bcd5_ist|resa\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[66][0]~combout\);

-- Location: LCCOMB_X16_Y12_N12
\u3|txdata~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~251_combout\ = (\u3|k\(2)) # ((\u3|k\(5)) # ((!\u3|k\(4) & \u3|uart_ad[66][0]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|k\(2),
	datac => \u3|k\(5),
	datad => \u3|uart_ad[66][0]~combout\,
	combout => \u3|txdata~251_combout\);

-- Location: FF_X23_Y6_N9
\u2|bcd4_ist|resc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|Add15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|resc\(0));

-- Location: LCCOMB_X23_Y6_N20
\u3|uart_ad[50][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[50][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[50][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd4_ist|resc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[50][0]~combout\,
	datac => \u2|bcd4_ist|resc\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[50][0]~combout\);

-- Location: LCCOMB_X23_Y6_N0
\u3|txdata~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~252_combout\ = (!\u3|k\(2) & \u3|uart_ad[50][0]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|k\(2),
	datad => \u3|uart_ad[50][0]~combout\,
	combout => \u3|txdata~252_combout\);

-- Location: LCCOMB_X23_Y9_N30
\u3|txdata[3]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~89_combout\ = (\u3|k\(1) & (\u3|k\(4) & ((\u3|k\(5)) # (\u3|k\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(1),
	datab => \u3|k\(4),
	datac => \u3|k\(5),
	datad => \u3|k\(2),
	combout => \u3|txdata[3]~89_combout\);

-- Location: LCCOMB_X18_Y9_N16
\u3|txdata[3]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~90_combout\ = (\u3|k\(4) & ((\u3|k\(5)) # (!\u3|k\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|k\(4),
	datac => \u3|k\(1),
	datad => \u3|k\(5),
	combout => \u3|txdata[3]~90_combout\);

-- Location: FF_X13_Y9_N21
\u2|bcd3_ist|resc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|Add15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|resc\(0));

-- Location: LCCOMB_X14_Y9_N6
\u3|uart_ad[36][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[36][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[36][0]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd3_ist|resc\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|resc\(0),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[36][0]~combout\,
	combout => \u3|uart_ad[36][0]~combout\);

-- Location: LCCOMB_X16_Y11_N22
\u3|txdata~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~253_combout\ = (\u3|k\(5) & ((\u3|k\(2) & ((\u3|txdata[3]~90_combout\) # (\u3|uart_ad[36][0]~combout\))) # (!\u3|k\(2) & (!\u3|txdata[3]~90_combout\)))) # (!\u3|k\(5) & (((!\u3|txdata[3]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(5),
	datab => \u3|k\(2),
	datac => \u3|txdata[3]~90_combout\,
	datad => \u3|uart_ad[36][0]~combout\,
	combout => \u3|txdata~253_combout\);

-- Location: LCCOMB_X16_Y11_N24
\u3|txdata~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~254_combout\ = (\u3|txdata[3]~26_combout\ & (((!\u3|txdata[3]~90_combout\)))) # (!\u3|txdata[3]~26_combout\ & (\u3|txdata~253_combout\ & ((\u3|uart_ad[52][0]~combout\) # (!\u3|txdata[3]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[52][0]~combout\,
	datab => \u3|txdata[3]~90_combout\,
	datac => \u3|txdata~253_combout\,
	datad => \u3|txdata[3]~26_combout\,
	combout => \u3|txdata~254_combout\);

-- Location: LCCOMB_X16_Y11_N6
\u3|txdata~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~255_combout\ = (\u3|txdata[3]~89_combout\ & ((\u3|txdata~254_combout\ & (\u3|uart_ad[22][0]~combout\)) # (!\u3|txdata~254_combout\ & ((\u3|txdata~252_combout\))))) # (!\u3|txdata[3]~89_combout\ & (((\u3|txdata~254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[22][0]~combout\,
	datab => \u3|txdata~252_combout\,
	datac => \u3|txdata[3]~89_combout\,
	datad => \u3|txdata~254_combout\,
	combout => \u3|txdata~255_combout\);

-- Location: LCCOMB_X16_Y11_N16
\u3|txdata~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~256_combout\ = (\u3|txdata[3]~94_combout\ & ((\u3|txdata[3]~95_combout\ & (\u3|txdata~251_combout\)) # (!\u3|txdata[3]~95_combout\ & ((\u3|txdata~255_combout\))))) # (!\u3|txdata[3]~94_combout\ & (\u3|txdata[3]~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~94_combout\,
	datab => \u3|txdata[3]~95_combout\,
	datac => \u3|txdata~251_combout\,
	datad => \u3|txdata~255_combout\,
	combout => \u3|txdata~256_combout\);

-- Location: LCCOMB_X16_Y11_N10
\u3|txdata~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~257_combout\ = (\u3|txdata[3]~86_combout\ & ((\u3|txdata~256_combout\ & (\u3|uart_ad[80][0]~combout\)) # (!\u3|txdata~256_combout\ & ((\u3|txdata~250_combout\))))) # (!\u3|txdata[3]~86_combout\ & (((\u3|txdata~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~86_combout\,
	datab => \u3|uart_ad[80][0]~combout\,
	datac => \u3|txdata~250_combout\,
	datad => \u3|txdata~256_combout\,
	combout => \u3|txdata~257_combout\);

-- Location: LCCOMB_X16_Y11_N28
\u3|txdata~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~258_combout\ = (\u3|k\(3) & (!\u3|txdata[3]~82_combout\)) # (!\u3|k\(3) & (!\u3|txdata~249_combout\ & ((\u3|txdata[3]~82_combout\) # (\u3|txdata~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011101000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~82_combout\,
	datab => \u3|k\(3),
	datac => \u3|txdata~249_combout\,
	datad => \u3|txdata~257_combout\,
	combout => \u3|txdata~258_combout\);

-- Location: LCCOMB_X16_Y11_N2
\u3|txdata~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~259_combout\ = (\u3|txdata[3]~83_combout\ & ((\u3|txdata~258_combout\ & ((\u3|txdata~247_combout\))) # (!\u3|txdata~258_combout\ & (\u3|uart_ad[108][0]~combout\)))) # (!\u3|txdata[3]~83_combout\ & (((\u3|txdata~258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[108][0]~combout\,
	datab => \u3|txdata[3]~83_combout\,
	datac => \u3|txdata~247_combout\,
	datad => \u3|txdata~258_combout\,
	combout => \u3|txdata~259_combout\);

-- Location: LCCOMB_X16_Y11_N4
\u3|txdata~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~260_combout\ = (\u3|txdata[3]~24_combout\ & ((\u3|txdata[3]~66_combout\) # ((\u3|txdata~240_combout\)))) # (!\u3|txdata[3]~24_combout\ & (!\u3|txdata[3]~66_combout\ & ((\u3|txdata~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~24_combout\,
	datab => \u3|txdata[3]~66_combout\,
	datac => \u3|txdata~240_combout\,
	datad => \u3|txdata~259_combout\,
	combout => \u3|txdata~260_combout\);

-- Location: LCCOMB_X22_Y10_N22
\u3|txdata[3]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~43_combout\ = (\u3|k\(6) & (\u3|k\(3) & !\u3|k\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(6),
	datac => \u3|k\(3),
	datad => \u3|k\(2),
	combout => \u3|txdata[3]~43_combout\);

-- Location: LCCOMB_X22_Y12_N30
\u3|txdata[3]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~55_combout\ = (\u3|txdata[3]~43_combout\ & (\u3|k\(5) & ((\u3|k\(1))))) # (!\u3|txdata[3]~43_combout\ & (((\u3|k\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(5),
	datab => \u3|k\(3),
	datac => \u3|k\(1),
	datad => \u3|txdata[3]~43_combout\,
	combout => \u3|txdata[3]~55_combout\);

-- Location: LCCOMB_X24_Y10_N20
\u3|txdata[3]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~44_combout\ = (!\u3|k\(6) & (\u3|k\(4) & (\u3|k\(2) & \u3|k\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(6),
	datab => \u3|k\(4),
	datac => \u3|k\(2),
	datad => \u3|k\(5),
	combout => \u3|txdata[3]~44_combout\);

-- Location: LCCOMB_X24_Y10_N12
\u3|txdata[3]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~51_combout\ = (\u3|txdata[3]~44_combout\ & (\u3|k\(1))) # (!\u3|txdata[3]~44_combout\ & ((\u3|k\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(1),
	datab => \u3|k\(2),
	datad => \u3|txdata[3]~44_combout\,
	combout => \u3|txdata[3]~51_combout\);

-- Location: FF_X25_Y9_N1
\u2|bcd6_ist|resd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|Add20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|resd\(0));

-- Location: LCCOMB_X24_Y10_N16
\u3|uart_ad[77][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[77][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[77][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd6_ist|resd\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_stat.000~clkctrl_outclk\,
	datab => \u3|uart_ad[77][0]~combout\,
	datad => \u2|bcd6_ist|resd\(0),
	combout => \u3|uart_ad[77][0]~combout\);

-- Location: FF_X24_Y10_N13
\u2|bcd6_ist|resb[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd6_ist|Add9~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|resb\(0));

-- Location: LCCOMB_X24_Y10_N4
\u3|uart_ad[79][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[79][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[79][0]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd6_ist|resb\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd6_ist|resb\(0),
	datac => \u3|uart_ad[79][0]~combout\,
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[79][0]~combout\);

-- Location: FF_X24_Y10_N31
\u2|bcd7_ist|resb[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd7_ist|Add9~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|resb\(0));

-- Location: LCCOMB_X24_Y10_N22
\u3|uart_ad[93][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[93][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[93][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd7_ist|resb\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[93][0]~combout\,
	datac => \u2|bcd7_ist|resb\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[93][0]~combout\);

-- Location: LCCOMB_X22_Y10_N28
\u3|txdata[3]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata[3]~48_combout\ = (\u3|k\(6) & ((\u3|k\(4)) # ((\u3|k\(1)) # (\u3|k\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(6),
	datab => \u3|k\(4),
	datac => \u3|k\(1),
	datad => \u3|k\(5),
	combout => \u3|txdata[3]~48_combout\);

-- Location: FF_X23_Y10_N5
\u2|bcd4_ist|rese[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|rese[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|rese\(0));

-- Location: LCCOMB_X24_Y10_N28
\u3|uart_ad[47][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[47][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[47][0]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd4_ist|rese\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd4_ist|rese\(0),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[47][0]~combout\,
	combout => \u3|uart_ad[47][0]~combout\);

-- Location: LCCOMB_X24_Y10_N24
\u3|txdata~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~223_combout\ = (\u3|k\(1) & (\u3|k\(5) & \u3|uart_ad[47][0]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(1),
	datab => \u3|k\(5),
	datad => \u3|uart_ad[47][0]~combout\,
	combout => \u3|txdata~223_combout\);

-- Location: LCCOMB_X24_Y10_N2
\u3|txdata~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~224_combout\ = (\u3|txdata[3]~47_combout\ & ((\u3|txdata[3]~48_combout\ & (\u3|uart_ad[93][0]~combout\)) # (!\u3|txdata[3]~48_combout\ & ((\u3|txdata~223_combout\))))) # (!\u3|txdata[3]~47_combout\ & (((!\u3|txdata[3]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~47_combout\,
	datab => \u3|uart_ad[93][0]~combout\,
	datac => \u3|txdata[3]~48_combout\,
	datad => \u3|txdata~223_combout\,
	combout => \u3|txdata~224_combout\);

-- Location: LCCOMB_X24_Y10_N8
\u3|txdata~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~225_combout\ = (\u3|txdata[3]~45_combout\ & (((\u3|txdata~224_combout\)))) # (!\u3|txdata[3]~45_combout\ & ((\u3|txdata~224_combout\ & (\u3|uart_ad[77][0]~combout\)) # (!\u3|txdata~224_combout\ & ((\u3|uart_ad[79][0]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~45_combout\,
	datab => \u3|uart_ad[77][0]~combout\,
	datac => \u3|uart_ad[79][0]~combout\,
	datad => \u3|txdata~224_combout\,
	combout => \u3|txdata~225_combout\);

-- Location: FF_X23_Y8_N21
\u2|bcd5_ist|rese[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd5_ist|rese[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd5_ist|rese\(0));

-- Location: LCCOMB_X23_Y8_N28
\u3|uart_ad[61][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[61][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[61][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd5_ist|rese\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[61][0]~combout\,
	datac => \u2|bcd5_ist|rese\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[61][0]~combout\);

-- Location: FF_X24_Y10_N17
\u2|bcd1_ist|resb[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u2|bcd1_ist|Add9~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|resb\(0));

-- Location: LCCOMB_X24_Y10_N18
\u3|uart_ad[9][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[9][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[9][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd1_ist|resb\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[9][0]~combout\,
	datac => \u2|bcd1_ist|resb\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[9][0]~combout\);

-- Location: LCCOMB_X24_Y10_N6
\u3|txdata~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~226_combout\ = (!\u3|k\(1) & (!\u3|k\(4) & (!\u3|k\(5) & \u3|uart_ad[9][0]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(1),
	datab => \u3|k\(4),
	datac => \u3|k\(5),
	datad => \u3|uart_ad[9][0]~combout\,
	combout => \u3|txdata~226_combout\);

-- Location: LCCOMB_X24_Y10_N0
\u3|txdata~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~227_combout\ = (\u3|txdata[3]~51_combout\ & (\u3|txdata[3]~44_combout\)) # (!\u3|txdata[3]~51_combout\ & ((\u3|txdata[3]~44_combout\ & (\u3|uart_ad[61][0]~combout\)) # (!\u3|txdata[3]~44_combout\ & ((\u3|txdata~226_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~51_combout\,
	datab => \u3|txdata[3]~44_combout\,
	datac => \u3|uart_ad[61][0]~combout\,
	datad => \u3|txdata~226_combout\,
	combout => \u3|txdata~227_combout\);

-- Location: LCCOMB_X24_Y10_N10
\u3|txdata~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~228_combout\ = (\u3|txdata[3]~51_combout\ & ((\u3|txdata~227_combout\ & (\u3|uart_ad[63][0]~combout\)) # (!\u3|txdata~227_combout\ & ((\u3|txdata~225_combout\))))) # (!\u3|txdata[3]~51_combout\ & (((\u3|txdata~227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[63][0]~combout\,
	datab => \u3|txdata[3]~51_combout\,
	datac => \u3|txdata~225_combout\,
	datad => \u3|txdata~227_combout\,
	combout => \u3|txdata~228_combout\);

-- Location: FF_X22_Y16_N7
\u2|bcd7_ist|resd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|Add20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|resd\(0));

-- Location: LCCOMB_X22_Y12_N14
\u3|uart_ad[91][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[91][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[91][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd7_ist|resd\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[91][0]~combout\,
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u2|bcd7_ist|resd\(0),
	combout => \u3|uart_ad[91][0]~combout\);

-- Location: FF_X21_Y13_N15
\u2|bcd8_ist|resd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd8_ist|Add20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd8_ist|resd\(0));

-- Location: LCCOMB_X21_Y13_N30
\u3|uart_ad[105][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[105][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[105][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd8_ist|resd\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[105][0]~combout\,
	datac => \u2|bcd8_ist|resd\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[105][0]~combout\);

-- Location: FF_X25_Y9_N21
\u2|bcd6_ist|rese[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd6_ist|rese[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd6_ist|rese\(0));

-- Location: LCCOMB_X25_Y9_N18
\u3|uart_ad[75][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[75][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[75][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd6_ist|rese\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[75][0]~combout\,
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u2|bcd6_ist|rese\(0),
	combout => \u3|uart_ad[75][0]~combout\);

-- Location: LCCOMB_X22_Y13_N30
\u3|txdata~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~229_combout\ = (\u3|txdata[3]~40_combout\ & ((\u3|uart_ad[105][0]~combout\) # ((!\u3|txdata[3]~39_combout\)))) # (!\u3|txdata[3]~40_combout\ & (((\u3|txdata[3]~39_combout\ & \u3|uart_ad[75][0]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~40_combout\,
	datab => \u3|uart_ad[105][0]~combout\,
	datac => \u3|txdata[3]~39_combout\,
	datad => \u3|uart_ad[75][0]~combout\,
	combout => \u3|txdata~229_combout\);

-- Location: FF_X22_Y16_N17
\u2|bcd7_ist|rese[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd7_ist|rese[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd7_ist|rese\(0));

-- Location: LCCOMB_X22_Y16_N30
\u3|uart_ad[89][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[89][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[89][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd7_ist|rese\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[89][0]~combout\,
	datac => \u2|bcd7_ist|rese\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[89][0]~combout\);

-- Location: LCCOMB_X22_Y12_N22
\u3|txdata~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~230_combout\ = (\u3|txdata[3]~38_combout\ & ((\u3|txdata~229_combout\ & (\u3|uart_ad[91][0]~combout\)) # (!\u3|txdata~229_combout\ & ((\u3|uart_ad[89][0]~combout\))))) # (!\u3|txdata[3]~38_combout\ & (((\u3|txdata~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~38_combout\,
	datab => \u3|uart_ad[91][0]~combout\,
	datac => \u3|txdata~229_combout\,
	datad => \u3|uart_ad[89][0]~combout\,
	combout => \u3|txdata~230_combout\);

-- Location: LCCOMB_X22_Y12_N26
\u2|bcd3_ist|resb[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u2|bcd3_ist|resb[0]~feeder_combout\ = \u2|bcd3_ist|Add9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|bcd3_ist|Add9~0_combout\,
	combout => \u2|bcd3_ist|resb[0]~feeder_combout\);

-- Location: FF_X22_Y12_N27
\u2|bcd3_ist|resb[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|resb[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|resb\(0));

-- Location: LCCOMB_X22_Y12_N24
\u3|uart_ad[37][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[37][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u3|uart_ad[37][0]~combout\))) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u2|bcd3_ist|resb\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|bcd3_ist|resb\(0),
	datac => \u3|uart_stat.000~clkctrl_outclk\,
	datad => \u3|uart_ad[37][0]~combout\,
	combout => \u3|uart_ad[37][0]~combout\);

-- Location: FF_X23_Y10_N13
\u2|bcd4_ist|resd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd4_ist|Add20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd4_ist|resd\(0));

-- Location: LCCOMB_X23_Y10_N22
\u3|uart_ad[49][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[49][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[49][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd4_ist|resd\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[49][0]~combout\,
	datac => \u2|bcd4_ist|resd\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[49][0]~combout\);

-- Location: FF_X21_Y9_N21
\u2|bcd3_ist|rese[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|rese[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|rese\(0));

-- Location: LCCOMB_X21_Y9_N8
\u3|uart_ad[33][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[33][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[33][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd3_ist|rese\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[33][0]~combout\,
	datac => \u2|bcd3_ist|rese\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[33][0]~combout\);

-- Location: FF_X16_Y9_N21
\u2|bcd3_ist|resd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd3_ist|Add20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd3_ist|resd\(0));

-- Location: LCCOMB_X16_Y9_N14
\u3|uart_ad[35][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[35][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[35][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd3_ist|resd\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[35][0]~combout\,
	datac => \u2|bcd3_ist|resd\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[35][0]~combout\);

-- Location: LCCOMB_X21_Y9_N14
\u3|txdata~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~231_combout\ = (\u3|k\(1) & ((\u3|k\(4)) # ((\u3|uart_ad[35][0]~combout\)))) # (!\u3|k\(1) & (!\u3|k\(4) & (\u3|uart_ad[33][0]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(1),
	datab => \u3|k\(4),
	datac => \u3|uart_ad[33][0]~combout\,
	datad => \u3|uart_ad[35][0]~combout\,
	combout => \u3|txdata~231_combout\);

-- Location: LCCOMB_X22_Y12_N4
\u3|txdata~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~232_combout\ = (\u3|k\(4) & ((\u3|txdata~231_combout\ & (\u3|uart_ad[51][0]~combout\)) # (!\u3|txdata~231_combout\ & ((\u3|uart_ad[49][0]~combout\))))) # (!\u3|k\(4) & (((\u3|txdata~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[51][0]~combout\,
	datab => \u3|k\(4),
	datac => \u3|uart_ad[49][0]~combout\,
	datad => \u3|txdata~231_combout\,
	combout => \u3|txdata~232_combout\);

-- Location: FF_X23_Y12_N7
\u2|bcd2_ist|rese[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|rese[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|rese\(0));

-- Location: LCCOMB_X23_Y12_N18
\u3|uart_ad[19][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[19][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[19][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd2_ist|rese\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[19][0]~combout\,
	datac => \u2|bcd2_ist|rese\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[19][0]~combout\);

-- Location: LCCOMB_X23_Y12_N30
\u3|txdata~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~235_combout\ = (\u3|k\(4) & (\u3|k\(1) & \u3|uart_ad[19][0]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datac => \u3|k\(1),
	datad => \u3|uart_ad[19][0]~combout\,
	combout => \u3|txdata~235_combout\);

-- Location: FF_X24_Y12_N21
\u2|bcd2_ist|resd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|Add20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|resd\(0));

-- Location: LCCOMB_X24_Y12_N14
\u3|uart_ad[21][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[21][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[21][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd2_ist|resd\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[21][0]~combout\,
	datac => \u2|bcd2_ist|resd\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[21][0]~combout\);

-- Location: FF_X30_Y13_N5
\u2|bcd2_ist|resb[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd2_ist|Add9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd2_ist|resb\(0));

-- Location: LCCOMB_X30_Y13_N30
\u3|uart_ad[23][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[23][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[23][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd2_ist|resb\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[23][0]~combout\,
	datac => \u2|bcd2_ist|resb\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[23][0]~combout\);

-- Location: FF_X22_Y14_N17
\u2|bcd1_ist|resd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|Add20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|resd\(0));

-- Location: LCCOMB_X23_Y12_N4
\u3|uart_ad[7][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[7][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[7][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd1_ist|resd\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[7][0]~combout\,
	datac => \u2|bcd1_ist|resd\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[7][0]~combout\);

-- Location: FF_X22_Y14_N9
\u2|bcd1_ist|rese[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u2|bcd1_ist|rese[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|bcd1_ist|rese\(0));

-- Location: LCCOMB_X22_Y14_N2
\u3|uart_ad[5][0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|uart_ad[5][0]~combout\ = (GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & (\u3|uart_ad[5][0]~combout\)) # (!GLOBAL(\u3|uart_stat.000~clkctrl_outclk\) & ((\u2|bcd1_ist|rese\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|uart_ad[5][0]~combout\,
	datac => \u2|bcd1_ist|rese\(0),
	datad => \u3|uart_stat.000~clkctrl_outclk\,
	combout => \u3|uart_ad[5][0]~combout\);

-- Location: LCCOMB_X23_Y12_N2
\u3|txdata~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~233_combout\ = (\u3|k\(4) & (\u3|k\(1))) # (!\u3|k\(4) & ((\u3|k\(1) & (\u3|uart_ad[7][0]~combout\)) # (!\u3|k\(1) & ((\u3|uart_ad[5][0]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|k\(1),
	datac => \u3|uart_ad[7][0]~combout\,
	datad => \u3|uart_ad[5][0]~combout\,
	combout => \u3|txdata~233_combout\);

-- Location: LCCOMB_X23_Y12_N24
\u3|txdata~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~234_combout\ = (\u3|k\(4) & ((\u3|txdata~233_combout\ & ((\u3|uart_ad[23][0]~combout\))) # (!\u3|txdata~233_combout\ & (\u3|uart_ad[21][0]~combout\)))) # (!\u3|k\(4) & (((\u3|txdata~233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(4),
	datab => \u3|uart_ad[21][0]~combout\,
	datac => \u3|uart_ad[23][0]~combout\,
	datad => \u3|txdata~233_combout\,
	combout => \u3|txdata~234_combout\);

-- Location: LCCOMB_X22_Y12_N18
\u3|txdata~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~236_combout\ = (\u3|k\(5) & (!\u3|k\(2))) # (!\u3|k\(5) & ((\u3|k\(2) & ((\u3|txdata~234_combout\))) # (!\u3|k\(2) & (\u3|txdata~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|k\(5),
	datab => \u3|k\(2),
	datac => \u3|txdata~235_combout\,
	datad => \u3|txdata~234_combout\,
	combout => \u3|txdata~236_combout\);

-- Location: LCCOMB_X22_Y12_N28
\u3|txdata~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~237_combout\ = (\u3|txdata[3]~58_combout\ & ((\u3|txdata~236_combout\ & ((\u3|txdata~232_combout\))) # (!\u3|txdata~236_combout\ & (\u3|uart_ad[37][0]~combout\)))) # (!\u3|txdata[3]~58_combout\ & (((\u3|txdata~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~58_combout\,
	datab => \u3|uart_ad[37][0]~combout\,
	datac => \u3|txdata~232_combout\,
	datad => \u3|txdata~236_combout\,
	combout => \u3|txdata~237_combout\);

-- Location: LCCOMB_X22_Y12_N2
\u3|txdata~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~238_combout\ = (\u3|txdata[3]~55_combout\ & (\u3|txdata[3]~43_combout\)) # (!\u3|txdata[3]~55_combout\ & ((\u3|txdata[3]~43_combout\ & (\u3|txdata~230_combout\)) # (!\u3|txdata[3]~43_combout\ & ((\u3|txdata~237_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~55_combout\,
	datab => \u3|txdata[3]~43_combout\,
	datac => \u3|txdata~230_combout\,
	datad => \u3|txdata~237_combout\,
	combout => \u3|txdata~238_combout\);

-- Location: LCCOMB_X22_Y12_N8
\u3|txdata~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~239_combout\ = (\u3|txdata[3]~55_combout\ & ((\u3|txdata~238_combout\ & (\u3|uart_ad[107][0]~combout\)) # (!\u3|txdata~238_combout\ & ((\u3|txdata~228_combout\))))) # (!\u3|txdata[3]~55_combout\ & (((\u3|txdata~238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|uart_ad[107][0]~combout\,
	datab => \u3|txdata[3]~55_combout\,
	datac => \u3|txdata~228_combout\,
	datad => \u3|txdata~238_combout\,
	combout => \u3|txdata~239_combout\);

-- Location: LCCOMB_X16_Y11_N18
\u3|txdata~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~262_combout\ = (\u3|txdata[3]~66_combout\ & ((\u3|txdata~260_combout\ & (\u3|txdata~261_combout\)) # (!\u3|txdata~260_combout\ & ((\u3|txdata~239_combout\))))) # (!\u3|txdata[3]~66_combout\ & (((\u3|txdata~260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|txdata[3]~66_combout\,
	datab => \u3|txdata~261_combout\,
	datac => \u3|txdata~260_combout\,
	datad => \u3|txdata~239_combout\,
	combout => \u3|txdata~262_combout\);

-- Location: LCCOMB_X16_Y11_N0
\u3|txdata~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|txdata~263_combout\ = (\u3|txdata~262_combout\) # (!\u3|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|Equal1~1_combout\,
	datad => \u3|txdata~262_combout\,
	combout => \u3|txdata~263_combout\);

-- Location: FF_X16_Y11_N1
\u3|txdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|txdata~263_combout\,
	ena => \u3|txdata[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|txdata\(0));

-- Location: LCCOMB_X23_Y7_N2
\u3|u1|Selector5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|Selector5~6_combout\ = (\u3|u1|cnt\(7) & ((\u3|u1|presult~q\) # ((\u3|u1|cnt\(5))))) # (!\u3|u1|cnt\(7) & (((\u3|txdata\(0) & !\u3|u1|cnt\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|presult~q\,
	datab => \u3|u1|cnt\(7),
	datac => \u3|txdata\(0),
	datad => \u3|u1|cnt\(5),
	combout => \u3|u1|Selector5~6_combout\);

-- Location: LCCOMB_X23_Y7_N0
\u3|u1|Selector5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|Selector5~7_combout\ = (\u3|u1|Selector5~6_combout\ & (\u3|u1|Selector5~5_combout\ $ ((\u3|u1|cnt\(5))))) # (!\u3|u1|Selector5~6_combout\ & (((\u3|u1|cnt\(5) & \u3|u1|Selector5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|Selector5~5_combout\,
	datab => \u3|u1|cnt\(5),
	datac => \u3|u1|Selector5~4_combout\,
	datad => \u3|u1|Selector5~6_combout\,
	combout => \u3|u1|Selector5~7_combout\);

-- Location: LCCOMB_X23_Y7_N6
\u3|u1|Selector5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|Selector5~8_combout\ = (\u3|u1|cnt\(6) & (\u3|u1|cnt\(3))) # (!\u3|u1|cnt\(6) & ((\u3|u1|cnt\(3) & (\u3|u1|Selector5~3_combout\)) # (!\u3|u1|cnt\(3) & ((\u3|u1|Selector5~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|cnt\(6),
	datab => \u3|u1|cnt\(3),
	datac => \u3|u1|Selector5~3_combout\,
	datad => \u3|u1|Selector5~7_combout\,
	combout => \u3|u1|Selector5~8_combout\);

-- Location: LCCOMB_X23_Y7_N24
\u3|u1|Selector5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|Selector5~9_combout\ = (\u3|u1|cnt\(6) & ((\u3|u1|Selector5~8_combout\ & (\u3|u1|tx~q\)) # (!\u3|u1|Selector5~8_combout\ & ((\u3|u1|Selector5~2_combout\))))) # (!\u3|u1|cnt\(6) & (((\u3|u1|Selector5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|cnt\(6),
	datab => \u3|u1|tx~q\,
	datac => \u3|u1|Selector5~2_combout\,
	datad => \u3|u1|Selector5~8_combout\,
	combout => \u3|u1|Selector5~9_combout\);

-- Location: LCCOMB_X23_Y7_N12
\u3|u1|tx~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|u1|tx~0_combout\ = ((\u3|u1|Equal0~0_combout\ & ((\u3|u1|Selector5~9_combout\))) # (!\u3|u1|Equal0~0_combout\ & (\u3|u1|tx~q\))) # (!\u3|u1|send~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|Equal0~0_combout\,
	datab => \u3|u1|send~q\,
	datac => \u3|u1|tx~q\,
	datad => \u3|u1|Selector5~9_combout\,
	combout => \u3|u1|tx~0_combout\);

-- Location: FF_X23_Y7_N13
\u3|u1|tx\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|u0|clkout~clkctrl_outclk\,
	d => \u3|u1|tx~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|tx~q\);

-- Location: IOIBUF_X18_Y0_N22
\first_data~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_first_data,
	o => \first_data~input_o\);

-- Location: IOIBUF_X0_Y11_N15
\rx~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rx,
	o => \rx~input_o\);

ww_ad_os(0) <= \ad_os[0]~output_o\;

ww_ad_os(1) <= \ad_os[1]~output_o\;

ww_ad_os(2) <= \ad_os[2]~output_o\;

ww_ad_cs <= \ad_cs~output_o\;

ww_ad_rd <= \ad_rd~output_o\;

ww_ad_reset <= \ad_reset~output_o\;

ww_ad_convstab <= \ad_convstab~output_o\;

ww_tx <= \tx~output_o\;
END structure;


