Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri May 16 15:50:28 2025
| Host         : eecs-digital-38 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 my_dp_formant/t_func/output_address_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_dp_formant/genblk1[0].T_bram/BRAM_reg_0_63_12_14/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.213ns  (logic 0.478ns (3.914%)  route 11.735ns (96.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 11.963 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=21654, routed)       1.568    -0.961    my_dp_formant/t_func/clk_pixel
    SLICE_X8Y8           FDRE                                         r  my_dp_formant/t_func/output_address_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.478    -0.483 r  my_dp_formant/t_func/output_address_reg[5]__0/Q
                         net (fo=496, routed)        11.735    11.253    my_dp_formant/genblk1[0].T_bram/BRAM_reg_0_63_12_14/ADDRD5
    SLICE_X6Y96          RAMD64E                                      r  my_dp_formant/genblk1[0].T_bram/BRAM_reg_0_63_12_14/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=21654, routed)       1.507    11.963    my_dp_formant/genblk1[0].T_bram/BRAM_reg_0_63_12_14/WCLK
    SLICE_X6Y96          RAMD64E                                      r  my_dp_formant/genblk1[0].T_bram/BRAM_reg_0_63_12_14/RAMA/CLK
                         clock pessimism              0.482    12.446    
                         clock uncertainty           -0.168    12.278    
    SLICE_X6Y96          RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.413    11.865    my_dp_formant/genblk1[0].T_bram/BRAM_reg_0_63_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         11.865    
                         arrival time                         -11.253    
  -------------------------------------------------------------------
                         slack                                  0.612    




