Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to J:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565\mb_system\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "mb_system_axi_tft_0_wrapper_xst.prj"
Verilog Include Directory          : {"J:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565\mb_system\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx45csg324-3
Output File Name                   : "../implementation/mb_system_axi_tft_0_wrapper.ngc"

---- Source Options
Top Module Name                    : mb_system_axi_tft_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/iic_init.v" into library axi_tft_v1_00_a
Parsing module <iic_init>.
Analyzing Verilog file "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/slave_register.v" into library axi_tft_v1_00_a
Parsing module <slave_register>.
Analyzing Verilog file "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/line_buffer.v" into library axi_tft_v1_00_a
Parsing module <line_buffer>.
WARNING:HDLCompiler:327 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/line_buffer.v" Line 228: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/h_sync.v" into library axi_tft_v1_00_a
Parsing module <h_sync>.
Analyzing Verilog file "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/v_sync.v" into library axi_tft_v1_00_a
Parsing module <v_sync>.
Analyzing Verilog file "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/tft_interface.v" into library axi_tft_v1_00_a
Parsing module <tft_interface>.
Analyzing Verilog file "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/tft_controller.v" into library axi_tft_v1_00_a
Parsing module <tft_controller>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <address_decoder>.
Parsing architecture <IMP> of entity <address_decoder>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <slave_attachment>.
Parsing architecture <imp> of entity <slave_attachment>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <axi_lite_ipif>.
Parsing architecture <imp> of entity <axi_lite_ipif>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rdmux.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_rdmux>.
Parsing architecture <implementation> of entity <axi_master_burst_rdmux>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_demux.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_wr_demux>.
Parsing architecture <implementation> of entity <axi_master_burst_wr_demux>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_skid2mm_buf.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_skid2mm_buf>.
Parsing architecture <implementation> of entity <axi_master_burst_skid2mm_buf>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_skid_buf.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_skid_buf>.
Parsing architecture <implementation> of entity <axi_master_burst_skid_buf>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_first_stb_offset.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_first_stb_offset>.
Parsing architecture <implementation> of entity <axi_master_burst_first_stb_offset>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_stbs_set.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_stbs_set>.
Parsing architecture <implementation> of entity <axi_master_burst_stbs_set>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_strb_gen.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_strb_gen>.
Parsing architecture <implementation> of entity <axi_master_burst_strb_gen>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_fifo>.
Parsing architecture <imp> of entity <axi_master_burst_fifo>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_pcc>.
Parsing architecture <implementation> of entity <axi_master_burst_pcc>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_addr_cntl.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_addr_cntl>.
Parsing architecture <implementation> of entity <axi_master_burst_addr_cntl>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rddata_cntl.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_rddata_cntl>.
Parsing architecture <implementation> of entity <axi_master_burst_rddata_cntl>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_status_cntl.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_rd_status_cntl>.
Parsing architecture <implementation> of entity <axi_master_burst_rd_status_cntl>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wrdata_cntl.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_wrdata_cntl>.
Parsing architecture <implementation> of entity <axi_master_burst_wrdata_cntl>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_wr_status_cntl>.
Parsing architecture <implementation> of entity <axi_master_burst_wr_status_cntl>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_reset.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_reset>.
Parsing architecture <implementation> of entity <axi_master_burst_reset>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_cmd_status.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_cmd_status>.
Parsing architecture <implementation> of entity <axi_master_burst_cmd_status>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_rd_wr_cntlr>.
Parsing architecture <implementation> of entity <axi_master_burst_rd_wr_cntlr>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_llink.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_rd_llink>.
Parsing architecture <implementation> of entity <axi_master_burst_rd_llink>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_llink.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_wr_llink>.
Parsing architecture <implementation> of entity <axi_master_burst_wr_llink>.
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst>.
Parsing architecture <implementation> of entity <axi_master_burst>.
Parsing VHDL file "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" into library axi_tft_v1_00_a
Parsing entity <axi_tft>.
Parsing architecture <imp> of entity <axi_tft>.
Parsing VHDL file "J:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565\mb_system\hdl\mb_system_axi_tft_0_wrapper.vhd" into library work
Parsing entity <mb_system_axi_tft_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <mb_system_axi_tft_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mb_system_axi_tft_0_wrapper> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:244 - "J:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565\mb_system\hdl\mb_system_axi_tft_0_wrapper.vhd" Line 91: Binding entity axi_tft does not have generic c_s_axi_data_width
INFO:HDLCompiler:1408 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" Line 258. axi_tft is declared here
WARNING:HDLCompiler:244 - "J:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565\mb_system\hdl\mb_system_axi_tft_0_wrapper.vhd" Line 92: Binding entity axi_tft does not have generic c_s_axi_addr_width
INFO:HDLCompiler:1408 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" Line 258. axi_tft is declared here
WARNING:HDLCompiler:244 - "J:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565\mb_system\hdl\mb_system_axi_tft_0_wrapper.vhd" Line 103: Binding entity axi_tft does not have generic c_use_wstrb
INFO:HDLCompiler:1408 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" Line 258. axi_tft is declared here
WARNING:HDLCompiler:244 - "J:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565\mb_system\hdl\mb_system_axi_tft_0_wrapper.vhd" Line 104: Binding entity axi_tft does not have generic c_dphase_timeout
INFO:HDLCompiler:1408 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" Line 258. axi_tft is declared here

Elaborating entity <axi_tft> (architecture <imp>) with generics from library <axi_tft_v1_00_a>.
WARNING:HDLCompiler:871 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" Line 573: Using initial value "00000000000000000000000000000000" for ip2bus_mstwr_d since it is never assigned
WARNING:HDLCompiler:871 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" Line 576: Using initial value "0000" for ip2bus_mstwr_rem since it is never assigned

Elaborating entity <axi_lite_ipif> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <slave_attachment> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <address_decoder> (architecture <IMP>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 417. Case statement is complete. others clause is never selected

Elaborating entity <axi_master_burst> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_reset> (architecture <implementation>) from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_cmd_status> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_cmd_status.vhd" Line 430: Assignment to sig_pcc_cmd_rdy ignored, since the identifier is never used

Elaborating entity <axi_master_burst_first_stb_offset> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_stbs_set> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_cmd_status.vhd" Line 971: Assignment to sig_stat_tag_reg ignored, since the identifier is never used

Elaborating entity <axi_master_burst_rd_wr_cntlr> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:871 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" Line 581: Using initial value '0' for sig_md_error_reg since it is never assigned

Elaborating entity <axi_master_burst_pcc> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd" Line 766: Assignment to sig_input_reg_full ignored, since the identifier is never used

Elaborating entity <axi_master_burst_strb_gen> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_strb_gen> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd" Line 1057: Assignment to sig_xfer_reg_full ignored, since the identifier is never used
INFO:HDLCompiler:679 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd" Line 1848. Case statement is complete. others clause is never selected

Elaborating entity <axi_master_burst_addr_cntl> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_addr_cntl.vhd" Line 665: Assignment to sig_next_tag_reg ignored, since the identifier is never used

Elaborating entity <axi_master_burst_rddata_cntl> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_rdmux> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rddata_cntl.vhd" Line 1353: Assignment to sig_coelsc_reg_empty ignored, since the identifier is never used

Elaborating entity <axi_master_burst_rd_status_cntl> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_skid_buf> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_wrdata_cntl> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wrdata_cntl.vhd" Line 1504: Assignment to sig_fifo_next_drr ignored, since the identifier is never used

Elaborating entity <axi_master_burst_wr_status_cntl> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_fifo> (architecture <imp>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 161: <muxcy_l> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 171: <xorcy> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 180: <fds> remains a black-box since it has no binding entity.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" Line 197: <srlc16e> remains a black-box since it has no binding entity.

Elaborating entity <axi_master_burst_fifo> (architecture <imp>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <axi_master_burst_skid2mm_buf> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_wr_demux> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_rd_llink> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_wr_llink> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
Going to verilog side to elaborate module tft_controller

Elaborating module <tft_controller(C_TFT_INTERFACE=0,C_I2C_SLAVE_ADDR=118,C_DEFAULT_TFT_BASE_ADDR='b10100111111000000000000000000000,C_IOREG_STYLE=1,C_FAMILY="spartan6",C_SLV_DWIDTH=32,C_MST_AWIDTH=32,C_MST_DWIDTH=64,C_NUM_REG=4,C_TRANS_INIT=9,C_LINE_INIT=479)>.

Elaborating module <FDR>.
WARNING:HDLCompiler:1127 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/tft_controller.v" Line 485: Assignment to line_cnt_i ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/tft_controller.v" Line 530: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/tft_controller.v" Line 531: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/tft_controller.v" Line 563: Result of 32-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/tft_controller.v" Line 565: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/tft_controller.v" Line 566: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <FDS>.

Elaborating module <slave_register(C_DEFAULT_TFT_BASE_ADDR=32'b10100111111000000000000000000000,C_SLV_DWIDTH=32,C_NUM_REG=4)>.
WARNING:HDLCompiler:1127 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/slave_register.v" Line 251: Assignment to bus2ip_rdce_pulse ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/slave_register.v" Line 252: Assignment to bus2ip_wrce_pulse ignored, since the identifier is never used
WARNING:HDLCompiler:327 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/line_buffer.v" Line 228: Concatenation with unsized literal; will interpret as 32 bits

Elaborating module <line_buffer>.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/line_buffer.v" Line 190: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/line_buffer.v" Line 218: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/line_buffer.v" Line 228: Result of 42-bit expression is truncated to fit in 11-bit target.

Elaborating module <RAMB16_S9_S36>.

Elaborating module <h_sync>.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/h_sync.v" Line 317: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/h_sync.v" Line 322: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/h_sync.v" Line 342: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/h_sync.v" Line 348: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/h_sync.v" Line 354: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/h_sync.v" Line 376: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/h_sync.v" Line 381: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/h_sync.v" Line 386: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/h_sync.v" Line 407: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/h_sync.v" Line 412: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/tft_controller.v" Line 788: Assignment to h_pix_cnt_tc2 ignored, since the identifier is never used

Elaborating module <v_sync>.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/v_sync.v" Line 320: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/v_sync.v" Line 325: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/v_sync.v" Line 345: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/v_sync.v" Line 350: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/v_sync.v" Line 370: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/v_sync.v" Line 375: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/v_sync.v" Line 395: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/v_sync.v" Line 400: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <tft_interface(C_FAMILY="spartan6",C_TFT_INTERFACE=0,C_I2C_SLAVE_ADDR=118,C_IOREG_STYLE=1)>.

Elaborating module <ODDR2>.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:244 - "J:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565\mb_system\hdl\mb_system_axi_tft_0_wrapper.vhd" Line 91: Binding entity axi_tft does not have generic c_s_axi_data_width
INFO:HDLCompiler:1408 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" Line 258. axi_tft is declared here
WARNING:HDLCompiler:244 - "J:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565\mb_system\hdl\mb_system_axi_tft_0_wrapper.vhd" Line 92: Binding entity axi_tft does not have generic c_s_axi_addr_width
INFO:HDLCompiler:1408 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" Line 258. axi_tft is declared here
WARNING:HDLCompiler:244 - "J:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565\mb_system\hdl\mb_system_axi_tft_0_wrapper.vhd" Line 103: Binding entity axi_tft does not have generic c_use_wstrb
INFO:HDLCompiler:1408 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" Line 258. axi_tft is declared here
WARNING:HDLCompiler:244 - "J:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565\mb_system\hdl\mb_system_axi_tft_0_wrapper.vhd" Line 104: Binding entity axi_tft does not have generic c_dphase_timeout
INFO:HDLCompiler:1408 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" Line 258. axi_tft is declared here

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mb_system_axi_tft_0_wrapper>.
    Related source file is "J:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565\mb_system\hdl\mb_system_axi_tft_0_wrapper.vhd".
INFO:Xst:3210 - "J:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565\mb_system\hdl\mb_system_axi_tft_0_wrapper.vhd" line 181: Output port <MD_ERROR> of the instance <axi_tft_0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mb_system_axi_tft_0_wrapper> synthesized.

Synthesizing Unit <axi_tft>.
    Related source file is "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_BASEADDR = "01001000000000000000000000000000"
        C_HIGHADDR = "01001000000000001111111111111111"
        C_FAMILY = "spartan6"
        C_INSTANCE = "axi_tft_0"
        C_TFT_INTERFACE = 0
        C_I2C_SLAVE_ADDR = "1110110"
        C_DEFAULT_TFT_BASE_ADDR = "10100111111000000000000000000000"
        C_M_AXI_ADDR_WIDTH = 32
        C_M_AXI_DATA_WIDTH = 32
        C_MAX_BURST_LEN = 16
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ACLK>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ARESETN>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <M_AXI_ACLK>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <M_AXI_ARESETN>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3210 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" line 694: Output port <Bus2IP_Addr> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" line 694: Output port <Bus2IP_CS> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" line 694: Output port <Bus2IP_RNW> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" line 748: Output port <bus2ip_mstrd_rem> of the instance <AXI_MASTER_BURST_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" line 748: Output port <bus2ip_mst_error> of the instance <AXI_MASTER_BURST_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" line 748: Output port <bus2ip_mst_rearbitrate> of the instance <AXI_MASTER_BURST_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" line 748: Output port <bus2ip_mst_cmd_timeout> of the instance <AXI_MASTER_BURST_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" line 748: Output port <bus2ip_mstrd_sof_n> of the instance <AXI_MASTER_BURST_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" line 748: Output port <bus2ip_mstrd_src_dsc_n> of the instance <AXI_MASTER_BURST_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" line 748: Output port <bus2ip_mstwr_dst_rdy_n> of the instance <AXI_MASTER_BURST_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" line 748: Output port <bus2ip_mstwr_dst_dsc_n> of the instance <AXI_MASTER_BURST_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vhd" line 871: Output port <IP2Bus_Mst_BE> of the instance <TFT_CTRL_I> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <bus2ip_sreset>.
    Found 32-bit register for signal <bus2ip_mstrd_d1>.
    Found 1-bit register for signal <mstr_src_rdy_n>.
    Found 1-bit register for signal <bus2ip_mreset>.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_tft> synthesized.

Synthesizing Unit <axi_lite_ipif>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd".
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000000001111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 0
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001001000000000000000000000000000","0000000000000000000000000000000001001000000000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (4)
        C_FAMILY = "spartan6"
    Summary:
	no macro.
Unit <axi_lite_ipif> synthesized.

Synthesizing Unit <slave_attachment>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001001000000000000000000000000000","0000000000000000000000000000000001001000000000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (4)
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000000001111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 0
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <S_AXI_AWADDR<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" line 341: Output port <CS_for_gaps> of the instance <I_DECODER> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <s_axi_rresp_i>.
    Found 32-bit register for signal <s_axi_rdata_i>.
    Found 1-bit register for signal <s_axi_rvalid_i>.
    Found 2-bit register for signal <s_axi_bresp_i>.
    Found 1-bit register for signal <s_axi_bvalid_i>.
    Found 1-bit register for signal <rst>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | sm_idle                                        |
    | Power Up State     | sm_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  39 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <slave_attachment> synthesized.

Synthesizing Unit <address_decoder>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd".
        C_BUS_AWIDTH = 4
        C_S_AXI_MIN_SIZE = "00000000000000000000000000001111"
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001001000000000000000000000000000","0000000000000000000000000000000001001000000000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (4)
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Bus_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Bus_RNW_reg>.
    Found 1-bit register for signal <ce_out_i<0>>.
    Found 1-bit register for signal <ce_out_i<1>>.
    Found 1-bit register for signal <ce_out_i<2>>.
    Found 1-bit register for signal <ce_out_i<3>>.
    Found 1-bit register for signal <cs_out_i>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <address_decoder> synthesized.

Synthesizing Unit <pselect_f_1>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "00"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_1> synthesized.

Synthesizing Unit <pselect_f_2>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "01"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_2> synthesized.

Synthesizing Unit <pselect_f_3>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "10"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_3> synthesized.

Synthesizing Unit <pselect_f_4>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "11"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_4> synthesized.

Synthesizing Unit <axi_master_burst>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst.vhd".
        C_M_AXI_ADDR_WIDTH = 32
        C_M_AXI_DATA_WIDTH = 32
        C_MAX_BURST_LEN = 16
        C_ADDR_PIPE_DEPTH = 1
        C_NATIVE_DATA_WIDTH = 32
        C_LENGTH_WIDTH = 12
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst.vhd" line 705: Output port <rd_arid> of the instance <I_RD_WR_CNTRL_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst.vhd" line 705: Output port <wr_awid> of the instance <I_RD_WR_CNTRL_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst.vhd" line 705: Output port <rdwr_md_error> of the instance <I_RD_WR_CNTRL_MODULE> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_master_burst> synthesized.

Synthesizing Unit <axi_master_burst_reset>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_reset.vhd".
    Set property "KEEP = TRUE" for signal <sig_cmd_reset_reg>.
    Set property "equivalent_register_removal = no" for signal <sig_cmd_reset_reg>.
    Set property "KEEP = TRUE" for signal <sig_rdwr_reset_reg>.
    Set property "equivalent_register_removal = no" for signal <sig_rdwr_reset_reg>.
    Set property "KEEP = TRUE" for signal <sig_llink_reset_reg>.
    Set property "equivalent_register_removal = no" for signal <sig_llink_reset_reg>.
    Found 1-bit register for signal <sig_rdwr_reset_reg>.
    Found 1-bit register for signal <sig_llink_reset_reg>.
    Found 1-bit register for signal <sig_axi_por_reg1>.
    Found 1-bit register for signal <sig_axi_por_reg2>.
    Found 1-bit register for signal <sig_axi_por_reg3>.
    Found 1-bit register for signal <sig_axi_por_reg4>.
    Found 1-bit register for signal <sig_axi_por_reg5>.
    Found 1-bit register for signal <sig_axi_por_reg6>.
    Found 1-bit register for signal <sig_axi_por_reg7>.
    Found 1-bit register for signal <sig_axi_por_reg8>.
    Found 1-bit register for signal <sig_axi_por2rst_out>.
    Found 1-bit register for signal <sig_cmd_reset_reg>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_master_burst_reset> synthesized.

Synthesizing Unit <axi_master_burst_cmd_status>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_cmd_status.vhd".
        C_ADDR_WIDTH = 32
        C_NATIVE_DWIDTH = 32
        C_CMD_WIDTH = 68
        C_CMD_BTT_USED_WIDTH = 12
        C_STS_WIDTH = 8
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <ip2bus_mst_lock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ip2bus_mst_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <sig_pop_status> equivalent to <sig_cmd_cmplt_reg> has been removed
    Found 1-bit register for signal <sig_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_cmd_mstrd_req>.
    Found 1-bit register for signal <sig_cmd_mstwr_req>.
    Found 32-bit register for signal <sig_cmd_mst_addr>.
    Found 12-bit register for signal <sig_cmd_mst_length>.
    Found 4-bit register for signal <sig_cmd_mst_be>.
    Found 1-bit register for signal <sig_cmd_type_req>.
    Found 1-bit register for signal <sig_cmd_full_reg>.
    Found 1-bit register for signal <sig_cmd_empty_reg>.
    Found 4-bit register for signal <sig_tag_counter>.
    Found 1-bit register for signal <sig_doing_read_reg>.
    Found 1-bit register for signal <sig_doing_write_reg>.
    Found 1-bit register for signal <sig_stat_error_reg>.
    Found 1-bit register for signal <sig_status_reg_full>.
    Found 1-bit register for signal <sig_status_reg_empty>.
    Found 1-bit register for signal <sig_error_sh_reg>.
    Found 1-bit register for signal <sig_int_error_pulse_reg>.
    Found 1-bit register for signal <sig_init_reg1>.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_cmdack_reg>.
    Found 4-bit adder for signal <sig_tag_counter[3]_GND_23_o_add_21_OUT> created at line 787.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <axi_master_burst_cmd_status> synthesized.

Synthesizing Unit <axi_master_burst_first_stb_offset>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_first_stb_offset.vhd".
        C_STROBE_WIDTH = 4
        C_OFFSET_WIDTH = 8
    Summary:
	no macro.
Unit <axi_master_burst_first_stb_offset> synthesized.

Synthesizing Unit <axi_master_burst_stbs_set>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_stbs_set.vhd".
        C_STROBE_WIDTH = 4
    Found 256x4-bit Read Only RAM for signal <sig_stbs_asserted<3:0>>
    Summary:
	inferred   1 RAM(s).
Unit <axi_master_burst_stbs_set> synthesized.

Synthesizing Unit <axi_master_burst_rd_wr_cntlr>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd".
        C_RDWR_ARID = 0
        C_RDWR_ID_WIDTH = 4
        C_RDWR_ADDR_WIDTH = 32
        C_RDWR_MDATA_WIDTH = 32
        C_RDWR_SDATA_WIDTH = 32
        C_RDWR_MAX_BURST_LEN = 16
        C_RDWR_BTT_USED = 12
        C_RDWR_ADDR_PIPE_DEPTH = 1
        C_RDWR_PCC_CMD_WIDTH = 68
        C_RDWR_STATUS_WIDTH = 8
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_tag> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_dre_src_align> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_dre_dest_align> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_btt> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_cmd_valid> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_drr> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_eof> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_cmd_cmplt> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_calc_error> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1168: Output port <addr2rst_stop_cmplt> of the instance <I_ADDR_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <mm2s_dre_src_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <mm2s_dre_dest_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <data2rst_stop_cmplt> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <mm2s_dre_new_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <mm2s_dre_use_autodest> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <mm2s_dre_flush> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <data2all_dcntlr_halted> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <s2mm_wr_len> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <data2rst_stop_cmplt> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <s2mm_ld_nxt_len> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <data2addr_data_rdy> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <data2all_tlast_error> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <data2all_dcntlr_halted> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1544: Output port <wsc2rst_stop_cmplt> of the instance <I_WR_STATUS_CNTLR> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_doing_write_reg>.
    Found 1-bit register for signal <sig_doing_read_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <axi_master_burst_rd_wr_cntlr> synthesized.

Synthesizing Unit <axi_master_burst_pcc>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd".
        C_DRE_ALIGN_WIDTH = 1
        C_SEL_ADDR_WIDTH = 2
        C_ADDR_WIDTH = 32
        C_STREAM_DWIDTH = 32
        C_MAX_BURST_LEN = 16
        C_CMD_WIDTH = 68
        C_TAG_WIDTH = 4
        C_BTT_USED = 12
        C_SUPPORT_INDET_BTT = 0
WARNING:Xst:647 - Input <cmd2mstr_command<23:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <sig_input_tag_reg>.
    Found 6-bit register for signal <sig_input_dsa_reg>.
    Found 1-bit register for signal <sig_input_drr_reg>.
    Found 1-bit register for signal <sig_input_eof_reg>.
    Found 1-bit register for signal <sig_input_reg_empty>.
    Found 1-bit register for signal <sig_calc_error_reg>.
    Found 1-bit register for signal <sig_calc_error_pushed>.
    Found 2-bit register for signal <sig_strbgen_addr_reg>.
    Found 3-bit register for signal <sig_strbgen_bytes_reg>.
    Found 2-bit register for signal <sig_finish_addr_offset_reg>.
    Found 4-bit register for signal <sig_xfer_strt_strb_imreg>.
    Found 4-bit register for signal <sig_xfer_end_strb_imreg>.
    Found 1-bit register for signal <sig_xfer_len_eq_0_reg>.
    Found 32-bit register for signal <sig_xfer_addr_reg>.
    Found 1-bit register for signal <sig_xfer_type_reg>.
    Found 8-bit register for signal <sig_xfer_len_reg>.
    Found 4-bit register for signal <sig_xfer_tag_reg>.
    Found 6-bit register for signal <sig_xfer_dsa_reg>.
    Found 1-bit register for signal <sig_xfer_drr_reg>.
    Found 1-bit register for signal <sig_xfer_eof_reg>.
    Found 4-bit register for signal <sig_xfer_strt_strb_reg>.
    Found 4-bit register for signal <sig_xfer_end_strb_reg>.
    Found 1-bit register for signal <sig_xfer_is_seq_reg>.
    Found 1-bit register for signal <sig_xfer_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_xfer_calc_err_reg>.
    Found 12-bit register for signal <sig_xfer_btt_reg>.
    Found 1-bit register for signal <sig_xfer_dre_eof_reg>.
    Found 1-bit register for signal <sig_xfer_reg_empty>.
    Found 12-bit register for signal <sig_btt_cntr>.
    Found 16-bit register for signal <sig_addr_cntr_incr_imreg>.
    Found 16-bit register for signal <sig_predict_addr_lsh_imreg>.
    Found 16-bit register for signal <sig_adjusted_addr_incr_reg>.
    Found 16-bit register for signal <sig_addr_cntr_lsh>.
    Found 16-bit register for signal <sig_addr_cntr_msh>.
    Found 1-bit register for signal <sig_first_xfer>.
    Found 1-bit register for signal <sig_cmd2data_valid>.
    Found 1-bit register for signal <sig_cmd2addr_valid>.
    Found 1-bit register for signal <sig_clr_cmd2dre_valid>.
    Found 3-bit register for signal <sig_pcc_sm_state>.
    Found 1-bit register for signal <sig_sm_halt_reg>.
    Found 1-bit register for signal <sig_sm_pop_input_reg>.
    Found 1-bit register for signal <sig_sm_ld_calc1_reg>.
    Found 1-bit register for signal <sig_sm_ld_calc2_reg>.
    Found 1-bit register for signal <sig_ld_xfer_reg>.
    Found 1-bit register for signal <sig_parent_done>.
    Found 1-bit register for signal <sig_input_burst_type_reg>.
    Found finite state machine <FSM_1> for signal <sig_pcc_sm_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | primary_aclk (rising_edge)                     |
    | Reset              | mmap_reset (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <sig_adjusted_addr_incr> created at line 1195.
    Found 16-bit adder for signal <sig_predict_addr_lsh> created at line 1342.
    Found 16-bit adder for signal <sig_predict_addr_lsh_im> created at line 1379.
    Found 16-bit adder for signal <sig_addr_cntr_msh[15]_GND_30_o_add_107_OUT> created at line 1544.
    Found 12-bit subtractor for signal <GND_30_o_GND_30_o_sub_64_OUT<11:0>> created at line 1147.
    Found 16-bit subtractor for signal <sig_byte_change_minus1> created at line 585.
    Found 16-bit subtractor for signal <sig_bytes_to_mbaa> created at line 609.
    Found 16-bit comparator lessequal for signal <n0191> created at line 1271
    Found 16-bit comparator greater for signal <GND_30_o_sig_bytes_to_mbaa[15]_LessThan_87_o> created at line 1318
    Found 16-bit comparator equal for signal <GND_30_o_sig_bytes_to_mbaa[15]_equal_88_o> created at line 1325
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 212 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_master_burst_pcc> synthesized.

Synthesizing Unit <axi_master_burst_strb_gen_1>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_strb_gen.vhd".
        C_ADDR_MODE = 0
        C_STRB_WIDTH = 4
        C_OFFSET_WIDTH = 2
        C_NUM_BYTES_WIDTH = 3
    Found 5-bit adder for signal <GEN_OFFSET_MODE.sig_end_addr_us> created at line 172.
    Found 5-bit subtractor for signal <GEN_OFFSET_MODE.sig_incr_offset_bytes_us> created at line 152.
    Found 32-bit comparator greater for signal <GEN_OFFSET_MODE.sig_strt_addr_int[31]_GND_31_o_LessThan_8_o> created at line 202
    Found 32-bit comparator greater for signal <GEN_OFFSET_MODE.sig_end_addr_int[31]_GND_31_o_LessThan_10_o> created at line 217
    Found 32-bit comparator lessequal for signal <n0011> created at line 232
    Found 32-bit comparator lessequal for signal <n0013> created at line 233
    Found 32-bit comparator lessequal for signal <n0016> created at line 232
    Found 32-bit comparator lessequal for signal <n0018> created at line 233
    Found 32-bit comparator lessequal for signal <n0021> created at line 232
    Found 32-bit comparator lessequal for signal <n0023> created at line 233
    Found 32-bit comparator lessequal for signal <n0026> created at line 232
    Found 32-bit comparator lessequal for signal <n0028> created at line 233
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <axi_master_burst_strb_gen_1> synthesized.

Synthesizing Unit <axi_master_burst_strb_gen_2>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_strb_gen.vhd".
        C_ADDR_MODE = 1
        C_STRB_WIDTH = 4
        C_OFFSET_WIDTH = 2
        C_NUM_BYTES_WIDTH = 2
    Found 2-bit subtractor for signal <GEN_ADDR_MODE.sig_end_addr_us> created at line 287.
    Found 32-bit comparator greater for signal <GEN_ADDR_MODE.sig_end_addr_int[31]_GND_86_o_LessThan_10_o> created at line 353
    Found 32-bit comparator lessequal for signal <n0011> created at line 369
    Found 32-bit comparator lessequal for signal <n0013> created at line 370
    Found 32-bit comparator lessequal for signal <n0016> created at line 369
    Found 32-bit comparator lessequal for signal <n0018> created at line 370
    Found 32-bit comparator lessequal for signal <n0021> created at line 369
    Found 32-bit comparator lessequal for signal <n0023> created at line 370
    Found 32-bit comparator lessequal for signal <n0026> created at line 369
    Found 32-bit comparator lessequal for signal <n0028> created at line 370
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <axi_master_burst_strb_gen_2> synthesized.

Synthesizing Unit <axi_master_burst_addr_cntl>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_addr_cntl.vhd".
        C_ADDR_FIFO_DEPTH = 1
        C_ADDR_WIDTH = 32
        C_ADDR_ID = 0
        C_ADDR_ID_WIDTH = 4
        C_TAG_WIDTH = 4
        C_FAMILY = "virtex6"
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi>.
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi_2>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi_2>.
WARNING:Xst:647 - Input <data2addr_data_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <sig_next_addr_reg>.
    Found 8-bit register for signal <sig_next_len_reg>.
    Found 3-bit register for signal <sig_next_size_reg>.
    Found 2-bit register for signal <sig_next_burst_reg>.
    Found 1-bit register for signal <sig_rd_addr_valid_reg>.
    Found 1-bit register for signal <sig_wr_addr_valid_reg>.
    Found 1-bit register for signal <sig_calc_error_reg>.
    Found 1-bit register for signal <sig_addr_reg_empty>.
    Found 1-bit register for signal <sig_addr_reg_full>.
    Found 1-bit register for signal <sig_posted_to_axi>.
    Found 1-bit register for signal <sig_posted_to_axi_2>.
    Summary:
	inferred  52 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_master_burst_addr_cntl> synthesized.

Synthesizing Unit <axi_master_burst_rddata_cntl>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rddata_cntl.vhd".
        C_INCLUDE_DRE = 0
        C_ALIGN_WIDTH = 1
        C_SEL_ADDR_WIDTH = 2
        C_DATA_CNTL_FIFO_DEPTH = 1
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
        C_TAG_WIDTH = 4
        C_FAMILY = "spartan6"
    Register <sig_halt_reg_dly1> equivalent to <sig_halt_reg> has been removed
    Register <sig_rd_xfer_cmplt> equivalent to <sig_last_mmap_dbeat_reg> has been removed
    Register <sig_halt_reg_dly2> equivalent to <sig_halt_reg> has been removed
    Register <sig_halt_reg_dly3> equivalent to <sig_halt_reg> has been removed
    Found 1-bit register for signal <sig_last_mmap_dbeat_reg>.
    Found 4-bit register for signal <sig_next_tag_reg>.
    Found 4-bit register for signal <sig_next_strt_strb_reg>.
    Found 4-bit register for signal <sig_next_last_strb_reg>.
    Found 1-bit register for signal <sig_next_eof_reg>.
    Found 1-bit register for signal <sig_next_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_next_sequential_reg>.
    Found 1-bit register for signal <sig_next_calc_error_reg>.
    Found 1-bit register for signal <sig_dqual_reg_empty>.
    Found 1-bit register for signal <sig_dqual_reg_full>.
    Found 2-bit register for signal <sig_ls_addr_cntr[1]_sig_addr_incr_unsgnd[1]_add_23_OUT>.
    Found 3-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_first_dbeat>.
    Found 1-bit register for signal <sig_last_dbeat>.
    Found 8-bit register for signal <sig_dbeat_cntr>.
    Found 1-bit register for signal <sig_ld_new_cmd_reg>.
    Found 4-bit register for signal <sig_coelsc_tag_reg>.
    Found 1-bit register for signal <sig_coelsc_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_coelsc_interr_reg>.
    Found 1-bit register for signal <sig_coelsc_decerr_reg>.
    Found 1-bit register for signal <sig_coelsc_slverr_reg>.
    Found 1-bit register for signal <sig_coelsc_okay_reg>.
    Found 1-bit register for signal <sig_coelsc_reg_full>.
    Found 1-bit register for signal <sig_halt_reg>.
    Found 3-bit adder for signal <sig_addr_posted_cntr[2]_GND_151_o_add_30_OUT> created at line 1155.
    Found 3-bit subtractor for signal <GND_151_o_GND_151_o_sub_32_OUT<2:0>> created at line 1161.
    Found 8-bit subtractor for signal <GND_151_o_GND_151_o_sub_41_OUT<7:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_master_burst_rddata_cntl> synthesized.

Synthesizing Unit <axi_master_burst_rdmux>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rdmux.vhd".
        C_SEL_ADDR_WIDTH = 2
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
WARNING:Xst:647 - Input <mstr2data_saddr_lsb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_master_burst_rdmux> synthesized.

Synthesizing Unit <axi_master_burst_rd_status_cntl>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_status_cntl.vhd".
        C_STS_WIDTH = 8
        C_TAG_WIDTH = 4
WARNING:Xst:647 - Input <calc2rsc_calc_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2rsc_calc_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2rsc_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_rd_sts_interr_reg>.
    Found 1-bit register for signal <sig_rd_sts_decerr_reg>.
    Found 1-bit register for signal <sig_rd_sts_slverr_reg>.
    Found 1-bit register for signal <sig_rd_sts_okay_reg>.
    Found 1-bit register for signal <sig_rd_sts_reg_full>.
    Found 1-bit register for signal <sig_rd_sts_reg_empty>.
    Found 4-bit register for signal <sig_rd_sts_tag_reg>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <axi_master_burst_rd_status_cntl> synthesized.

Synthesizing Unit <axi_master_burst_skid_buf>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_skid_buf.vhd".
        C_WDATA_WIDTH = 32
    Set property "KEEP = TRUE" for signal <sig_m_valid_out>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_out>.
    Set property "KEEP = TRUE" for signal <sig_m_valid_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_out>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_out>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_s_ready_out>.
    Found 1-bit register for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_m_valid_out>.
    Found 1-bit register for signal <sig_m_valid_dup>.
    Found 32-bit register for signal <sig_data_skid_reg>.
    Found 4-bit register for signal <sig_strb_skid_reg>.
    Found 1-bit register for signal <sig_last_skid_reg>.
    Found 32-bit register for signal <sig_data_reg_out>.
    Found 4-bit register for signal <sig_strb_reg_out>.
    Found 1-bit register for signal <sig_last_reg_out>.
    Found 1-bit register for signal <sig_stop_request>.
    Found 4-bit register for signal <sig_sstrb_stop_mask>.
    Found 1-bit register for signal <sig_sready_stop_reg>.
    Found 1-bit register for signal <sig_mvalid_stop_reg>.
    Found 1-bit register for signal <sig_reset_reg>.
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_master_burst_skid_buf> synthesized.

Synthesizing Unit <axi_master_burst_wrdata_cntl>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wrdata_cntl.vhd".
        C_REALIGNER_INCLUDED = 0
        C_ENABLE_STORE_FORWARD = 0
        C_SF_BYTES_RCVD_WIDTH = 12
        C_SEL_ADDR_WIDTH = 2
        C_DATA_CNTL_FIFO_DEPTH = 1
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
        C_TAG_WIDTH = 4
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <s2mm_strm_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_stbs_asserted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_strm_eop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <realign2wdc_eop_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mstr2data_drr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <sig_halt_reg_dly1> equivalent to <sig_halt_reg> has been removed
    Register <sig_halt_reg_dly2> equivalent to <sig_halt_reg> has been removed
    Register <sig_halt_reg_dly3> equivalent to <sig_halt_reg> has been removed
    Found 1-bit register for signal <sig_tlast_error_reg>.
    Found 1-bit register for signal <sig_tlast_err_stop>.
    Found 1-bit register for signal <sig_last_mmap_dbeat_reg>.
    Found 1-bit register for signal <sig_push_err2wsc>.
    Found 1-bit register for signal <sig_push_to_wsc>.
    Found 4-bit register for signal <sig_data2wsc_tag>.
    Found 1-bit register for signal <sig_data2wsc_calc_err>.
    Found 1-bit register for signal <sig_data2wsc_last_err>.
    Found 1-bit register for signal <sig_data2wsc_cmd_cmplt>.
    Found 1-bit register for signal <sig_ld_new_cmd_reg>.
    Found 1-bit register for signal <sig_s2mm_ld_nxt_len>.
    Found 8-bit register for signal <sig_s2mm_wr_len>.
    Found 4-bit register for signal <sig_next_tag_reg>.
    Found 4-bit register for signal <sig_next_strt_strb_reg>.
    Found 4-bit register for signal <sig_next_last_strb_reg>.
    Found 1-bit register for signal <sig_next_eof_reg>.
    Found 1-bit register for signal <sig_next_sequential_reg>.
    Found 1-bit register for signal <sig_next_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_next_calc_error_reg>.
    Found 1-bit register for signal <sig_dqual_reg_empty>.
    Found 1-bit register for signal <sig_dqual_reg_full>.
    Found 2-bit register for signal <sig_ls_addr_cntr[1]_sig_addr_incr_unsgnd[1]_add_33_OUT>.
    Found 3-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_first_dbeat>.
    Found 1-bit register for signal <sig_last_dbeat>.
    Found 8-bit register for signal <sig_dbeat_cntr>.
    Found 1-bit register for signal <sig_halt_reg>.
    Found 1-bit register for signal <sig_wr_xfer_cmplt>.
    Found 3-bit adder for signal <sig_addr_posted_cntr[2]_GND_155_o_add_41_OUT> created at line 1844.
    Found 3-bit subtractor for signal <GND_155_o_GND_155_o_sub_43_OUT<2:0>> created at line 1850.
    Found 8-bit subtractor for signal <GND_155_o_GND_155_o_sub_52_OUT<7:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <axi_master_burst_wrdata_cntl> synthesized.

Synthesizing Unit <axi_master_burst_wr_status_cntl>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd".
        C_ENABLE_STORE_FORWARD = 0
        C_SF_BYTES_RCVD_WIDTH = 12
        C_STS_FIFO_DEPTH = 3
        C_STS_WIDTH = 8
        C_TAG_WIDTH = 4
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <data2wsc_bytes_rcvd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calc2wsc_calc_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2wsc_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data2wsc_eop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd" line 619: Output port <fifo_wr_full> of the instance <I_WRESP_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd" line 619: Output port <fifo_rd_empty> of the instance <I_WRESP_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd" line 835: Output port <fifo_wr_full> of the instance <GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd" line 835: Output port <fifo_rd_empty> of the instance <GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO> is unconnected or connected to loadless signal.
    Register <sig_halt_reg_dly1> equivalent to <sig_halt_reg> has been removed
    Register <sig_halt_reg_dly2> equivalent to <sig_halt_reg> has been removed
    Register <sig_halt_reg_dly3> equivalent to <sig_halt_reg> has been removed
    Found 3-bit register for signal <sig_wdc_statcnt>.
    Found 4-bit register for signal <sig_coelsc_tag_reg>.
    Found 1-bit register for signal <sig_coelsc_interr_reg>.
    Found 1-bit register for signal <sig_coelsc_decerr_reg>.
    Found 1-bit register for signal <sig_coelsc_slverr_reg>.
    Found 1-bit register for signal <sig_coelsc_okay_reg>.
    Found 1-bit register for signal <sig_coelsc_reg_full>.
    Found 1-bit register for signal <sig_coelsc_reg_empty>.
    Found 3-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_halt_reg>.
    Found 1-bit register for signal <sig_wdc_status_going_full>.
    Found 3-bit adder for signal <sig_wdc_statcnt[2]_GND_156_o_add_10_OUT> created at line 731.
    Found 3-bit adder for signal <sig_addr_posted_cntr[2]_GND_156_o_add_25_OUT> created at line 1306.
    Found 3-bit subtractor for signal <GND_156_o_GND_156_o_sub_12_OUT<2:0>> created at line 737.
    Found 3-bit subtractor for signal <GND_156_o_GND_156_o_sub_27_OUT<2:0>> created at line 1312.
    Found 3-bit comparator lessequal for signal <n0028> created at line 679
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <axi_master_burst_wr_status_cntl> synthesized.

Synthesizing Unit <axi_master_burst_fifo_1>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd".
        C_DWIDTH = 2
        C_DEPTH = 3
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd" line 518: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_master_burst_fifo_1> synthesized.

Synthesizing Unit <srl_fifo_f_1>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 2
        C_DEPTH = 3
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_1> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_1>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 2
        C_DEPTH = 3
        C_FAMILY = "spartan6"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_1> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 3
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Output port <LO> of the instance <STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I> is unconnected or connected to loadless signal.
    Summary:
Unit <cntr_incr_decr_addn_f> synthesized.

Synthesizing Unit <dynshreg_f_1>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 3
        C_DWIDTH = 2
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_1> synthesized.

Synthesizing Unit <axi_master_burst_fifo_2>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd".
        C_DWIDTH = 7
        C_DEPTH = 3
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd" line 518: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_master_burst_fifo_2> synthesized.

Synthesizing Unit <srl_fifo_f_2>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 7
        C_DEPTH = 3
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_2> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_2>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 7
        C_DEPTH = 3
        C_FAMILY = "spartan6"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_2> synthesized.

Synthesizing Unit <dynshreg_f_2>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 3
        C_DWIDTH = 7
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_2> synthesized.

Synthesizing Unit <axi_master_burst_skid2mm_buf>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_skid2mm_buf.vhd".
        C_MDATA_WIDTH = 32
        C_SDATA_WIDTH = 32
        C_ADDR_LSB_WIDTH = 2
    Set property "KEEP = TRUE" for signal <sig_m_valid_out>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_out>.
    Set property "KEEP = TRUE" for signal <sig_m_valid_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_out>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_out>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_s_ready_out>.
    Found 1-bit register for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_m_valid_out>.
    Found 1-bit register for signal <sig_m_valid_dup>.
    Found 32-bit register for signal <sig_data_skid_reg>.
    Found 4-bit register for signal <sig_strb_skid_reg>.
    Found 1-bit register for signal <sig_last_skid_reg>.
    Found 32-bit register for signal <sig_data_reg_out>.
    Found 4-bit register for signal <sig_strb_reg_out>.
    Found 1-bit register for signal <sig_last_reg_out>.
    Found 1-bit register for signal <sig_reset_reg>.
    Summary:
	inferred  79 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_master_burst_skid2mm_buf> synthesized.

Synthesizing Unit <axi_master_burst_wr_demux>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_demux.vhd".
        C_SEL_ADDR_WIDTH = 2
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
WARNING:Xst:647 - Input <debeat_saddr_lsb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_master_burst_wr_demux> synthesized.

Synthesizing Unit <axi_master_burst_rd_llink>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_llink.vhd".
        C_NATIVE_DWIDTH = 32
WARNING:Xst:647 - Input <rdllink_addr_req_posted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdllink_xfer_cmplt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ip2bus_mstrd_dst_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_stream_sof>.
    Found 1-bit register for signal <sig_allow_rd_requests>.
    Found 1-bit register for signal <sig_rd_error_reg>.
    Found 1-bit register for signal <sig_rd_discontinue>.
    Found 1-bit register for signal <sig_llink_busy>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <axi_master_burst_rd_llink> synthesized.

Synthesizing Unit <axi_master_burst_wr_llink>.
    Related source file is "C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_llink.vhd".
        C_NATIVE_DWIDTH = 32
WARNING:Xst:647 - Input <ip2bus_mstwr_rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrllink_addr_req_posted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrllink_xfer_cmplt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ip2bus_mstwr_sof_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ip2bus_mstwr_src_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_allow_wr_requests>.
    Found 1-bit register for signal <sig_wr_error_reg>.
    Found 1-bit register for signal <sig_wr_dsc_in_prog>.
    Found 1-bit register for signal <sig_assert_discontinue>.
    Found 1-bit register for signal <sig_llink_busy>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <axi_master_burst_wr_llink> synthesized.

Synthesizing Unit <tft_controller>.
    Related source file is "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/tft_controller.v".
        C_TFT_INTERFACE = 0
        C_I2C_SLAVE_ADDR = 118
        C_DEFAULT_TFT_BASE_ADDR = 32'b10100111111000000000000000000000
        C_IOREG_STYLE = 1
        C_FAMILY = "spartan6"
        C_SLV_DWIDTH = 32
        C_MST_AWIDTH = 32
        C_MST_DWIDTH = 64
        C_NUM_REG = 4
        C_TRANS_INIT = 9
        C_LINE_INIT = 479
INFO:Xst:3210 - "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/tft_controller.v" line 779: Output port <H_pix_cnt_tc2> of the instance <HSYNC_U2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <IP2Bus_Mst_Type>.
    Found 1-bit register for signal <IP2Bus_MstRd_dst_rdy>.
    Found 1-bit register for signal <eof_n>.
    Found 1-bit register for signal <trans_cnt_tc_pulse_i>.
    Found 32-bit register for signal <tft_base_addr>.
    Found 20-bit register for signal <line_offset_i>.
    Found 11-bit register for signal <trans_offset_i>.
    Found 5-bit register for signal <trans_cnt>.
    Found 11-bit register for signal <trans_offset>.
    Found 9-bit register for signal <line_cnt>.
    Found 20-bit register for signal <line_offset>.
    Found 64-bit register for signal <AXI_BRAM_data_i>.
    Found 1-bit register for signal <AXI_BRAM_we_i>.
    Found 1-bit register for signal <get_line_start_d1>.
    Found 1-bit register for signal <get_line_start_d2>.
    Found 1-bit register for signal <get_line_start_d3>.
    Found 1-bit register for signal <get_line>.
    Found 1-bit register for signal <v_p_cnt_tc_d1>.
    Found 1-bit register for signal <v_p_cnt_tc_d2>.
    Found 1-bit register for signal <v_bp_cnt_tc_d1>.
    Found 1-bit register for signal <v_bp_cnt_tc_d2>.
    Found 1-bit register for signal <tft_half_size_axi>.
    Found 1-bit register for signal <tft_on_reg_axi_d1>.
    Found 1-bit register for signal <tft_on_reg>.
    Found 32-bit register for signal <tft_base_addr_d1>.
    Found 32-bit register for signal <tft_base_addr_d2>.
    Found 1-bit register for signal <tft_half_size_bram>.
    Found 1-bit register for signal <tft_on_reg_bram_d1>.
    Found 1-bit register for signal <tft_on_reg_bram_d2>.
    Found 1-bit register for signal <vsync_intr_d1>.
    Found 1-bit register for signal <vsync_intr_d2>.
    Found 1-bit register for signal <tft_rst_d1>.
    Found 1-bit register for signal <tft_rst_d2>.
    Found 1-bit register for signal <IP2Bus_MstRd_Req>.
    Found 32-bit adder for signal <n0193> created at line 355.
    Found 32-bit adder for signal <IP2Bus_Mst_Addr> created at line 355.
    Found 5-bit adder for signal <trans_cnt[0]_GND_216_o_add_30_OUT> created at line 530.
    Found 11-bit adder for signal <trans_offset[0]_GND_216_o_add_31_OUT> created at line 531.
    Found 21-bit adder for signal <n0201[20:0]> created at line 563.
    Found 20-bit adder for signal <line_offset[0]_GND_216_o_add_44_OUT> created at line 565.
    Found 9-bit adder for signal <line_cnt[0]_GND_216_o_add_46_OUT> created at line 566.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 260 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <tft_controller> synthesized.

Synthesizing Unit <slave_register>.
    Related source file is "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/slave_register.v".
        C_DEFAULT_TFT_BASE_ADDR = 32'b10100111111000000000000000000000
        C_SLV_DWIDTH = 32
        C_NUM_REG = 4
    Found 1-bit register for signal <bus2ip_wrce_d1>.
    Found 32-bit register for signal <TFT_base_addr>.
    Found 1-bit register for signal <TFT_half_size>.
    Found 1-bit register for signal <TFT_dps_reg>.
    Found 1-bit register for signal <TFT_on_reg>.
    Found 1-bit register for signal <TFT_intr_en>.
    Found 1-bit register for signal <TFT_status_reg>.
    Found 8-bit register for signal <TFT_iic_reg_addr>.
    Found 8-bit register for signal <TFT_iic_reg_data>.
    Found 1-bit register for signal <TFT_iic_xfer>.
    Found 1-bit register for signal <iic_xfer_done_d1>.
    Found 1-bit register for signal <iic_xfer_done_d2>.
    Found 1-bit register for signal <tft_status_d1>.
    Found 1-bit register for signal <tft_status_d2>.
    Found 32-bit register for signal <IP2Bus_Data>.
    Found 1-bit register for signal <bus2ip_rdce_d1>.
    Summary:
	inferred  92 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <slave_register> synthesized.

Synthesizing Unit <line_buffer>.
    Related source file is "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/line_buffer.v".
    Found 1-bit register for signal <tc>.
    Found 9-bit register for signal <BRAAXI_addr>.
    Found 8-bit register for signal <RED>.
    Found 8-bit register for signal <GREEN>.
    Found 8-bit register for signal <BLUE>.
    Found 11-bit register for signal <BRAM_TFT_addr>.
    Found 11-bit adder for signal <BRAM_TFT_addr[10]_GND_220_o_add_3_OUT> created at line 190.
    Found 9-bit adder for signal <BRAAXI_addr[8]_GND_220_o_add_10_OUT> created at line 218.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <line_buffer> synthesized.

Synthesizing Unit <h_sync>.
    Related source file is "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/h_sync.v".
        HSYNCPW = 8'b01100000
        HBKPRCH = 8'b00110000
        HPIXELS = 11'b01010000000
        HFNPRCH = 8'b00010000
        SET_COUNTERS = 5'b00001
        PULSE = 5'b00010
        BACK_PORCH = 5'b00100
        PIXEL = 5'b01000
        FRONT_PORCH = 5'b10000
    Found 1-bit register for signal <VSYNC_Rst>.
    Found 8-bit register for signal <h_p_cnt>.
    Found 1-bit register for signal <h_p_cnt_tc>.
    Found 8-bit register for signal <h_bp_cnt>.
    Found 1-bit register for signal <H_bp_cnt_tc>.
    Found 1-bit register for signal <H_bp_cnt_tc2>.
    Found 11-bit register for signal <h_pix_cnt>.
    Found 1-bit register for signal <H_pix_cnt_tc>.
    Found 1-bit register for signal <H_pix_cnt_tc2>.
    Found 8-bit register for signal <h_fp_cnt>.
    Found 1-bit register for signal <h_fp_cnt_tc>.
    Found 5-bit register for signal <HSYNC_cs>.
    Found finite state machine <FSM_2> for signal <HSYNC_cs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <h_p_cnt[0]_GND_222_o_add_27_OUT> created at line 322.
    Found 8-bit adder for signal <h_bp_cnt[0]_GND_222_o_add_36_OUT> created at line 354.
    Found 11-bit adder for signal <h_pix_cnt[0]_GND_222_o_add_46_OUT> created at line 386.
    Found 8-bit adder for signal <h_fp_cnt[0]_GND_222_o_add_54_OUT> created at line 412.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <h_sync> synthesized.

Synthesizing Unit <v_sync>.
    Related source file is "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/v_sync.v".
        VSYNCPW = 8'b00000010
        VBKPRCH = 8'b00011111
        VPIXELS = 11'b00111100000
        VFNPRCH = 8'b00001100
        SET_COUNTERS = 5'b00001
        PULSE = 5'b00010
        BACK_PORCH = 5'b00100
        LINE = 5'b01000
        FRONT_PORCH = 5'b10000
    Found 1-bit register for signal <clk_ce_pos>.
    Found 1-bit register for signal <clk_ce_neg>.
    Found 5-bit register for signal <VSYNC_cs>.
    Found 2-bit register for signal <v_p_cnt>.
    Found 1-bit register for signal <V_p_cnt_tc>.
    Found 5-bit register for signal <v_bp_cnt>.
    Found 1-bit register for signal <V_bp_cnt_tc>.
    Found 10-bit register for signal <v_l_cnt>.
    Found 1-bit register for signal <V_l_cnt_tc>.
    Found 6-bit register for signal <v_fp_cnt>.
    Found 1-bit register for signal <v_fp_cnt_tc>.
    Found 1-bit register for signal <clk_stb_d1>.
    Found finite state machine <FSM_3> for signal <VSYNC_cs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 19                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <v_p_cnt[0]_GND_223_o_add_29_OUT> created at line 325.
    Found 5-bit adder for signal <v_bp_cnt[0]_GND_223_o_add_37_OUT> created at line 350.
    Found 10-bit adder for signal <v_l_cnt[0]_GND_223_o_add_45_OUT> created at line 375.
    Found 6-bit adder for signal <v_fp_cnt[0]_GND_223_o_add_53_OUT> created at line 400.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <v_sync> synthesized.

Synthesizing Unit <tft_interface>.
    Related source file is "J:/Documents/Projects/Pipistrello_v2.0/Pipistrello_dvi565/mb_system/pcores/axi_tft_v1_00_a/hdl/verilog/tft_interface.v".
        C_FAMILY = "spartan6"
        C_I2C_SLAVE_ADDR = 118
        C_TFT_INTERFACE = 0
        C_IOREG_STYLE = 1
WARNING:Xst:647 - Input <TFT_iic_reg_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TFT_iic_reg_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TFT_IIC_SCL_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TFT_IIC_SDA_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TFT_iic_xfer> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <tft_interface> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x4-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 34
 10-bit adder                                          : 1
 11-bit adder                                          : 3
 12-bit subtractor                                     : 1
 16-bit adder                                          : 4
 16-bit subtractor                                     : 2
 2-bit adder                                           : 1
 2-bit subtractor                                      : 1
 20-bit adder                                          : 1
 21-bit adder                                          : 1
 3-bit addsub                                          : 4
 32-bit adder                                          : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 3
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 8-bit adder                                           : 3
 8-bit subtractor                                      : 2
 9-bit adder                                           : 2
# Registers                                            : 319
 1-bit register                                        : 227
 10-bit register                                       : 1
 11-bit register                                       : 4
 12-bit register                                       : 3
 16-bit register                                       : 5
 2-bit register                                        : 8
 20-bit register                                       : 2
 3-bit register                                        : 6
 32-bit register                                       : 16
 4-bit register                                        : 26
 5-bit register                                        : 2
 6-bit register                                        : 3
 64-bit register                                       : 1
 8-bit register                                        : 13
 9-bit register                                        : 2
# Comparators                                          : 25
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 3-bit comparator lessequal                            : 3
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 16
# Multiplexers                                         : 99
 1-bit 2-to-1 multiplexer                              : 56
 11-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 14
 4-bit 2-to-1 multiplexer                              : 10
 42-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 4
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <axi_master_burst_cmd_status>.
The following registers are absorbed into counter <sig_tag_counter>: 1 register on signal <sig_tag_counter>.
Unit <axi_master_burst_cmd_status> synthesized (advanced).

Synthesizing (advanced) Unit <axi_master_burst_pcc>.
The following registers are absorbed into accumulator <sig_btt_cntr>: 1 register on signal <sig_btt_cntr>.
The following registers are absorbed into counter <sig_addr_cntr_msh>: 1 register on signal <sig_addr_cntr_msh>.
Unit <axi_master_burst_pcc> synthesized (advanced).

Synthesizing (advanced) Unit <axi_master_burst_rddata_cntl>.
The following registers are absorbed into counter <sig_dbeat_cntr>: 1 register on signal <sig_dbeat_cntr>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
Unit <axi_master_burst_rddata_cntl> synthesized (advanced).

Synthesizing (advanced) Unit <axi_master_burst_stbs_set>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig_stbs_asserted<3:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 4-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0000",tstrb_in)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sig_stbs_asserted> |          |
    -----------------------------------------------------------------------
Unit <axi_master_burst_stbs_set> synthesized (advanced).

Synthesizing (advanced) Unit <axi_master_burst_wr_status_cntl>.
The following registers are absorbed into counter <sig_wdc_statcnt>: 1 register on signal <sig_wdc_statcnt>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
Unit <axi_master_burst_wr_status_cntl> synthesized (advanced).

Synthesizing (advanced) Unit <axi_master_burst_wrdata_cntl>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
The following registers are absorbed into counter <sig_dbeat_cntr>: 1 register on signal <sig_dbeat_cntr>.
Unit <axi_master_burst_wrdata_cntl> synthesized (advanced).

Synthesizing (advanced) Unit <h_sync>.
The following registers are absorbed into counter <h_p_cnt>: 1 register on signal <h_p_cnt>.
The following registers are absorbed into counter <h_bp_cnt>: 1 register on signal <h_bp_cnt>.
The following registers are absorbed into counter <h_pix_cnt>: 1 register on signal <h_pix_cnt>.
The following registers are absorbed into counter <h_fp_cnt>: 1 register on signal <h_fp_cnt>.
Unit <h_sync> synthesized (advanced).

Synthesizing (advanced) Unit <line_buffer>.
The following registers are absorbed into counter <BRAM_TFT_addr>: 1 register on signal <BRAM_TFT_addr>.
The following registers are absorbed into counter <BRAAXI_addr>: 1 register on signal <BRAAXI_addr>.
Unit <line_buffer> synthesized (advanced).

Synthesizing (advanced) Unit <tft_controller>.
The following registers are absorbed into counter <trans_cnt>: 1 register on signal <trans_cnt>.
The following registers are absorbed into counter <line_cnt>: 1 register on signal <line_cnt>.
Unit <tft_controller> synthesized (advanced).

Synthesizing (advanced) Unit <v_sync>.
The following registers are absorbed into counter <v_p_cnt>: 1 register on signal <v_p_cnt>.
The following registers are absorbed into counter <v_bp_cnt>: 1 register on signal <v_bp_cnt>.
The following registers are absorbed into counter <v_l_cnt>: 1 register on signal <v_l_cnt>.
The following registers are absorbed into counter <v_fp_cnt>: 1 register on signal <v_fp_cnt>.
Unit <v_sync> synthesized (advanced).
WARNING:Xst:2677 - Node <sig_input_dsa_reg_1> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_2> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_3> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_4> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_5> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_1> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_2> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_3> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_4> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_5> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_6> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_7> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_8> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_9> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_10> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_11> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_12> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_13> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_14> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_15> of sequential type is unconnected in block <axi_master_burst_pcc>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x4-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 13
 11-bit adder                                          : 1
 16-bit adder                                          : 2
 16-bit subtractor                                     : 1
 2-bit adder                                           : 1
 2-bit subtractor                                      : 1
 20-bit adder                                          : 1
 21-bit adder                                          : 1
 32-bit adder                                          : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
# Counters                                             : 20
 10-bit up counter                                     : 1
 11-bit up counter                                     : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 3-bit updown counter                                  : 4
 4-bit up counter                                      : 1
 5-bit up counter                                      : 2
 6-bit up counter                                      : 1
 8-bit down counter                                    : 2
 8-bit up counter                                      : 3
 9-bit up counter                                      : 2
# Accumulators                                         : 1
 12-bit down loadable accumulator                      : 1
# Registers                                            : 1169
 Flip-Flops                                            : 1169
# Comparators                                          : 25
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 3-bit comparator lessequal                            : 3
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 16
# Multiplexers                                         : 131
 1-bit 2-to-1 multiplexer                              : 98
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 13
 4-bit 2-to-1 multiplexer                              : 10
 42-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 4
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <sig_xfer_len_reg_4> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_len_reg_5> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_len_reg_6> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_len_reg_7> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_halt_reg> has a constant value of 0 in block <axi_master_burst_rddata_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_halt_reg> has a constant value of 0 in block <axi_master_burst_wrdata_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_halt_reg> has a constant value of 0 in block <axi_master_burst_wr_status_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch sig_axi_por_reg1 hinder the constant cleaning in the block axi_master_burst_reset.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <s_axi_rresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_bresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <sig_coelsc_cmd_cmplt_reg> in Unit <axi_master_burst_rddata_cntl> is equivalent to the following FF/Latch, which will be removed : <sig_coelsc_reg_full> 
INFO:Xst:2261 - The FF/Latch <RED_0> in Unit <line_buffer> is equivalent to the following FF/Latch, which will be removed : <RED_5> 
INFO:Xst:2261 - The FF/Latch <BLUE_1> in Unit <line_buffer> is equivalent to the following FF/Latch, which will be removed : <BLUE_6> 
INFO:Xst:2261 - The FF/Latch <RED_1> in Unit <line_buffer> is equivalent to the following FF/Latch, which will be removed : <RED_6> 
INFO:Xst:2261 - The FF/Latch <BLUE_2> in Unit <line_buffer> is equivalent to the following FF/Latch, which will be removed : <BLUE_7> 
INFO:Xst:2261 - The FF/Latch <GREEN_0> in Unit <line_buffer> is equivalent to the following FF/Latch, which will be removed : <GREEN_6> 
INFO:Xst:2261 - The FF/Latch <RED_2> in Unit <line_buffer> is equivalent to the following FF/Latch, which will be removed : <RED_7> 
INFO:Xst:2261 - The FF/Latch <GREEN_1> in Unit <line_buffer> is equivalent to the following FF/Latch, which will be removed : <GREEN_7> 
INFO:Xst:2261 - The FF/Latch <BLUE_0> in Unit <line_buffer> is equivalent to the following FF/Latch, which will be removed : <BLUE_5> 
INFO:Xst:2261 - The FF/Latch <sig_cmd_mst_be_0> in Unit <axi_master_burst_cmd_status> is equivalent to the following 3 FFs/Latches, which will be removed : <sig_cmd_mst_be_1> <sig_cmd_mst_be_2> <sig_cmd_mst_be_3> 
WARNING:Xst:2677 - Node <sig_ls_addr_cntr_0> of sequential type is unconnected in block <axi_master_burst_rddata_cntl>.
WARNING:Xst:2677 - Node <sig_ls_addr_cntr_1> of sequential type is unconnected in block <axi_master_burst_rddata_cntl>.
WARNING:Xst:1710 - FF/Latch <sig_cmd_mstwr_req> (without init value) has a constant value of 0 in block <axi_master_burst_cmd_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_doing_write_reg> has a constant value of 0 in block <axi_master_burst_cmd_status>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/FSM_1> on signal <sig_pcc_sm_state[1:3]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 init              | 000
 wait_for_cmd      | 001
 calc_1            | 010
 calc_2            | 011
 wait_on_xfer_push | 100
 chk_if_done       | 101
 error_trap        | 110
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_tft_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_0> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 sm_idle  | 00
 sm_read  | 01
 sm_write | 10
 sm_resp  | 11
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_tft_0/TFT_CTRL_I/HSYNC_U2/FSM_2> on signal <HSYNC_cs[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 011
 01000 | 010
 10000 | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_tft_0/TFT_CTRL_I/VSYNC_U3/FSM_3> on signal <VSYNC_cs[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 011
 01000 | 010
 10000 | 110
-------------------
WARNING:Xst:1293 - FF/Latch <sig_addr_cntr_incr_imreg_7> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_8> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_9> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_10> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_11> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_12> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_13> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_14> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_15> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <line_offset_13> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <line_offset_14> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <line_offset_15> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <line_offset_16> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <line_offset_17> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <line_offset_18> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <line_offset_19> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trans_offset_4> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trans_offset_5> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trans_offset_6> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trans_offset_7> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trans_offset_8> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trans_offset_9> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trans_offset_10> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <line_offset_i_13> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <line_offset_i_14> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <line_offset_i_15> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <line_offset_i_16> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <line_offset_i_17> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <line_offset_i_18> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <line_offset_i_19> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trans_offset_i_4> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trans_offset_i_5> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trans_offset_i_6> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trans_offset_i_7> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trans_offset_i_8> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trans_offset_i_9> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <trans_offset_i_10> (without init value) has a constant value of 0 in block <tft_controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance LINE_BUFFER_0 in unit line_buffer of type RAMB16_S9_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance LINE_BUFFER_1 in unit line_buffer of type RAMB16_S9_S36 has been replaced by RAMB16BWER

Optimizing unit <mb_system_axi_tft_0_wrapper> ...

Optimizing unit <axi_tft> ...

Optimizing unit <axi_master_burst_rd_wr_cntlr> ...

Optimizing unit <axi_master_burst_pcc> ...

Optimizing unit <axi_master_burst_strb_gen_1> ...

Optimizing unit <axi_master_burst_addr_cntl> ...

Optimizing unit <axi_master_burst_rddata_cntl> ...

Optimizing unit <axi_master_burst_rd_status_cntl> ...

Optimizing unit <axi_master_burst_skid_buf> ...

Optimizing unit <axi_master_burst_wrdata_cntl> ...

Optimizing unit <axi_master_burst_wr_status_cntl> ...

Optimizing unit <axi_master_burst_fifo_1> ...

Optimizing unit <srl_fifo_rbu_f_1> ...

Optimizing unit <axi_master_burst_fifo_2> ...

Optimizing unit <srl_fifo_rbu_f_2> ...

Optimizing unit <axi_master_burst_skid2mm_buf> ...

Optimizing unit <axi_master_burst_reset> ...

Optimizing unit <axi_master_burst_cmd_status> ...

Optimizing unit <axi_master_burst_rd_llink> ...

Optimizing unit <axi_master_burst_wr_llink> ...

Optimizing unit <slave_attachment> ...

Optimizing unit <address_decoder> ...

Optimizing unit <tft_controller> ...

Optimizing unit <slave_register> ...

Optimizing unit <line_buffer> ...

Optimizing unit <h_sync> ...

Optimizing unit <v_sync> ...

Optimizing unit <tft_interface> ...
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_strt_strb_reg_0> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_tag_reg_3> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_tag_reg_2> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_tag_reg_1> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_tag_reg_0> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_31> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_30> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_29> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_28> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_27> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_26> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_25> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_24> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_23> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_22> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_21> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_20> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_2> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_1> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_0> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_mvalid_stop_reg> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_sready_stop_reg> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_stop_request> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_mvalid_stop_reg> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sready_stop_reg> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_stop_request> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_first_dbeat> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_last_strb_reg_3> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_last_strb_reg_2> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_last_strb_reg_1> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_last_strb_reg_0> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_strt_strb_reg_3> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_strt_strb_reg_2> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_strt_strb_reg_1> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_1> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_0> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_11> (without init value) has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_10> (without init value) has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_9> (without init value) has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_8> (without init value) has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_6> (without init value) has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_5> (without init value) has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_4> (without init value) has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_3> (without init value) has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_2> (without init value) has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_1> (without init value) has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_0> (without init value) has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_WR_LLINK_ADAPTER/sig_llink_busy> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_1> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/TFT_CTRL_I/SLAVE_REG_U6/iic_xfer_done_d1> (without init value) has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_19> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_18> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_17> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_16> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_15> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_14> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_13> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_12> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_11> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_10> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_9> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_8> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_7> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_6> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_5> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_4> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_3> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_2> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_21> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_20> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_19> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_18> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_17> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_16> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_15> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_14> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_13> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_12> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_11> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_10> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_9> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_8> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_7> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_6> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_5> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_4> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/sig_doing_write_reg> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_wr_addr_valid_reg> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_burst_reg_1> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_size_reg_2> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_size_reg_0> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_len_reg_7> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_len_reg_6> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_len_reg_5> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_len_reg_4> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_31> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_30> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_29> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_28> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_27> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_26> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_25> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_24> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_23> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_22> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_3> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_4> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_5> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_6> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_7> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_8> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_9> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_10> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_11> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_12> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_13> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_14> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_15> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_16> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_17> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_18> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_3> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_2> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_1> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_0> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_31> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_30> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_29> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_28> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_27> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_26> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_25> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_19> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_20> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_21> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_22> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_23> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_24> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_4> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_3> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_2> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_1> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_0> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_data2wsc_tag_0> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_data2wsc_tag_1> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_data2wsc_tag_2> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_data2wsc_tag_3> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_27> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_28> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_29> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_30> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_31> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_WR_LLINK_ADAPTER/sig_allow_wr_requests> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/TFT_CTRL_I/SLAVE_REG_U6/iic_xfer_done_d2> (without init value) has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_26> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_25> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_24> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_23> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_22> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_21> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_20> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_19> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_18> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_17> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_16> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_15> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_14> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_13> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_12> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_11> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_10> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_9> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_8> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_7> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_6> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_5> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_11> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_10> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_9> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_8> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_7> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_6> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_5> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_4> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_3> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_2> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_1> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_0> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_dre_eof_reg> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_dsa_reg_0> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_drr_reg> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_drr_reg> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_dsa_reg_0> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg_3> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg_2> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg_1> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg_0> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_first_dbeat> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_okay_reg> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_slverr_reg> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_decerr_reg> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_last_strb_reg_3> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_last_strb_reg_2> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_last_strb_reg_1> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_last_strb_reg_0> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_strt_strb_reg_3> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_strt_strb_reg_2> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_strt_strb_reg_1> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_strt_strb_reg_0> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_tag_reg_3> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_tag_reg_2> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_tag_reg_1> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_tag_reg_0> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_okay_reg> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_slverr_reg> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_3> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_2> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_1> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_0> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_reg_out_3> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_reg_out_2> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_reg_out_1> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_reg_out_0> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_skid_reg_3> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_skid_reg_2> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_skid_reg_1> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_skid_reg_0> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_sstrb_stop_mask_3> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_sstrb_stop_mask_2> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_sstrb_stop_mask_1> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_sstrb_stop_mask_0> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_reg_out_3> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_reg_out_2> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_reg_out_1> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_reg_out_0> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_skid_reg_3> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_skid_reg_2> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_skid_reg_1> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_skid_reg_0> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sstrb_stop_mask_3> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sstrb_stop_mask_2> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sstrb_stop_mask_1> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sstrb_stop_mask_0> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_ls_addr_cntr_1> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_ls_addr_cntr_0> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_wr_xfer_cmplt> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_ld_nxt_len> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_7> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_6> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_5> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_4> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_3> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_2> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_1> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_0> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_3> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_2> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_1> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_0> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_okay_reg> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_slverr_reg> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_interr_reg> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_decerr_reg> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_error_sh_reg> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_stat_error_reg> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/sig_stream_sof> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_WR_LLINK_ADAPTER/sig_assert_discontinue> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/TFT_CTRL_I/HSYNC_U2/H_pix_cnt_tc2> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_wdc_status_going_full> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_reg_full> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_sequential_reg> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_tag_reg_3> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_tag_reg_3> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_tag_reg_2> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_tag_reg_2> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_tag_reg_1> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_tag_reg_1> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_tag_reg_0> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_tag_reg_0> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_imreg_3> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_reg_3> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_imreg_2> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_reg_2> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_finish_addr_offset_reg_0> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_finish_addr_offset_reg_1> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_imreg_1> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_reg_1> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_imreg_0> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_len_eq_0_reg> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_reg_0> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_imreg_3> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_reg_3> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_imreg_2> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_reg_2> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_2> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_1> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_0> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_imreg_1> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_reg_1> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_addr_reg_1> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_addr_reg_0> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_imreg_0> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_reg_0> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_last_skid_reg> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_last_reg_out> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_ld_new_cmd_reg> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_tlast_error_reg> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_tlast_err_stop> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_push_err2wsc> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_push_to_wsc> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dqual_reg_full> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_data2wsc_last_err> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_eof_reg> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_calc_error_reg> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_last_dbeat> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_addr_posted_cntr_1> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_data2wsc_calc_err> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dqual_reg_empty> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_wdc_statcnt_2> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_wdc_statcnt_1> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_wdc_statcnt_0> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_tag_counter_3> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_tag_counter_2> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_tag_counter_1> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_tag_counter_0> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_WR_LLINK_ADAPTER/sig_wr_error_reg> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_WR_LLINK_ADAPTER/sig_wr_dsc_in_prog> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_last_skid_reg> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_last_reg_out> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full> is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_addr_posted_cntr_2> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_addr_posted_cntr_0> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dbeat_cntr_7> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dbeat_cntr_6> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dbeat_cntr_5> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dbeat_cntr_4> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dbeat_cntr_3> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dbeat_cntr_2> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dbeat_cntr_1> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dbeat_cntr_0> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_init_done> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:2677 - Node <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_init_reg> of sequential type is unconnected in block <mb_system_axi_tft_0_wrapper>.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_dbeat_cntr_7> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_dbeat_cntr_6> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_dbeat_cntr_5> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_dbeat_cntr_4> has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/TFT_CTRL_I/trans_cnt_0> (without init value) has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/BRAAXI_addr_8> (without init value) has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/BRAM_TFT_addr_10> (without init value) has a constant value of 0 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_reset_reg> in Unit <mb_system_axi_tft_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_reset_reg> <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg> <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_reset_reg> 
INFO:Xst:2261 - The FF/Latch <axi_tft_0/bus2ip_sreset> in Unit <mb_system_axi_tft_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_tft_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst> 
INFO:Xst:2261 - The FF/Latch <axi_tft_0/TFT_CTRL_I/trans_cnt_1> in Unit <mb_system_axi_tft_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_tft_0/TFT_CTRL_I/trans_offset_0> 
INFO:Xst:2261 - The FF/Latch <axi_tft_0/TFT_CTRL_I/trans_cnt_2> in Unit <mb_system_axi_tft_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_tft_0/TFT_CTRL_I/trans_offset_1> 
INFO:Xst:2261 - The FF/Latch <axi_tft_0/TFT_CTRL_I/trans_cnt_3> in Unit <mb_system_axi_tft_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_tft_0/TFT_CTRL_I/trans_offset_2> 
INFO:Xst:2261 - The FF/Latch <axi_tft_0/TFT_CTRL_I/trans_cnt_4> in Unit <mb_system_axi_tft_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_tft_0/TFT_CTRL_I/trans_offset_3> 
INFO:Xst:2261 - The FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_size_reg_1> in Unit <mb_system_axi_tft_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_addr_reg_full> 
INFO:Xst:2261 - The FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_skid_reg_3> in Unit <mb_system_axi_tft_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_skid_reg_2> <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_skid_reg_1> <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_skid_reg_0> 
INFO:Xst:2261 - The FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_eof_reg> in Unit <mb_system_axi_tft_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_burst_type_reg> 
INFO:Xst:2261 - The FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_reg_out_3> in Unit <mb_system_axi_tft_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_reg_out_2> <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_reg_out_1> <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_reg_out_0> 
INFO:Xst:2261 - The FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mstrd_req> in Unit <mb_system_axi_tft_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <axi_tft_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_full_reg> <axi_tft_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_be_0> <axi_tft_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_7> 

Mapping all equations...
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mb_system_axi_tft_0_wrapper, actual ratio is 4.
INFO:Xst:2260 - The FF/Latch <axi_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_B7> in Unit <mb_system_axi_tft_0_wrapper> is equivalent to the following FF/Latch : <axi_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_B2> 
INFO:Xst:2260 - The FF/Latch <axi_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_B6> in Unit <mb_system_axi_tft_0_wrapper> is equivalent to the following FF/Latch : <axi_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_B1> 
INFO:Xst:2260 - The FF/Latch <axi_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_B5> in Unit <mb_system_axi_tft_0_wrapper> is equivalent to the following FF/Latch : <axi_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_B0> 
INFO:Xst:2260 - The FF/Latch <axi_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_G7> in Unit <mb_system_axi_tft_0_wrapper> is equivalent to the following FF/Latch : <axi_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_G1> 
INFO:Xst:2260 - The FF/Latch <axi_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_G6> in Unit <mb_system_axi_tft_0_wrapper> is equivalent to the following FF/Latch : <axi_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_G0> 
INFO:Xst:2260 - The FF/Latch <axi_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_R7> in Unit <mb_system_axi_tft_0_wrapper> is equivalent to the following FF/Latch : <axi_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_R2> 
INFO:Xst:2260 - The FF/Latch <axi_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_R6> in Unit <mb_system_axi_tft_0_wrapper> is equivalent to the following FF/Latch : <axi_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_R1> 
INFO:Xst:2260 - The FF/Latch <axi_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_R5> in Unit <mb_system_axi_tft_0_wrapper> is equivalent to the following FF/Latch : <axi_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_R0> 
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
FlipFlop axi_tft_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_doing_read_reg has been replicated 1 time(s)
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

Processing Unit <mb_system_axi_tft_0_wrapper> :
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_0>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_1>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_2>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_3>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_4>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_5>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_6>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_7>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_8>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_9>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_10>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_11>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_12>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_13>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_14>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_15>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_16>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_17>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_18>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_19>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_20>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_21>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_22>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_23>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_24>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_25>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_26>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_27>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_28>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_29>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_30>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_base_addr_d2_31>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_on_reg>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2>.
	Found 2-bit shift register for signal <axi_tft_0/TFT_CTRL_I/tft_rst_d2>.
Unit <mb_system_axi_tft_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 818
 Flip-Flops                                            : 818
# Shift Registers                                      : 35
 2-bit shift register                                  : 35

=========================================================================
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> has a constant value of 1 in block <mb_system_axi_tft_0_wrapper>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mb_system_axi_tft_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1052
#      GND                         : 1
#      INV                         : 22
#      LUT1                        : 82
#      LUT2                        : 87
#      LUT3                        : 168
#      LUT4                        : 66
#      LUT5                        : 92
#      LUT6                        : 180
#      MUXCY                       : 162
#      MUXCY_L                     : 6
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 183
# FlipFlops/Latches                : 854
#      FD                          : 75
#      FDE                         : 163
#      FDR                         : 264
#      FDRE                        : 334
#      FDS                         : 16
#      FDSE                        : 1
#      ODDR2                       : 1
# RAMS                             : 2
#      RAMB16BWER                  : 2
# Shift Registers                  : 44
#      SRLC16E                     : 44

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             854  out of  54576     1%  
 Number of Slice LUTs:                  741  out of  27288     2%  
    Number used as Logic:               697  out of  27288     2%  
    Number used as Memory:               44  out of   6408     0%  
       Number used as SRL:               44

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1060
   Number with an unused Flip Flop:     206  out of   1060    19%  
   Number with an unused LUT:           319  out of   1060    30%  
   Number of fully used LUT-FF pairs:   535  out of   1060    50%  
   Number of unique control sets:        47

IO Utilization: 
 Number of IOs:                         389
 Number of bonded IOBs:                   0  out of    218     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    116     1%  
    Number using Block RAM only:          2

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                            | Load  |
-----------------------------------+------------------------------------------------------------------+-------+
M_AXI_ACLK                         | NONE(axi_tft_0/mstr_src_rdy_n)                                   | 630   |
S_AXI_ACLK                         | NONE(axi_tft_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1)| 132   |
SYS_TFT_Clk                        | NONE(axi_tft_0/TFT_CTRL_I/get_line_start_d1)                     | 141   |
-----------------------------------+------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.525ns (Maximum Frequency: 153.253MHz)
   Minimum input arrival time before clock: 3.418ns
   Maximum output required time after clock: 2.510ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'M_AXI_ACLK'
  Clock period: 5.561ns (frequency: 179.837MHz)
  Total number of paths / destination ports: 12603 / 1385
-------------------------------------------------------------------------
Delay:               5.561ns (Levels of Logic = 3)
  Source:            axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 (FF)
  Destination:       axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_len_reg_3 (FF)
  Source Clock:      M_AXI_ACLK rising
  Destination Clock: M_AXI_ACLK rising

  Data Path: axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 to axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_len_reg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.447   1.002  axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 (axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2)
     LUT3:I0->O            3   0.205   0.651  axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_eq_0<2>1 (axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_eq_0)
     LUT5:I4->O           12   0.205   1.013  axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_data2mmap_ready1 (M_AXI_RREADY)
     LUT6:I4->O           40   0.203   1.405  axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/mmap_reset_sig_pop_xfer_reg_OR_42_o3 (axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/mmap_reset_sig_pop_xfer_reg_OR_42_o)
     FDRE:R                    0.430          axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_is_seq_reg
    ----------------------------------------
    Total                      5.561ns (1.490ns logic, 4.071ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'S_AXI_ACLK'
  Clock period: 4.214ns (frequency: 237.323MHz)
  Total number of paths / destination ports: 637 / 297
-------------------------------------------------------------------------
Delay:               4.214ns (Levels of Logic = 1)
  Source:            axi_tft_0/bus2ip_sreset (FF)
  Destination:       axi_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_base_addr_0 (FF)
  Source Clock:      S_AXI_ACLK rising
  Destination Clock: S_AXI_ACLK rising

  Data Path: axi_tft_0/bus2ip_sreset to axi_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_base_addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             127   0.447   1.948  axi_tft_0/bus2ip_sreset (axi_tft_0/bus2ip_sreset)
     LUT3:I2->O           32   0.205   1.291  axi_tft_0/TFT_CTRL_I/SLAVE_REG_U6/_n0116_inv1 (axi_tft_0/TFT_CTRL_I/SLAVE_REG_U6/_n0116_inv)
     FDE:CE                    0.322          axi_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_base_addr_31
    ----------------------------------------
    Total                      4.214ns (0.974ns logic, 3.240ns route)
                                       (23.1% logic, 76.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYS_TFT_Clk'
  Clock period: 6.525ns (frequency: 153.253MHz)
  Total number of paths / destination ports: 1833 / 323
-------------------------------------------------------------------------
Delay:               3.263ns (Levels of Logic = 1)
  Source:            axi_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2 (FF)
  Destination:       axi_tft_0/TFT_CTRL_I/TFT_IF_U5/FDR_DE (FF)
  Source Clock:      SYS_TFT_Clk rising
  Destination Clock: SYS_TFT_Clk falling

  Data Path: axi_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2 to axi_tft_0/TFT_CTRL_I/TFT_IF_U5/FDR_DE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.447   0.849  axi_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2 (axi_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2)
     LUT2:I0->O           35   0.203   1.334  axi_tft_0/TFT_CTRL_I/tft_rst1 (axi_tft_0/TFT_CTRL_I/tft_rst)
     FDS:S                     0.430          axi_tft_0/TFT_CTRL_I/TFT_IF_U5/FDS_HSYNC
    ----------------------------------------
    Total                      3.263ns (1.080ns logic, 2.183ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M_AXI_ACLK'
  Total number of paths / destination ports: 223 / 191
-------------------------------------------------------------------------
Offset:              3.418ns (Levels of Logic = 2)
  Source:            M_AXI_RVALID (PAD)
  Destination:       axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_len_reg_3 (FF)
  Destination Clock: M_AXI_ACLK rising

  Data Path: M_AXI_RVALID to axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_len_reg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I2->O            9   0.205   1.174  axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_push_dqual_reg2 (axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_push_dqual_reg1)
     LUT6:I1->O           40   0.203   1.405  axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/mmap_reset_sig_pop_xfer_reg_OR_42_o3 (axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/mmap_reset_sig_pop_xfer_reg_OR_42_o)
     FDRE:R                    0.430          axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_is_seq_reg
    ----------------------------------------
    Total                      3.418ns (0.839ns logic, 2.579ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 116 / 72
-------------------------------------------------------------------------
Offset:              1.906ns (Levels of Logic = 2)
  Source:            S_AXI_AWVALID (PAD)
  Destination:       axi_tft_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3 (FF)
  Destination Clock: S_AXI_ACLK rising

  Data Path: S_AXI_AWVALID to axi_tft_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I2->O            8   0.205   1.167  axi_tft_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11 (axi_tft_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start)
     LUT6:I0->O            1   0.203   0.000  axi_tft_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11 (axi_tft_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<3>)
     FDRE:D                    0.102          axi_tft_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
    ----------------------------------------
    Total                      1.906ns (0.739ns logic, 1.167ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              0.447ns (Levels of Logic = 0)
  Source:            axi_tft_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31 (FF)
  Destination:       S_AXI_RDATA<31> (PAD)
  Source Clock:      S_AXI_ACLK rising

  Data Path: axi_tft_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31 to S_AXI_RDATA<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             0   0.447   0.000  axi_tft_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31 (axi_tft_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31)
    ----------------------------------------
    Total                      0.447ns (0.447ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M_AXI_ACLK'
  Total number of paths / destination ports: 92 / 85
-------------------------------------------------------------------------
Offset:              2.510ns (Levels of Logic = 2)
  Source:            axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 (FF)
  Destination:       M_AXI_RREADY (PAD)
  Source Clock:      M_AXI_ACLK rising

  Data Path: axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 to M_AXI_RREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.447   1.002  axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 (axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2)
     LUT3:I0->O            3   0.205   0.651  axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_eq_0<2>1 (axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_eq_0)
     LUT5:I4->O           12   0.205   0.000  axi_tft_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_data2mmap_ready1 (M_AXI_RREADY)
    ----------------------------------------
    Total                      2.510ns (0.857ns logic, 1.653ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYS_TFT_Clk'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              0.447ns (Levels of Logic = 0)
  Source:            axi_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_R7 (FF)
  Destination:       TFT_VGA_R<7> (PAD)
  Source Clock:      SYS_TFT_Clk rising

  Data Path: axi_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_R7 to TFT_VGA_R<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              0   0.447   0.000  axi_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_R7 (TFT_VGA_R<7>)
    ----------------------------------------
    Total                      0.447ns (0.447ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock M_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M_AXI_ACLK     |    5.561|         |         |         |
SYS_TFT_Clk    |    1.199|         |         |         |
S_AXI_ACLK     |    1.405|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYS_TFT_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M_AXI_ACLK     |    1.026|         |         |         |
SYS_TFT_Clk    |    4.472|         |    3.263|         |
S_AXI_ACLK     |    1.199|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock S_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M_AXI_ACLK     |    1.697|         |         |         |
S_AXI_ACLK     |    4.214|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.54 secs
 
--> 

Total memory usage is 295364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  590 (   0 filtered)
Number of infos    :   95 (   0 filtered)

