Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto ec784c0448f448f0b91f43406066987f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TB_MODULE_behav xil_defaultlib.TB_MODULE -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture arch of entity xil_defaultlib.module [module_default]
Compiling architecture testbench of entity xil_defaultlib.tb_module
Built simulation snapshot TB_MODULE_behav
