

================================================================
== Vivado HLS Report for 'matrix_vector'
================================================================
* Date:           Wed Jun 21 12:31:21 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrix_vector_proj
* Solution:       solution8
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.435 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19| 0.152 us | 0.152 us |   19|   19|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_loop  |       17|       17|         4|          2|          1|     8|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|     12|       0|     329|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     174|    -|
|Register         |        -|      -|     152|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     12|     152|     503|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |grp_fu_255_p2         |     *    |      3|  0|  20|          32|          32|
    |grp_fu_261_p2         |     *    |      3|  0|  20|          32|          32|
    |grp_fu_267_p2         |     *    |      3|  0|  20|          32|          32|
    |grp_fu_273_p2         |     *    |      3|  0|  20|          32|          32|
    |V_Out_d0              |     +    |      0|  0|  32|          32|          32|
    |add_ln11_1_fu_363_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln11_2_fu_369_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln11_5_fu_379_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln11_fu_357_p2    |     +    |      0|  0|  39|          32|          32|
    |grp_fu_279_p2         |     +    |      0|  0|  39|          32|          32|
    |i_fu_291_p2           |     +    |      0|  0|  12|           4|           1|
    |icmp_ln7_fu_285_p2    |   icmp   |      0|  0|  11|           4|           5|
    |or_ln11_1_fu_327_p2   |    or    |      0|  0|   6|           6|           2|
    |or_ln11_2_fu_342_p2   |    or    |      0|  0|   6|           6|           2|
    |or_ln11_fu_311_p2     |    or    |      0|  0|   6|           6|           1|
    |ap_enable_pp0         |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |     12|  0| 329|         347|         333|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |M_0_address0                  |  15|          3|    5|         15|
    |M_0_address1                  |  15|          3|    5|         15|
    |M_1_address0                  |  15|          3|    5|         15|
    |M_1_address1                  |  15|          3|    5|         15|
    |V_In_0_address0               |  15|          3|    2|          6|
    |V_In_0_address1               |  15|          3|    2|          6|
    |V_In_1_address0               |  15|          3|    2|          6|
    |V_In_1_address1               |  15|          3|    2|          6|
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_247_p4  |   9|          2|    4|          8|
    |i_0_reg_243                   |   9|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 174|         35|   38|        107|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln11_2_reg_494              |  32|   0|   32|          0|
    |add_ln11_3_reg_489              |  32|   0|   32|          0|
    |add_ln11_4_reg_499              |  32|   0|   32|          0|
    |add_ln11_reg_484                |  32|   0|   32|          0|
    |ap_CS_fsm                       |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |i_0_reg_243                     |   4|   0|    4|          0|
    |i_0_reg_243_pp0_iter1_reg       |   4|   0|    4|          0|
    |i_reg_433                       |   4|   0|    4|          0|
    |icmp_ln7_reg_429                |   1|   0|    1|          0|
    |icmp_ln7_reg_429_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_1_reg_438                   |   4|   0|    6|          2|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 152|   0|  154|          2|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------+-----+-----+------------+---------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_start         |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_done          | out |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_idle          | out |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_ready         | out |    1| ap_ctrl_hs | matrix_vector | return value |
|M_0_address0     | out |    5|  ap_memory |      M_0      |     array    |
|M_0_ce0          | out |    1|  ap_memory |      M_0      |     array    |
|M_0_q0           |  in |   32|  ap_memory |      M_0      |     array    |
|M_0_address1     | out |    5|  ap_memory |      M_0      |     array    |
|M_0_ce1          | out |    1|  ap_memory |      M_0      |     array    |
|M_0_q1           |  in |   32|  ap_memory |      M_0      |     array    |
|M_1_address0     | out |    5|  ap_memory |      M_1      |     array    |
|M_1_ce0          | out |    1|  ap_memory |      M_1      |     array    |
|M_1_q0           |  in |   32|  ap_memory |      M_1      |     array    |
|M_1_address1     | out |    5|  ap_memory |      M_1      |     array    |
|M_1_ce1          | out |    1|  ap_memory |      M_1      |     array    |
|M_1_q1           |  in |   32|  ap_memory |      M_1      |     array    |
|V_In_0_address0  | out |    2|  ap_memory |     V_In_0    |     array    |
|V_In_0_ce0       | out |    1|  ap_memory |     V_In_0    |     array    |
|V_In_0_q0        |  in |   32|  ap_memory |     V_In_0    |     array    |
|V_In_0_address1  | out |    2|  ap_memory |     V_In_0    |     array    |
|V_In_0_ce1       | out |    1|  ap_memory |     V_In_0    |     array    |
|V_In_0_q1        |  in |   32|  ap_memory |     V_In_0    |     array    |
|V_In_1_address0  | out |    2|  ap_memory |     V_In_1    |     array    |
|V_In_1_ce0       | out |    1|  ap_memory |     V_In_1    |     array    |
|V_In_1_q0        |  in |   32|  ap_memory |     V_In_1    |     array    |
|V_In_1_address1  | out |    2|  ap_memory |     V_In_1    |     array    |
|V_In_1_ce1       | out |    1|  ap_memory |     V_In_1    |     array    |
|V_In_1_q1        |  in |   32|  ap_memory |     V_In_1    |     array    |
|V_Out_address0   | out |    3|  ap_memory |     V_Out     |     array    |
|V_Out_ce0        | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_we0        | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_d0         | out |   32|  ap_memory |     V_Out     |     array    |
+-----------------+-----+-----+------------+---------------+--------------+

