SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode no
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily kintex7
SET_PREFERENCE device xc7k325t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package ffg900
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory e:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet_rgmii_example/.Xil/Vivado-4464-SP-W7X64-VM/coregen/mig_7series_0/_tmp/
SET_PREFERENCE subworkingdirectory e:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet_rgmii_example/.Xil/Vivado-4464-SP-W7X64-VM/coregen/mig_7series_0/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PARAMETER component_name mig_7series_0
SET_PREFERENCE compnamestatus 1
SET_PARAMETER component_name mig_7series_0
SET_PARAMETER data_dir_path c:/Xilinx/Vivado/2014.2/data/ip/xilinx/mig_7series_v2_1
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.1
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.1
SET_CORE_PATH c:/Xilinx/Vivado/2014.2/data/ip/xilinx/mig_7series_v2_1
SET_CORE_DATASHEET c:/Xilinx/Vivado/2014.2/data/ip/xilinx/mig_7series_v2_1/data/docs/ds176_7series_MIS.pdf
