# Xilinx University Program XACC School 2021

The Xilinx Adaptive Compute PhD school in association with ETH Zurich XACC, **Developing accelerators using FPGAs** was held virtually during the days 11-15 January 2021.

The school offered students an opportunity to learn about FPGA design and recent technology developments, and gain hands-on experience creating FPGA accelerators with Xilinx software.

An introduction to FPGA and Zynq technology was covered including the PYNQ framework, along with some hands-on tutorials and examples on local hardware (provided by the Xilinx University Program to each attendee). The Xilinx Vitis software development environment for designing FPGA accelerators was introduced. 

Participants devised and built their own custom accelerators targeting Alveo and AWS F1 instances. Students followed the guidance of the instructors to build custom designs from available open source libraries or to create their own custom accelerator design.

The school also included invited presentations from speakers at ETH Zurich and Xilinx on relevant topics, including an overview of the XACC program and the XACC at ETH Zurich.

## Presentations, invited and technical talks

The Vitis and PYNQ prerecorded presentation and slides can be found in the [XUP Compute Acceleration presentations](https://xilinx.github.io/xup_compute_acceleration/presentations.html)

<table>
	<tr>
		<td style="text-align:center; background:transparent;"><strong>FPGAs on cloud and datacenters</strong>; Prof. Gustavo Alonso (ETH Zurich)<iframe width="470" height="276" src="https://www.youtube.com/embed/-3u8T9qbn6k" frameborder="0" allow="autoplay" allowfullscreen></iframe></td>
		<td style="text-align:center; background:transparent;"></td>
	</tr>
	<tr>
		<td style="text-align:center; background:transparent;"><strong>VNx</strong>: XUP Vitis UDP Network Example for Alveo; Dr. Mario Ruiz (XUP)<iframe width="470" height="276" src="https://www.youtube.com/embed/FsKi-7L7INA" frameborder="0" allow="autoplay" allowfullscreen></iframe></td>
		<td style="text-align:center; background:transparent;"><strong>EasyNet</strong>: 100Gbps Network for HLS; Zhenhao He (ETH Zurich)<iframe width="470" height="276" src="https://www.youtube.com/embed/cAh5KgUDgeo" frameborder="0" allow="autoplay" allowfullscreen></iframe></td>
	</tr>
	<tr>
		<td style="text-align:center; background:transparent;"><strong>FPGA Accelerated Computing</strong>, Kumar Deepak (Xilinx Data Center Group)<iframe width="470" height="276" src="https://www.youtube.com/embed/gBQ5hcbGsDA" frameborder="0" allow="autoplay" allowfullscreen></iframe></td>
		<td style="text-align:center; background:transparent;"><strong>Data-Centric Parallel Programming</strong>; Johannes de Fine Licht (ETH Zurich) <iframe width="470" height="276" src="https://www.youtube.com/embed/t0T34AWDpgo" frameborder="0" allow="autoplay" allowfullscreen></td>
	</tr>
</table>

---------------------------------------
<p align="center">Copyright&copy; 2022 AMD-Xilinx</p>