{
 "Device" : "GW2A-18C",
 "Files" : [
  {
   "Path" : "F:/Project/Sipeed/Tang_Primer/Project/Show-image/src/dvi_tx/dvi_tx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/Tang_Primer/Project/Show-image/src/gowin_prom/gowin_prom.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/Tang_Primer/Project/Show-image/src/gowin_rpll/TMDS_rPLL.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/Tang_Primer/Project/Show-image/src/ram_char.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/Tang_Primer/Project/Show-image/src/testpattern.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/Tang_Primer/Project/Show-image/src/video_display.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/Tang_Primer/Project/Show-image/src/video_driver.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/Tang_Primer/Project/Show-image/src/video_top.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "F:/Project/Sipeed/Tang_Primer/Project/Show-image/impl/temp/rtl_parser.result",
 "Top" : "video_top",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}