verilog xil_defaultlib "../../../bd/DebUART/ip/DebUART_lmb_bram_0/sim/DebUART_lmb_bram_0.v" --include "../../../../PROJECT.srcs/sources_1/bd/DebUART/ipshared/100a" --include "../../../../PROJECT.srcs/sources_1/bd/DebUART/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/DebUART/ip/DebUART_clk_wiz_1_0/DebUART_clk_wiz_1_0_clk_wiz.v" --include "../../../../PROJECT.srcs/sources_1/bd/DebUART/ipshared/100a" --include "../../../../PROJECT.srcs/sources_1/bd/DebUART/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/DebUART/ip/DebUART_clk_wiz_1_0/DebUART_clk_wiz_1_0.v" --include "../../../../PROJECT.srcs/sources_1/bd/DebUART/ipshared/100a" --include "../../../../PROJECT.srcs/sources_1/bd/DebUART/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/DebUART/ip/DebUART_xbar_0/sim/DebUART_xbar_0.v" --include "../../../../PROJECT.srcs/sources_1/bd/DebUART/ipshared/100a" --include "../../../../PROJECT.srcs/sources_1/bd/DebUART/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/DebUART/ip/DebUART_blk_mem_gen_0_0/sim/DebUART_blk_mem_gen_0_0.v" --include "../../../../PROJECT.srcs/sources_1/bd/DebUART/ipshared/100a" --include "../../../../PROJECT.srcs/sources_1/bd/DebUART/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/DebUART/ip/DebUART_blk_mem_gen_1_0/sim/DebUART_blk_mem_gen_1_0.v" --include "../../../../PROJECT.srcs/sources_1/bd/DebUART/ipshared/100a" --include "../../../../PROJECT.srcs/sources_1/bd/DebUART/ipshared/7e3a/hdl"

verilog xil_defaultlib "glbl.v"

nosort
