//This file cannot be compiled and simulated in Verilog
//The answers to the exercises are shown here.

a. 8'b0111_1011
b. 16'hx
c. -4'd2
d. 'h1234	
