<profile>

<section name = "Vitis HLS Report for 'mergeRows'" level="0">
<item name = "Date">Wed Nov 29 21:29:08 2023
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">outer_product</item>
<item name = "Solution">build (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx485t-ffg1157-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.156 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_110_1">?, ?, 4, 2, 1, ?, yes</column>
<column name="- VITIS_LOOP_158_2">?, ?, 2, 1, 1, ?, yes</column>
<column name="- VITIS_LOOP_176_3">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 270, -</column>
<column name="FIFO">-, -, 198, 136, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 265, -</column>
<column name="Register">-, -, 345, -, -</column>
<specialColumn name="Available">2060, 2800, 607200, 303600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="colind1_buff_fifo_U">0, 99, 0, -, 2, 32, 64</column>
<column name="colind2_buff_fifo_U">0, 99, 0, -, 2, 32, 64</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln154_fu_246_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln174_fu_252_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln192_fu_258_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln703_fu_264_p2">+, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_358">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_423">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_467">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op110_write_state12">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_tran7to8_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_tran9to10_state9">and, 0, 0, 2, 1, 1</column>
<column name="grp_nbreadreq_fu_60_p3">and, 0, 0, 2, 1, 0</column>
<column name="grp_nbreadreq_fu_68_p3">and, 0, 0, 2, 1, 0</column>
<column name="grp_nbreadreq_fu_75_p3">and, 0, 0, 2, 1, 0</column>
<column name="grp_nbreadreq_fu_83_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln132_fu_234_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln140_fu_240_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp2_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_pp0_stage1_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp1_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp1_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_pp2_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_106">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_117">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_133">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_319">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_338">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_399">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_443">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_88">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op105_write_state11">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op57_read_state4">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op59_write_state4">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op64_write_state4">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op84_write_state7">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_tran4to5_state3">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 9, 1, 9</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">13, 3, 1, 3</column>
<column name="ap_phi_mux_colind1_peek_3_phi_fu_157_p4">13, 3, 32, 96</column>
<column name="ap_phi_mux_colind2_peek_3_phi_fu_171_p4">13, 3, 32, 96</column>
<column name="ap_phi_reg_pp1_iter1_colind1_peek_1_reg_203">13, 3, 32, 96</column>
<column name="ap_phi_reg_pp2_iter1_colind2_peek_1_reg_224">13, 3, 32, 96</column>
<column name="colind1_blk_n">9, 2, 1, 2</column>
<column name="colind1_peek_3_reg_152">13, 3, 32, 96</column>
<column name="colind2_blk_n">9, 2, 1, 2</column>
<column name="colind2_peek_3_reg_166">13, 3, 32, 96</column>
<column name="data1_blk_n">9, 2, 1, 2</column>
<column name="data2_blk_n">9, 2, 1, 2</column>
<column name="merge_data_size_0_reg_180">9, 2, 32, 64</column>
<column name="merge_data_size_2_reg_192">9, 2, 32, 64</column>
<column name="merge_data_size_3_reg_213">9, 2, 32, 64</column>
<column name="merged_colind_blk_n">9, 2, 1, 2</column>
<column name="merged_colind_din">21, 5, 32, 160</column>
<column name="merged_data_blk_n">9, 2, 1, 2</column>
<column name="merged_data_din">17, 4, 32, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln154_reg_315">32, 0, 32, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp1_iter1_colind1_peek_1_reg_203">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp2_iter1_colind2_peek_1_reg_224">32, 0, 32, 0</column>
<column name="colind1_peek_3_reg_152">32, 0, 32, 0</column>
<column name="colind2_peek_3_reg_166">32, 0, 32, 0</column>
<column name="icmp_ln132_reg_307">1, 0, 1, 0</column>
<column name="icmp_ln140_reg_311">1, 0, 1, 0</column>
<column name="merge_data_size_0_reg_180">32, 0, 32, 0</column>
<column name="merge_data_size_2_reg_192">32, 0, 32, 0</column>
<column name="merge_data_size_3_reg_213">32, 0, 32, 0</column>
<column name="tmp_1_reg_287">1, 0, 1, 0</column>
<column name="tmp_29_reg_320">32, 0, 32, 0</column>
<column name="tmp_2_reg_291">1, 0, 1, 0</column>
<column name="tmp_30_reg_325">32, 0, 32, 0</column>
<column name="tmp_3_reg_295">1, 0, 1, 0</column>
<column name="tmp_5_reg_357">1, 0, 1, 0</column>
<column name="tmp_6_reg_361">1, 0, 1, 0</column>
<column name="tmp_7_reg_330">1, 0, 1, 0</column>
<column name="tmp_9_reg_334">1, 0, 1, 0</column>
<column name="tmp_reg_283">1, 0, 1, 0</column>
<column name="tmp_reg_283_pp0_iter1_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mergeRows, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mergeRows, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mergeRows, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mergeRows, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mergeRows, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mergeRows, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, mergeRows, return value</column>
<column name="colind1_dout">in, 32, ap_fifo, colind1, pointer</column>
<column name="colind1_empty_n">in, 1, ap_fifo, colind1, pointer</column>
<column name="colind1_read">out, 1, ap_fifo, colind1, pointer</column>
<column name="colind2_dout">in, 32, ap_fifo, colind2, pointer</column>
<column name="colind2_empty_n">in, 1, ap_fifo, colind2, pointer</column>
<column name="colind2_read">out, 1, ap_fifo, colind2, pointer</column>
<column name="data1_dout">in, 32, ap_fifo, data1, pointer</column>
<column name="data1_empty_n">in, 1, ap_fifo, data1, pointer</column>
<column name="data1_read">out, 1, ap_fifo, data1, pointer</column>
<column name="data2_dout">in, 32, ap_fifo, data2, pointer</column>
<column name="data2_empty_n">in, 1, ap_fifo, data2, pointer</column>
<column name="data2_read">out, 1, ap_fifo, data2, pointer</column>
<column name="merged_colind_din">out, 32, ap_fifo, merged_colind, pointer</column>
<column name="merged_colind_full_n">in, 1, ap_fifo, merged_colind, pointer</column>
<column name="merged_colind_write">out, 1, ap_fifo, merged_colind, pointer</column>
<column name="merged_data_din">out, 32, ap_fifo, merged_data, pointer</column>
<column name="merged_data_full_n">in, 1, ap_fifo, merged_data, pointer</column>
<column name="merged_data_write">out, 1, ap_fifo, merged_data, pointer</column>
</table>
</item>
</section>
</profile>
