Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.2.1.217.3

Tue Dec  6 18:54:29 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt es4finalproj_impl_1.twr es4finalproj_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
        1.3  Error/Warning Messages
    2  CLOCK SUMMARY
        2.1  Clock display_inst/clk
        2.2  Clock pll_outcore_o_c
        2.3  Clock CLK
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 
[IGNORED:]create_generated_clock -name {pll_outcore_o_c} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTCORE]
[IGNORED:]create_generated_clock -name {display_inst/clk} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTGLOBAL]

Operating conditions:
--------------------
    Temperature: 100

1.2  Combinational Loop
========================
None


1.3  Error/Warning Messages
============================
WARNING - No master clock for
	generated clock	create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] .

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "display_inst/clk"
=======================
create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "pll_outcore_o_c"
=======================
create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "CLK"
=======================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock CLK                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From CLK                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
HSOSC_inst/CLKHF (MPW)                  |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock CLK                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From pll_outcore_o_c                   |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 7.892%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
NES_inst/count_195_273__i20/D            |    9.649 ns 
NES_inst/count_195_273__i19/D            |    9.926 ns 
NES_inst/count_195_273__i18/D            |   10.203 ns 
NES_inst/count_195_273__i17/D            |   10.480 ns 
NES_inst/count_195_273__i16/D            |   10.757 ns 
NES_inst/count_195_273__i15/D            |   11.589 ns 
NES_inst/count_195_273__i14/D            |   11.866 ns 
NES_inst/count_195_273__i13/D            |   12.143 ns 
NES_inst/count_195_273__i12/D            |   12.420 ns 
NES_inst/count_195_273__i11/D            |   12.697 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
NES_inst/count_195_273__i6/D             |    1.882 ns 
NES_inst/count_195_273__i7/D             |    1.882 ns 
NES_inst/count_195_273__i8/D             |    1.882 ns 
NES_inst/count_195_273__i9/D             |    1.882 ns 
NES_inst/count_195_273__i10/D            |    1.882 ns 
NES_inst/count_195_273__i11/D            |    1.882 ns 
NES_inst/count_195_273__i12/D            |    1.882 ns 
NES_inst/count_195_273__i13/D            |    1.882 ns 
NES_inst/count_195_273__i14/D            |    1.882 ns 
NES_inst/count_195_273__i15/D            |    1.882 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
NES_inst/count_195_273__i20/Q           |          No required time
board_inst/snake_arr[43]_c/Q            |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
display_inst/vga_init/x_pos_197__i9/D   |    No arrival or required
display_inst/vga_init/x_pos_197__i9/SR  |    No arrival or required
display_inst/vga_init/x_pos_197__i0/D   |    No arrival or required
display_inst/vga_init/x_pos_197__i0/SR  |    No arrival or required
display_inst/vga_init/y_pos_196__i6/D   |    No arrival or required
display_inst/vga_init/y_pos_196__i5/D   |    No arrival or required
{display_inst/vga_init/y_pos_196__i5/SP   display_inst/vga_init/y_pos_196__i6/SP}                           
                                        |    No arrival or required
{display_inst/vga_init/y_pos_196__i5/SR   display_inst/vga_init/y_pos_196__i6/SR}                           
                                        |    No arrival or required
display_inst/vga_init/x_pos_197__i8/D   |    No arrival or required
display_inst/vga_init/x_pos_197__i7/D   |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        43
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
pll_in_clock                            |                     input
data                                    |                     input
VSYNC                                   |                    output
HSYNC                                   |                    output
rgb[0]                                  |                    output
rgb[1]                                  |                    output
rgb[2]                                  |                    output
rgb[3]                                  |                    output
rgb[4]                                  |                    output
rgb[5]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_195_273__i1/Q  (SLICE_R8C29A)
Path End         : NES_inst/count_195_273__i20/D  (SLICE_R8C31C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 21
Delay Ratio      : 34.5% (route), 65.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 9.649 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  13      
board_inst/CLK                                               NET DELAY            5.499                  5.499  13      


Data Path

NES_inst/count_195_273__i1/CK->NES_inst/count_195_273__i1/Q
                                          SLICE_R8C29A       CLK_TO_Q1_DELAY      1.388                  6.887  1       
NES_inst/n20                                                 NET DELAY            2.022                  8.909  1       
NES_inst/count_195_273_add_4_1/C1->NES_inst/count_195_273_add_4_1/CO1
                                          SLICE_R8C29A       C1_TO_COUT1_DELAY    0.343                  9.252  2       
NES_inst/n4429                                               NET DELAY            0.000                  9.252  2       
NES_inst/count_195_273_add_4_3/CI0->NES_inst/count_195_273_add_4_3/CO0
                                          SLICE_R8C29B       CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
NES_inst/n7137                                               NET DELAY            0.000                  9.529  2       
NES_inst/count_195_273_add_4_3/CI1->NES_inst/count_195_273_add_4_3/CO1
                                          SLICE_R8C29B       CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
NES_inst/n4431                                               NET DELAY            0.000                  9.806  2       
NES_inst/count_195_273_add_4_5/CI0->NES_inst/count_195_273_add_4_5/CO0
                                          SLICE_R8C29C       CIN0_TO_COUT0_DELAY  0.277                 10.083  2       
NES_inst/n7302                                               NET DELAY            0.000                 10.083  2       
NES_inst/count_195_273_add_4_5/CI1->NES_inst/count_195_273_add_4_5/CO1
                                          SLICE_R8C29C       CIN1_TO_COUT1_DELAY  0.277                 10.360  2       
NES_inst/n4433                                               NET DELAY            0.000                 10.360  2       
NES_inst/count_195_273_add_4_7/CI0->NES_inst/count_195_273_add_4_7/CO0
                                          SLICE_R8C29D       CIN0_TO_COUT0_DELAY  0.277                 10.637  2       
NES_inst/n7305                                               NET DELAY            0.000                 10.637  2       
NES_inst/count_195_273_add_4_7/CI1->NES_inst/count_195_273_add_4_7/CO1
                                          SLICE_R8C29D       CIN1_TO_COUT1_DELAY  0.277                 10.914  2       
NES_inst/n4435                                               NET DELAY            0.555                 11.469  2       
NES_inst/count_195_273_add_4_9/CI0->NES_inst/count_195_273_add_4_9/CO0
                                          SLICE_R8C30A       CIN0_TO_COUT0_DELAY  0.277                 11.746  2       
NES_inst/n7308                                               NET DELAY            0.000                 11.746  2       
NES_inst/count_195_273_add_4_9/CI1->NES_inst/count_195_273_add_4_9/CO1
                                          SLICE_R8C30A       CIN1_TO_COUT1_DELAY  0.277                 12.023  2       
NES_inst/n4437                                               NET DELAY            0.000                 12.023  2       
NES_inst/count_195_273_add_4_11/CI0->NES_inst/count_195_273_add_4_11/CO0
                                          SLICE_R8C30B       CIN0_TO_COUT0_DELAY  0.277                 12.300  2       
NES_inst/n7311                                               NET DELAY            0.000                 12.300  2       
NES_inst/count_195_273_add_4_11/CI1->NES_inst/count_195_273_add_4_11/CO1
                                          SLICE_R8C30B       CIN1_TO_COUT1_DELAY  0.277                 12.577  2       
NES_inst/n4439                                               NET DELAY            0.000                 12.577  2       
NES_inst/count_195_273_add_4_13/CI0->NES_inst/count_195_273_add_4_13/CO0
                                          SLICE_R8C30C       CIN0_TO_COUT0_DELAY  0.277                 12.854  2       
NES_inst/n7314                                               NET DELAY            0.000                 12.854  2       
NES_inst/count_195_273_add_4_13/CI1->NES_inst/count_195_273_add_4_13/CO1
                                          SLICE_R8C30C       CIN1_TO_COUT1_DELAY  0.277                 13.131  2       
NES_inst/n4441                                               NET DELAY            0.000                 13.131  2       
NES_inst/count_195_273_add_4_15/CI0->NES_inst/count_195_273_add_4_15/CO0
                                          SLICE_R8C30D       CIN0_TO_COUT0_DELAY  0.277                 13.408  2       
NES_inst/n7317                                               NET DELAY            0.000                 13.408  2       
NES_inst/count_195_273_add_4_15/CI1->NES_inst/count_195_273_add_4_15/CO1
                                          SLICE_R8C30D       CIN1_TO_COUT1_DELAY  0.277                 13.685  2       
NES_inst/n4443                                               NET DELAY            0.555                 14.240  2       
NES_inst/count_195_273_add_4_17/CI0->NES_inst/count_195_273_add_4_17/CO0
                                          SLICE_R8C31A       CIN0_TO_COUT0_DELAY  0.277                 14.517  2       
NES_inst/n7320                                               NET DELAY            0.000                 14.517  2       
NES_inst/count_195_273_add_4_17/CI1->NES_inst/count_195_273_add_4_17/CO1
                                          SLICE_R8C31A       CIN1_TO_COUT1_DELAY  0.277                 14.794  2       
NES_inst/n4445                                               NET DELAY            0.000                 14.794  2       
NES_inst/count_195_273_add_4_19/CI0->NES_inst/count_195_273_add_4_19/CO0
                                          SLICE_R8C31B       CIN0_TO_COUT0_DELAY  0.277                 15.071  2       
NES_inst/n7323                                               NET DELAY            0.000                 15.071  2       
NES_inst/count_195_273_add_4_19/CI1->NES_inst/count_195_273_add_4_19/CO1
                                          SLICE_R8C31B       CIN1_TO_COUT1_DELAY  0.277                 15.348  2       
NES_inst/n4447                                               NET DELAY            0.661                 16.009  2       
NES_inst/count_195_273_add_4_21/D0->NES_inst/count_195_273_add_4_21/S0
                                          SLICE_R8C31C       D0_TO_F0_DELAY       0.476                 16.485  1       
NES_inst/n85[19] ( DI0 )                                     NET DELAY            0.000                 16.485  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  13      
board_inst/CLK ( CLK )                                       NET DELAY            5.499                 26.332  13      
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -16.484  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     9.649  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_195_273__i1/Q  (SLICE_R8C29A)
Path End         : NES_inst/count_195_273__i19/D  (SLICE_R8C31B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 20
Delay Ratio      : 35.4% (route), 64.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 9.926 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  13      
board_inst/CLK                                               NET DELAY            5.499                  5.499  13      


Data Path

NES_inst/count_195_273__i1/CK->NES_inst/count_195_273__i1/Q
                                          SLICE_R8C29A       CLK_TO_Q1_DELAY      1.388                  6.887  1       
NES_inst/n20                                                 NET DELAY            2.022                  8.909  1       
NES_inst/count_195_273_add_4_1/C1->NES_inst/count_195_273_add_4_1/CO1
                                          SLICE_R8C29A       C1_TO_COUT1_DELAY    0.343                  9.252  2       
NES_inst/n4429                                               NET DELAY            0.000                  9.252  2       
NES_inst/count_195_273_add_4_3/CI0->NES_inst/count_195_273_add_4_3/CO0
                                          SLICE_R8C29B       CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
NES_inst/n7137                                               NET DELAY            0.000                  9.529  2       
NES_inst/count_195_273_add_4_3/CI1->NES_inst/count_195_273_add_4_3/CO1
                                          SLICE_R8C29B       CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
NES_inst/n4431                                               NET DELAY            0.000                  9.806  2       
NES_inst/count_195_273_add_4_5/CI0->NES_inst/count_195_273_add_4_5/CO0
                                          SLICE_R8C29C       CIN0_TO_COUT0_DELAY  0.277                 10.083  2       
NES_inst/n7302                                               NET DELAY            0.000                 10.083  2       
NES_inst/count_195_273_add_4_5/CI1->NES_inst/count_195_273_add_4_5/CO1
                                          SLICE_R8C29C       CIN1_TO_COUT1_DELAY  0.277                 10.360  2       
NES_inst/n4433                                               NET DELAY            0.000                 10.360  2       
NES_inst/count_195_273_add_4_7/CI0->NES_inst/count_195_273_add_4_7/CO0
                                          SLICE_R8C29D       CIN0_TO_COUT0_DELAY  0.277                 10.637  2       
NES_inst/n7305                                               NET DELAY            0.000                 10.637  2       
NES_inst/count_195_273_add_4_7/CI1->NES_inst/count_195_273_add_4_7/CO1
                                          SLICE_R8C29D       CIN1_TO_COUT1_DELAY  0.277                 10.914  2       
NES_inst/n4435                                               NET DELAY            0.555                 11.469  2       
NES_inst/count_195_273_add_4_9/CI0->NES_inst/count_195_273_add_4_9/CO0
                                          SLICE_R8C30A       CIN0_TO_COUT0_DELAY  0.277                 11.746  2       
NES_inst/n7308                                               NET DELAY            0.000                 11.746  2       
NES_inst/count_195_273_add_4_9/CI1->NES_inst/count_195_273_add_4_9/CO1
                                          SLICE_R8C30A       CIN1_TO_COUT1_DELAY  0.277                 12.023  2       
NES_inst/n4437                                               NET DELAY            0.000                 12.023  2       
NES_inst/count_195_273_add_4_11/CI0->NES_inst/count_195_273_add_4_11/CO0
                                          SLICE_R8C30B       CIN0_TO_COUT0_DELAY  0.277                 12.300  2       
NES_inst/n7311                                               NET DELAY            0.000                 12.300  2       
NES_inst/count_195_273_add_4_11/CI1->NES_inst/count_195_273_add_4_11/CO1
                                          SLICE_R8C30B       CIN1_TO_COUT1_DELAY  0.277                 12.577  2       
NES_inst/n4439                                               NET DELAY            0.000                 12.577  2       
NES_inst/count_195_273_add_4_13/CI0->NES_inst/count_195_273_add_4_13/CO0
                                          SLICE_R8C30C       CIN0_TO_COUT0_DELAY  0.277                 12.854  2       
NES_inst/n7314                                               NET DELAY            0.000                 12.854  2       
NES_inst/count_195_273_add_4_13/CI1->NES_inst/count_195_273_add_4_13/CO1
                                          SLICE_R8C30C       CIN1_TO_COUT1_DELAY  0.277                 13.131  2       
NES_inst/n4441                                               NET DELAY            0.000                 13.131  2       
NES_inst/count_195_273_add_4_15/CI0->NES_inst/count_195_273_add_4_15/CO0
                                          SLICE_R8C30D       CIN0_TO_COUT0_DELAY  0.277                 13.408  2       
NES_inst/n7317                                               NET DELAY            0.000                 13.408  2       
NES_inst/count_195_273_add_4_15/CI1->NES_inst/count_195_273_add_4_15/CO1
                                          SLICE_R8C30D       CIN1_TO_COUT1_DELAY  0.277                 13.685  2       
NES_inst/n4443                                               NET DELAY            0.555                 14.240  2       
NES_inst/count_195_273_add_4_17/CI0->NES_inst/count_195_273_add_4_17/CO0
                                          SLICE_R8C31A       CIN0_TO_COUT0_DELAY  0.277                 14.517  2       
NES_inst/n7320                                               NET DELAY            0.000                 14.517  2       
NES_inst/count_195_273_add_4_17/CI1->NES_inst/count_195_273_add_4_17/CO1
                                          SLICE_R8C31A       CIN1_TO_COUT1_DELAY  0.277                 14.794  2       
NES_inst/n4445                                               NET DELAY            0.000                 14.794  2       
NES_inst/count_195_273_add_4_19/CI0->NES_inst/count_195_273_add_4_19/CO0
                                          SLICE_R8C31B       CIN0_TO_COUT0_DELAY  0.277                 15.071  2       
NES_inst/n7323                                               NET DELAY            0.661                 15.732  2       
NES_inst/count_195_273_add_4_19/D1->NES_inst/count_195_273_add_4_19/S1
                                          SLICE_R8C31B       D1_TO_F1_DELAY       0.476                 16.208  1       
NES_inst/n85[18] ( DI1 )                                     NET DELAY            0.000                 16.208  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  13      
board_inst/CLK ( CLK )                                       NET DELAY            5.499                 26.332  13      
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -16.207  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     9.926  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_195_273__i1/Q  (SLICE_R8C29A)
Path End         : NES_inst/count_195_273__i18/D  (SLICE_R8C31B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 19
Delay Ratio      : 36.4% (route), 63.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 10.203 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  13      
board_inst/CLK                                               NET DELAY            5.499                  5.499  13      


Data Path

NES_inst/count_195_273__i1/CK->NES_inst/count_195_273__i1/Q
                                          SLICE_R8C29A       CLK_TO_Q1_DELAY      1.388                  6.887  1       
NES_inst/n20                                                 NET DELAY            2.022                  8.909  1       
NES_inst/count_195_273_add_4_1/C1->NES_inst/count_195_273_add_4_1/CO1
                                          SLICE_R8C29A       C1_TO_COUT1_DELAY    0.343                  9.252  2       
NES_inst/n4429                                               NET DELAY            0.000                  9.252  2       
NES_inst/count_195_273_add_4_3/CI0->NES_inst/count_195_273_add_4_3/CO0
                                          SLICE_R8C29B       CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
NES_inst/n7137                                               NET DELAY            0.000                  9.529  2       
NES_inst/count_195_273_add_4_3/CI1->NES_inst/count_195_273_add_4_3/CO1
                                          SLICE_R8C29B       CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
NES_inst/n4431                                               NET DELAY            0.000                  9.806  2       
NES_inst/count_195_273_add_4_5/CI0->NES_inst/count_195_273_add_4_5/CO0
                                          SLICE_R8C29C       CIN0_TO_COUT0_DELAY  0.277                 10.083  2       
NES_inst/n7302                                               NET DELAY            0.000                 10.083  2       
NES_inst/count_195_273_add_4_5/CI1->NES_inst/count_195_273_add_4_5/CO1
                                          SLICE_R8C29C       CIN1_TO_COUT1_DELAY  0.277                 10.360  2       
NES_inst/n4433                                               NET DELAY            0.000                 10.360  2       
NES_inst/count_195_273_add_4_7/CI0->NES_inst/count_195_273_add_4_7/CO0
                                          SLICE_R8C29D       CIN0_TO_COUT0_DELAY  0.277                 10.637  2       
NES_inst/n7305                                               NET DELAY            0.000                 10.637  2       
NES_inst/count_195_273_add_4_7/CI1->NES_inst/count_195_273_add_4_7/CO1
                                          SLICE_R8C29D       CIN1_TO_COUT1_DELAY  0.277                 10.914  2       
NES_inst/n4435                                               NET DELAY            0.555                 11.469  2       
NES_inst/count_195_273_add_4_9/CI0->NES_inst/count_195_273_add_4_9/CO0
                                          SLICE_R8C30A       CIN0_TO_COUT0_DELAY  0.277                 11.746  2       
NES_inst/n7308                                               NET DELAY            0.000                 11.746  2       
NES_inst/count_195_273_add_4_9/CI1->NES_inst/count_195_273_add_4_9/CO1
                                          SLICE_R8C30A       CIN1_TO_COUT1_DELAY  0.277                 12.023  2       
NES_inst/n4437                                               NET DELAY            0.000                 12.023  2       
NES_inst/count_195_273_add_4_11/CI0->NES_inst/count_195_273_add_4_11/CO0
                                          SLICE_R8C30B       CIN0_TO_COUT0_DELAY  0.277                 12.300  2       
NES_inst/n7311                                               NET DELAY            0.000                 12.300  2       
NES_inst/count_195_273_add_4_11/CI1->NES_inst/count_195_273_add_4_11/CO1
                                          SLICE_R8C30B       CIN1_TO_COUT1_DELAY  0.277                 12.577  2       
NES_inst/n4439                                               NET DELAY            0.000                 12.577  2       
NES_inst/count_195_273_add_4_13/CI0->NES_inst/count_195_273_add_4_13/CO0
                                          SLICE_R8C30C       CIN0_TO_COUT0_DELAY  0.277                 12.854  2       
NES_inst/n7314                                               NET DELAY            0.000                 12.854  2       
NES_inst/count_195_273_add_4_13/CI1->NES_inst/count_195_273_add_4_13/CO1
                                          SLICE_R8C30C       CIN1_TO_COUT1_DELAY  0.277                 13.131  2       
NES_inst/n4441                                               NET DELAY            0.000                 13.131  2       
NES_inst/count_195_273_add_4_15/CI0->NES_inst/count_195_273_add_4_15/CO0
                                          SLICE_R8C30D       CIN0_TO_COUT0_DELAY  0.277                 13.408  2       
NES_inst/n7317                                               NET DELAY            0.000                 13.408  2       
NES_inst/count_195_273_add_4_15/CI1->NES_inst/count_195_273_add_4_15/CO1
                                          SLICE_R8C30D       CIN1_TO_COUT1_DELAY  0.277                 13.685  2       
NES_inst/n4443                                               NET DELAY            0.555                 14.240  2       
NES_inst/count_195_273_add_4_17/CI0->NES_inst/count_195_273_add_4_17/CO0
                                          SLICE_R8C31A       CIN0_TO_COUT0_DELAY  0.277                 14.517  2       
NES_inst/n7320                                               NET DELAY            0.000                 14.517  2       
NES_inst/count_195_273_add_4_17/CI1->NES_inst/count_195_273_add_4_17/CO1
                                          SLICE_R8C31A       CIN1_TO_COUT1_DELAY  0.277                 14.794  2       
NES_inst/n4445                                               NET DELAY            0.661                 15.455  2       
NES_inst/count_195_273_add_4_19/D0->NES_inst/count_195_273_add_4_19/S0
                                          SLICE_R8C31B       D0_TO_F0_DELAY       0.476                 15.931  1       
NES_inst/n85[17] ( DI0 )                                     NET DELAY            0.000                 15.931  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  13      
board_inst/CLK ( CLK )                                       NET DELAY            5.499                 26.332  13      
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -15.930  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                    10.203  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_195_273__i1/Q  (SLICE_R8C29A)
Path End         : NES_inst/count_195_273__i17/D  (SLICE_R8C31A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 18
Delay Ratio      : 37.4% (route), 62.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 10.480 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  13      
board_inst/CLK                                               NET DELAY            5.499                  5.499  13      


Data Path

NES_inst/count_195_273__i1/CK->NES_inst/count_195_273__i1/Q
                                          SLICE_R8C29A       CLK_TO_Q1_DELAY      1.388                  6.887  1       
NES_inst/n20                                                 NET DELAY            2.022                  8.909  1       
NES_inst/count_195_273_add_4_1/C1->NES_inst/count_195_273_add_4_1/CO1
                                          SLICE_R8C29A       C1_TO_COUT1_DELAY    0.343                  9.252  2       
NES_inst/n4429                                               NET DELAY            0.000                  9.252  2       
NES_inst/count_195_273_add_4_3/CI0->NES_inst/count_195_273_add_4_3/CO0
                                          SLICE_R8C29B       CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
NES_inst/n7137                                               NET DELAY            0.000                  9.529  2       
NES_inst/count_195_273_add_4_3/CI1->NES_inst/count_195_273_add_4_3/CO1
                                          SLICE_R8C29B       CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
NES_inst/n4431                                               NET DELAY            0.000                  9.806  2       
NES_inst/count_195_273_add_4_5/CI0->NES_inst/count_195_273_add_4_5/CO0
                                          SLICE_R8C29C       CIN0_TO_COUT0_DELAY  0.277                 10.083  2       
NES_inst/n7302                                               NET DELAY            0.000                 10.083  2       
NES_inst/count_195_273_add_4_5/CI1->NES_inst/count_195_273_add_4_5/CO1
                                          SLICE_R8C29C       CIN1_TO_COUT1_DELAY  0.277                 10.360  2       
NES_inst/n4433                                               NET DELAY            0.000                 10.360  2       
NES_inst/count_195_273_add_4_7/CI0->NES_inst/count_195_273_add_4_7/CO0
                                          SLICE_R8C29D       CIN0_TO_COUT0_DELAY  0.277                 10.637  2       
NES_inst/n7305                                               NET DELAY            0.000                 10.637  2       
NES_inst/count_195_273_add_4_7/CI1->NES_inst/count_195_273_add_4_7/CO1
                                          SLICE_R8C29D       CIN1_TO_COUT1_DELAY  0.277                 10.914  2       
NES_inst/n4435                                               NET DELAY            0.555                 11.469  2       
NES_inst/count_195_273_add_4_9/CI0->NES_inst/count_195_273_add_4_9/CO0
                                          SLICE_R8C30A       CIN0_TO_COUT0_DELAY  0.277                 11.746  2       
NES_inst/n7308                                               NET DELAY            0.000                 11.746  2       
NES_inst/count_195_273_add_4_9/CI1->NES_inst/count_195_273_add_4_9/CO1
                                          SLICE_R8C30A       CIN1_TO_COUT1_DELAY  0.277                 12.023  2       
NES_inst/n4437                                               NET DELAY            0.000                 12.023  2       
NES_inst/count_195_273_add_4_11/CI0->NES_inst/count_195_273_add_4_11/CO0
                                          SLICE_R8C30B       CIN0_TO_COUT0_DELAY  0.277                 12.300  2       
NES_inst/n7311                                               NET DELAY            0.000                 12.300  2       
NES_inst/count_195_273_add_4_11/CI1->NES_inst/count_195_273_add_4_11/CO1
                                          SLICE_R8C30B       CIN1_TO_COUT1_DELAY  0.277                 12.577  2       
NES_inst/n4439                                               NET DELAY            0.000                 12.577  2       
NES_inst/count_195_273_add_4_13/CI0->NES_inst/count_195_273_add_4_13/CO0
                                          SLICE_R8C30C       CIN0_TO_COUT0_DELAY  0.277                 12.854  2       
NES_inst/n7314                                               NET DELAY            0.000                 12.854  2       
NES_inst/count_195_273_add_4_13/CI1->NES_inst/count_195_273_add_4_13/CO1
                                          SLICE_R8C30C       CIN1_TO_COUT1_DELAY  0.277                 13.131  2       
NES_inst/n4441                                               NET DELAY            0.000                 13.131  2       
NES_inst/count_195_273_add_4_15/CI0->NES_inst/count_195_273_add_4_15/CO0
                                          SLICE_R8C30D       CIN0_TO_COUT0_DELAY  0.277                 13.408  2       
NES_inst/n7317                                               NET DELAY            0.000                 13.408  2       
NES_inst/count_195_273_add_4_15/CI1->NES_inst/count_195_273_add_4_15/CO1
                                          SLICE_R8C30D       CIN1_TO_COUT1_DELAY  0.277                 13.685  2       
NES_inst/n4443                                               NET DELAY            0.555                 14.240  2       
NES_inst/count_195_273_add_4_17/CI0->NES_inst/count_195_273_add_4_17/CO0
                                          SLICE_R8C31A       CIN0_TO_COUT0_DELAY  0.277                 14.517  2       
NES_inst/n7320                                               NET DELAY            0.661                 15.178  2       
NES_inst/count_195_273_add_4_17/D1->NES_inst/count_195_273_add_4_17/S1
                                          SLICE_R8C31A       D1_TO_F1_DELAY       0.476                 15.654  1       
NES_inst/n85[16] ( DI1 )                                     NET DELAY            0.000                 15.654  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  13      
board_inst/CLK ( CLK )                                       NET DELAY            5.499                 26.332  13      
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -15.653  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                    10.480  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_195_273__i1/Q  (SLICE_R8C29A)
Path End         : NES_inst/count_195_273__i16/D  (SLICE_R8C31A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 17
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 10.757 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  13      
board_inst/CLK                                               NET DELAY            5.499                  5.499  13      


Data Path

NES_inst/count_195_273__i1/CK->NES_inst/count_195_273__i1/Q
                                          SLICE_R8C29A       CLK_TO_Q1_DELAY      1.388                  6.887  1       
NES_inst/n20                                                 NET DELAY            2.022                  8.909  1       
NES_inst/count_195_273_add_4_1/C1->NES_inst/count_195_273_add_4_1/CO1
                                          SLICE_R8C29A       C1_TO_COUT1_DELAY    0.343                  9.252  2       
NES_inst/n4429                                               NET DELAY            0.000                  9.252  2       
NES_inst/count_195_273_add_4_3/CI0->NES_inst/count_195_273_add_4_3/CO0
                                          SLICE_R8C29B       CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
NES_inst/n7137                                               NET DELAY            0.000                  9.529  2       
NES_inst/count_195_273_add_4_3/CI1->NES_inst/count_195_273_add_4_3/CO1
                                          SLICE_R8C29B       CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
NES_inst/n4431                                               NET DELAY            0.000                  9.806  2       
NES_inst/count_195_273_add_4_5/CI0->NES_inst/count_195_273_add_4_5/CO0
                                          SLICE_R8C29C       CIN0_TO_COUT0_DELAY  0.277                 10.083  2       
NES_inst/n7302                                               NET DELAY            0.000                 10.083  2       
NES_inst/count_195_273_add_4_5/CI1->NES_inst/count_195_273_add_4_5/CO1
                                          SLICE_R8C29C       CIN1_TO_COUT1_DELAY  0.277                 10.360  2       
NES_inst/n4433                                               NET DELAY            0.000                 10.360  2       
NES_inst/count_195_273_add_4_7/CI0->NES_inst/count_195_273_add_4_7/CO0
                                          SLICE_R8C29D       CIN0_TO_COUT0_DELAY  0.277                 10.637  2       
NES_inst/n7305                                               NET DELAY            0.000                 10.637  2       
NES_inst/count_195_273_add_4_7/CI1->NES_inst/count_195_273_add_4_7/CO1
                                          SLICE_R8C29D       CIN1_TO_COUT1_DELAY  0.277                 10.914  2       
NES_inst/n4435                                               NET DELAY            0.555                 11.469  2       
NES_inst/count_195_273_add_4_9/CI0->NES_inst/count_195_273_add_4_9/CO0
                                          SLICE_R8C30A       CIN0_TO_COUT0_DELAY  0.277                 11.746  2       
NES_inst/n7308                                               NET DELAY            0.000                 11.746  2       
NES_inst/count_195_273_add_4_9/CI1->NES_inst/count_195_273_add_4_9/CO1
                                          SLICE_R8C30A       CIN1_TO_COUT1_DELAY  0.277                 12.023  2       
NES_inst/n4437                                               NET DELAY            0.000                 12.023  2       
NES_inst/count_195_273_add_4_11/CI0->NES_inst/count_195_273_add_4_11/CO0
                                          SLICE_R8C30B       CIN0_TO_COUT0_DELAY  0.277                 12.300  2       
NES_inst/n7311                                               NET DELAY            0.000                 12.300  2       
NES_inst/count_195_273_add_4_11/CI1->NES_inst/count_195_273_add_4_11/CO1
                                          SLICE_R8C30B       CIN1_TO_COUT1_DELAY  0.277                 12.577  2       
NES_inst/n4439                                               NET DELAY            0.000                 12.577  2       
NES_inst/count_195_273_add_4_13/CI0->NES_inst/count_195_273_add_4_13/CO0
                                          SLICE_R8C30C       CIN0_TO_COUT0_DELAY  0.277                 12.854  2       
NES_inst/n7314                                               NET DELAY            0.000                 12.854  2       
NES_inst/count_195_273_add_4_13/CI1->NES_inst/count_195_273_add_4_13/CO1
                                          SLICE_R8C30C       CIN1_TO_COUT1_DELAY  0.277                 13.131  2       
NES_inst/n4441                                               NET DELAY            0.000                 13.131  2       
NES_inst/count_195_273_add_4_15/CI0->NES_inst/count_195_273_add_4_15/CO0
                                          SLICE_R8C30D       CIN0_TO_COUT0_DELAY  0.277                 13.408  2       
NES_inst/n7317                                               NET DELAY            0.000                 13.408  2       
NES_inst/count_195_273_add_4_15/CI1->NES_inst/count_195_273_add_4_15/CO1
                                          SLICE_R8C30D       CIN1_TO_COUT1_DELAY  0.277                 13.685  2       
NES_inst/n4443                                               NET DELAY            1.216                 14.901  2       
NES_inst/count_195_273_add_4_17/D0->NES_inst/count_195_273_add_4_17/S0
                                          SLICE_R8C31A       D0_TO_F0_DELAY       0.476                 15.377  1       
NES_inst/n85[15] ( DI0 )                                     NET DELAY            0.000                 15.377  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  13      
board_inst/CLK ( CLK )                                       NET DELAY            5.499                 26.332  13      
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -15.376  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                    10.757  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_195_273__i1/Q  (SLICE_R8C29A)
Path End         : NES_inst/count_195_273__i15/D  (SLICE_R8C30D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 16
Delay Ratio      : 35.8% (route), 64.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 11.589 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  13      
board_inst/CLK                                               NET DELAY            5.499                  5.499  13      


Data Path

NES_inst/count_195_273__i1/CK->NES_inst/count_195_273__i1/Q
                                          SLICE_R8C29A       CLK_TO_Q1_DELAY      1.388                  6.887  1       
NES_inst/n20                                                 NET DELAY            2.022                  8.909  1       
NES_inst/count_195_273_add_4_1/C1->NES_inst/count_195_273_add_4_1/CO1
                                          SLICE_R8C29A       C1_TO_COUT1_DELAY    0.343                  9.252  2       
NES_inst/n4429                                               NET DELAY            0.000                  9.252  2       
NES_inst/count_195_273_add_4_3/CI0->NES_inst/count_195_273_add_4_3/CO0
                                          SLICE_R8C29B       CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
NES_inst/n7137                                               NET DELAY            0.000                  9.529  2       
NES_inst/count_195_273_add_4_3/CI1->NES_inst/count_195_273_add_4_3/CO1
                                          SLICE_R8C29B       CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
NES_inst/n4431                                               NET DELAY            0.000                  9.806  2       
NES_inst/count_195_273_add_4_5/CI0->NES_inst/count_195_273_add_4_5/CO0
                                          SLICE_R8C29C       CIN0_TO_COUT0_DELAY  0.277                 10.083  2       
NES_inst/n7302                                               NET DELAY            0.000                 10.083  2       
NES_inst/count_195_273_add_4_5/CI1->NES_inst/count_195_273_add_4_5/CO1
                                          SLICE_R8C29C       CIN1_TO_COUT1_DELAY  0.277                 10.360  2       
NES_inst/n4433                                               NET DELAY            0.000                 10.360  2       
NES_inst/count_195_273_add_4_7/CI0->NES_inst/count_195_273_add_4_7/CO0
                                          SLICE_R8C29D       CIN0_TO_COUT0_DELAY  0.277                 10.637  2       
NES_inst/n7305                                               NET DELAY            0.000                 10.637  2       
NES_inst/count_195_273_add_4_7/CI1->NES_inst/count_195_273_add_4_7/CO1
                                          SLICE_R8C29D       CIN1_TO_COUT1_DELAY  0.277                 10.914  2       
NES_inst/n4435                                               NET DELAY            0.555                 11.469  2       
NES_inst/count_195_273_add_4_9/CI0->NES_inst/count_195_273_add_4_9/CO0
                                          SLICE_R8C30A       CIN0_TO_COUT0_DELAY  0.277                 11.746  2       
NES_inst/n7308                                               NET DELAY            0.000                 11.746  2       
NES_inst/count_195_273_add_4_9/CI1->NES_inst/count_195_273_add_4_9/CO1
                                          SLICE_R8C30A       CIN1_TO_COUT1_DELAY  0.277                 12.023  2       
NES_inst/n4437                                               NET DELAY            0.000                 12.023  2       
NES_inst/count_195_273_add_4_11/CI0->NES_inst/count_195_273_add_4_11/CO0
                                          SLICE_R8C30B       CIN0_TO_COUT0_DELAY  0.277                 12.300  2       
NES_inst/n7311                                               NET DELAY            0.000                 12.300  2       
NES_inst/count_195_273_add_4_11/CI1->NES_inst/count_195_273_add_4_11/CO1
                                          SLICE_R8C30B       CIN1_TO_COUT1_DELAY  0.277                 12.577  2       
NES_inst/n4439                                               NET DELAY            0.000                 12.577  2       
NES_inst/count_195_273_add_4_13/CI0->NES_inst/count_195_273_add_4_13/CO0
                                          SLICE_R8C30C       CIN0_TO_COUT0_DELAY  0.277                 12.854  2       
NES_inst/n7314                                               NET DELAY            0.000                 12.854  2       
NES_inst/count_195_273_add_4_13/CI1->NES_inst/count_195_273_add_4_13/CO1
                                          SLICE_R8C30C       CIN1_TO_COUT1_DELAY  0.277                 13.131  2       
NES_inst/n4441                                               NET DELAY            0.000                 13.131  2       
NES_inst/count_195_273_add_4_15/CI0->NES_inst/count_195_273_add_4_15/CO0
                                          SLICE_R8C30D       CIN0_TO_COUT0_DELAY  0.277                 13.408  2       
NES_inst/n7317                                               NET DELAY            0.661                 14.069  2       
NES_inst/count_195_273_add_4_15/D1->NES_inst/count_195_273_add_4_15/S1
                                          SLICE_R8C30D       D1_TO_F1_DELAY       0.476                 14.545  1       
NES_inst/n85[14] ( DI1 )                                     NET DELAY            0.000                 14.545  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  13      
board_inst/CLK ( CLK )                                       NET DELAY            5.499                 26.332  13      
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -14.544  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                    11.589  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_195_273__i1/Q  (SLICE_R8C29A)
Path End         : NES_inst/count_195_273__i14/D  (SLICE_R8C30D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 15
Delay Ratio      : 36.9% (route), 63.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 11.866 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  13      
board_inst/CLK                                               NET DELAY            5.499                  5.499  13      


Data Path

NES_inst/count_195_273__i1/CK->NES_inst/count_195_273__i1/Q
                                          SLICE_R8C29A       CLK_TO_Q1_DELAY      1.388                  6.887  1       
NES_inst/n20                                                 NET DELAY            2.022                  8.909  1       
NES_inst/count_195_273_add_4_1/C1->NES_inst/count_195_273_add_4_1/CO1
                                          SLICE_R8C29A       C1_TO_COUT1_DELAY    0.343                  9.252  2       
NES_inst/n4429                                               NET DELAY            0.000                  9.252  2       
NES_inst/count_195_273_add_4_3/CI0->NES_inst/count_195_273_add_4_3/CO0
                                          SLICE_R8C29B       CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
NES_inst/n7137                                               NET DELAY            0.000                  9.529  2       
NES_inst/count_195_273_add_4_3/CI1->NES_inst/count_195_273_add_4_3/CO1
                                          SLICE_R8C29B       CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
NES_inst/n4431                                               NET DELAY            0.000                  9.806  2       
NES_inst/count_195_273_add_4_5/CI0->NES_inst/count_195_273_add_4_5/CO0
                                          SLICE_R8C29C       CIN0_TO_COUT0_DELAY  0.277                 10.083  2       
NES_inst/n7302                                               NET DELAY            0.000                 10.083  2       
NES_inst/count_195_273_add_4_5/CI1->NES_inst/count_195_273_add_4_5/CO1
                                          SLICE_R8C29C       CIN1_TO_COUT1_DELAY  0.277                 10.360  2       
NES_inst/n4433                                               NET DELAY            0.000                 10.360  2       
NES_inst/count_195_273_add_4_7/CI0->NES_inst/count_195_273_add_4_7/CO0
                                          SLICE_R8C29D       CIN0_TO_COUT0_DELAY  0.277                 10.637  2       
NES_inst/n7305                                               NET DELAY            0.000                 10.637  2       
NES_inst/count_195_273_add_4_7/CI1->NES_inst/count_195_273_add_4_7/CO1
                                          SLICE_R8C29D       CIN1_TO_COUT1_DELAY  0.277                 10.914  2       
NES_inst/n4435                                               NET DELAY            0.555                 11.469  2       
NES_inst/count_195_273_add_4_9/CI0->NES_inst/count_195_273_add_4_9/CO0
                                          SLICE_R8C30A       CIN0_TO_COUT0_DELAY  0.277                 11.746  2       
NES_inst/n7308                                               NET DELAY            0.000                 11.746  2       
NES_inst/count_195_273_add_4_9/CI1->NES_inst/count_195_273_add_4_9/CO1
                                          SLICE_R8C30A       CIN1_TO_COUT1_DELAY  0.277                 12.023  2       
NES_inst/n4437                                               NET DELAY            0.000                 12.023  2       
NES_inst/count_195_273_add_4_11/CI0->NES_inst/count_195_273_add_4_11/CO0
                                          SLICE_R8C30B       CIN0_TO_COUT0_DELAY  0.277                 12.300  2       
NES_inst/n7311                                               NET DELAY            0.000                 12.300  2       
NES_inst/count_195_273_add_4_11/CI1->NES_inst/count_195_273_add_4_11/CO1
                                          SLICE_R8C30B       CIN1_TO_COUT1_DELAY  0.277                 12.577  2       
NES_inst/n4439                                               NET DELAY            0.000                 12.577  2       
NES_inst/count_195_273_add_4_13/CI0->NES_inst/count_195_273_add_4_13/CO0
                                          SLICE_R8C30C       CIN0_TO_COUT0_DELAY  0.277                 12.854  2       
NES_inst/n7314                                               NET DELAY            0.000                 12.854  2       
NES_inst/count_195_273_add_4_13/CI1->NES_inst/count_195_273_add_4_13/CO1
                                          SLICE_R8C30C       CIN1_TO_COUT1_DELAY  0.277                 13.131  2       
NES_inst/n4441                                               NET DELAY            0.661                 13.792  2       
NES_inst/count_195_273_add_4_15/D0->NES_inst/count_195_273_add_4_15/S0
                                          SLICE_R8C30D       D0_TO_F0_DELAY       0.476                 14.268  1       
NES_inst/n85[13] ( DI0 )                                     NET DELAY            0.000                 14.268  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  13      
board_inst/CLK ( CLK )                                       NET DELAY            5.499                 26.332  13      
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -14.267  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                    11.866  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_195_273__i1/Q  (SLICE_R8C29A)
Path End         : NES_inst/count_195_273__i13/D  (SLICE_R8C30C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 14
Delay Ratio      : 38.1% (route), 61.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.143 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  13      
board_inst/CLK                                               NET DELAY            5.499                  5.499  13      


Data Path

NES_inst/count_195_273__i1/CK->NES_inst/count_195_273__i1/Q
                                          SLICE_R8C29A       CLK_TO_Q1_DELAY      1.388                  6.887  1       
NES_inst/n20                                                 NET DELAY            2.022                  8.909  1       
NES_inst/count_195_273_add_4_1/C1->NES_inst/count_195_273_add_4_1/CO1
                                          SLICE_R8C29A       C1_TO_COUT1_DELAY    0.343                  9.252  2       
NES_inst/n4429                                               NET DELAY            0.000                  9.252  2       
NES_inst/count_195_273_add_4_3/CI0->NES_inst/count_195_273_add_4_3/CO0
                                          SLICE_R8C29B       CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
NES_inst/n7137                                               NET DELAY            0.000                  9.529  2       
NES_inst/count_195_273_add_4_3/CI1->NES_inst/count_195_273_add_4_3/CO1
                                          SLICE_R8C29B       CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
NES_inst/n4431                                               NET DELAY            0.000                  9.806  2       
NES_inst/count_195_273_add_4_5/CI0->NES_inst/count_195_273_add_4_5/CO0
                                          SLICE_R8C29C       CIN0_TO_COUT0_DELAY  0.277                 10.083  2       
NES_inst/n7302                                               NET DELAY            0.000                 10.083  2       
NES_inst/count_195_273_add_4_5/CI1->NES_inst/count_195_273_add_4_5/CO1
                                          SLICE_R8C29C       CIN1_TO_COUT1_DELAY  0.277                 10.360  2       
NES_inst/n4433                                               NET DELAY            0.000                 10.360  2       
NES_inst/count_195_273_add_4_7/CI0->NES_inst/count_195_273_add_4_7/CO0
                                          SLICE_R8C29D       CIN0_TO_COUT0_DELAY  0.277                 10.637  2       
NES_inst/n7305                                               NET DELAY            0.000                 10.637  2       
NES_inst/count_195_273_add_4_7/CI1->NES_inst/count_195_273_add_4_7/CO1
                                          SLICE_R8C29D       CIN1_TO_COUT1_DELAY  0.277                 10.914  2       
NES_inst/n4435                                               NET DELAY            0.555                 11.469  2       
NES_inst/count_195_273_add_4_9/CI0->NES_inst/count_195_273_add_4_9/CO0
                                          SLICE_R8C30A       CIN0_TO_COUT0_DELAY  0.277                 11.746  2       
NES_inst/n7308                                               NET DELAY            0.000                 11.746  2       
NES_inst/count_195_273_add_4_9/CI1->NES_inst/count_195_273_add_4_9/CO1
                                          SLICE_R8C30A       CIN1_TO_COUT1_DELAY  0.277                 12.023  2       
NES_inst/n4437                                               NET DELAY            0.000                 12.023  2       
NES_inst/count_195_273_add_4_11/CI0->NES_inst/count_195_273_add_4_11/CO0
                                          SLICE_R8C30B       CIN0_TO_COUT0_DELAY  0.277                 12.300  2       
NES_inst/n7311                                               NET DELAY            0.000                 12.300  2       
NES_inst/count_195_273_add_4_11/CI1->NES_inst/count_195_273_add_4_11/CO1
                                          SLICE_R8C30B       CIN1_TO_COUT1_DELAY  0.277                 12.577  2       
NES_inst/n4439                                               NET DELAY            0.000                 12.577  2       
NES_inst/count_195_273_add_4_13/CI0->NES_inst/count_195_273_add_4_13/CO0
                                          SLICE_R8C30C       CIN0_TO_COUT0_DELAY  0.277                 12.854  2       
NES_inst/n7314                                               NET DELAY            0.661                 13.515  2       
NES_inst/count_195_273_add_4_13/D1->NES_inst/count_195_273_add_4_13/S1
                                          SLICE_R8C30C       D1_TO_F1_DELAY       0.476                 13.991  1       
NES_inst/n85[12] ( DI1 )                                     NET DELAY            0.000                 13.991  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  13      
board_inst/CLK ( CLK )                                       NET DELAY            5.499                 26.332  13      
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -13.990  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                    12.143  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_195_273__i1/Q  (SLICE_R8C29A)
Path End         : NES_inst/count_195_273__i12/D  (SLICE_R8C30C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 13
Delay Ratio      : 39.4% (route), 60.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.420 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  13      
board_inst/CLK                                               NET DELAY            5.499                  5.499  13      


Data Path

NES_inst/count_195_273__i1/CK->NES_inst/count_195_273__i1/Q
                                          SLICE_R8C29A       CLK_TO_Q1_DELAY      1.388                  6.887  1       
NES_inst/n20                                                 NET DELAY            2.022                  8.909  1       
NES_inst/count_195_273_add_4_1/C1->NES_inst/count_195_273_add_4_1/CO1
                                          SLICE_R8C29A       C1_TO_COUT1_DELAY    0.343                  9.252  2       
NES_inst/n4429                                               NET DELAY            0.000                  9.252  2       
NES_inst/count_195_273_add_4_3/CI0->NES_inst/count_195_273_add_4_3/CO0
                                          SLICE_R8C29B       CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
NES_inst/n7137                                               NET DELAY            0.000                  9.529  2       
NES_inst/count_195_273_add_4_3/CI1->NES_inst/count_195_273_add_4_3/CO1
                                          SLICE_R8C29B       CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
NES_inst/n4431                                               NET DELAY            0.000                  9.806  2       
NES_inst/count_195_273_add_4_5/CI0->NES_inst/count_195_273_add_4_5/CO0
                                          SLICE_R8C29C       CIN0_TO_COUT0_DELAY  0.277                 10.083  2       
NES_inst/n7302                                               NET DELAY            0.000                 10.083  2       
NES_inst/count_195_273_add_4_5/CI1->NES_inst/count_195_273_add_4_5/CO1
                                          SLICE_R8C29C       CIN1_TO_COUT1_DELAY  0.277                 10.360  2       
NES_inst/n4433                                               NET DELAY            0.000                 10.360  2       
NES_inst/count_195_273_add_4_7/CI0->NES_inst/count_195_273_add_4_7/CO0
                                          SLICE_R8C29D       CIN0_TO_COUT0_DELAY  0.277                 10.637  2       
NES_inst/n7305                                               NET DELAY            0.000                 10.637  2       
NES_inst/count_195_273_add_4_7/CI1->NES_inst/count_195_273_add_4_7/CO1
                                          SLICE_R8C29D       CIN1_TO_COUT1_DELAY  0.277                 10.914  2       
NES_inst/n4435                                               NET DELAY            0.555                 11.469  2       
NES_inst/count_195_273_add_4_9/CI0->NES_inst/count_195_273_add_4_9/CO0
                                          SLICE_R8C30A       CIN0_TO_COUT0_DELAY  0.277                 11.746  2       
NES_inst/n7308                                               NET DELAY            0.000                 11.746  2       
NES_inst/count_195_273_add_4_9/CI1->NES_inst/count_195_273_add_4_9/CO1
                                          SLICE_R8C30A       CIN1_TO_COUT1_DELAY  0.277                 12.023  2       
NES_inst/n4437                                               NET DELAY            0.000                 12.023  2       
NES_inst/count_195_273_add_4_11/CI0->NES_inst/count_195_273_add_4_11/CO0
                                          SLICE_R8C30B       CIN0_TO_COUT0_DELAY  0.277                 12.300  2       
NES_inst/n7311                                               NET DELAY            0.000                 12.300  2       
NES_inst/count_195_273_add_4_11/CI1->NES_inst/count_195_273_add_4_11/CO1
                                          SLICE_R8C30B       CIN1_TO_COUT1_DELAY  0.277                 12.577  2       
NES_inst/n4439                                               NET DELAY            0.661                 13.238  2       
NES_inst/count_195_273_add_4_13/D0->NES_inst/count_195_273_add_4_13/S0
                                          SLICE_R8C30C       D0_TO_F0_DELAY       0.476                 13.714  1       
NES_inst/n85[11] ( DI0 )                                     NET DELAY            0.000                 13.714  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  13      
board_inst/CLK ( CLK )                                       NET DELAY            5.499                 26.332  13      
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -13.713  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                    12.420  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_195_273__i1/Q  (SLICE_R8C29A)
Path End         : NES_inst/count_195_273__i11/D  (SLICE_R8C30B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 12
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.697 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  13      
board_inst/CLK                                               NET DELAY            5.499                  5.499  13      


Data Path

NES_inst/count_195_273__i1/CK->NES_inst/count_195_273__i1/Q
                                          SLICE_R8C29A       CLK_TO_Q1_DELAY      1.388                  6.887  1       
NES_inst/n20                                                 NET DELAY            2.022                  8.909  1       
NES_inst/count_195_273_add_4_1/C1->NES_inst/count_195_273_add_4_1/CO1
                                          SLICE_R8C29A       C1_TO_COUT1_DELAY    0.343                  9.252  2       
NES_inst/n4429                                               NET DELAY            0.000                  9.252  2       
NES_inst/count_195_273_add_4_3/CI0->NES_inst/count_195_273_add_4_3/CO0
                                          SLICE_R8C29B       CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
NES_inst/n7137                                               NET DELAY            0.000                  9.529  2       
NES_inst/count_195_273_add_4_3/CI1->NES_inst/count_195_273_add_4_3/CO1
                                          SLICE_R8C29B       CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
NES_inst/n4431                                               NET DELAY            0.000                  9.806  2       
NES_inst/count_195_273_add_4_5/CI0->NES_inst/count_195_273_add_4_5/CO0
                                          SLICE_R8C29C       CIN0_TO_COUT0_DELAY  0.277                 10.083  2       
NES_inst/n7302                                               NET DELAY            0.000                 10.083  2       
NES_inst/count_195_273_add_4_5/CI1->NES_inst/count_195_273_add_4_5/CO1
                                          SLICE_R8C29C       CIN1_TO_COUT1_DELAY  0.277                 10.360  2       
NES_inst/n4433                                               NET DELAY            0.000                 10.360  2       
NES_inst/count_195_273_add_4_7/CI0->NES_inst/count_195_273_add_4_7/CO0
                                          SLICE_R8C29D       CIN0_TO_COUT0_DELAY  0.277                 10.637  2       
NES_inst/n7305                                               NET DELAY            0.000                 10.637  2       
NES_inst/count_195_273_add_4_7/CI1->NES_inst/count_195_273_add_4_7/CO1
                                          SLICE_R8C29D       CIN1_TO_COUT1_DELAY  0.277                 10.914  2       
NES_inst/n4435                                               NET DELAY            0.555                 11.469  2       
NES_inst/count_195_273_add_4_9/CI0->NES_inst/count_195_273_add_4_9/CO0
                                          SLICE_R8C30A       CIN0_TO_COUT0_DELAY  0.277                 11.746  2       
NES_inst/n7308                                               NET DELAY            0.000                 11.746  2       
NES_inst/count_195_273_add_4_9/CI1->NES_inst/count_195_273_add_4_9/CO1
                                          SLICE_R8C30A       CIN1_TO_COUT1_DELAY  0.277                 12.023  2       
NES_inst/n4437                                               NET DELAY            0.000                 12.023  2       
NES_inst/count_195_273_add_4_11/CI0->NES_inst/count_195_273_add_4_11/CO0
                                          SLICE_R8C30B       CIN0_TO_COUT0_DELAY  0.277                 12.300  2       
NES_inst/n7311                                               NET DELAY            0.661                 12.961  2       
NES_inst/count_195_273_add_4_11/D1->NES_inst/count_195_273_add_4_11/S1
                                          SLICE_R8C30B       D1_TO_F1_DELAY       0.476                 13.437  1       
NES_inst/n85[10] ( DI1 )                                     NET DELAY            0.000                 13.437  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  13      
board_inst/CLK ( CLK )                                       NET DELAY            5.499                 26.332  13      
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -13.436  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                    12.697  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_195_273__i6/Q  (SLICE_R8C29D)
Path End         : NES_inst/count_195_273__i6/D  (SLICE_R8C29D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
board_inst/CLK ( CLK )                                       NET DELAY        3.035                  3.035  14      


Data Path

NES_inst/count_195_273__i6/CK->NES_inst/count_195_273__i6/Q
                                          SLICE_R8C29D       CLK_TO_Q0_DELAY  0.766                  3.801  1       
NES_inst/n15                                                 NET DELAY        0.868                  4.669  1       
NES_inst/count_195_273_add_4_7/C0->NES_inst/count_195_273_add_4_7/S0
                                          SLICE_R8C29D       C0_TO_F0_DELAY   0.248                  4.917  1       
NES_inst/n85[5] ( DI0 )                                      NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
board_inst/CLK ( CLK )                                       NET DELAY        3.035                  3.035  14      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_195_273__i7/Q  (SLICE_R8C29D)
Path End         : NES_inst/count_195_273__i7/D  (SLICE_R8C29D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
board_inst/CLK ( CLK )                                       NET DELAY        3.035                  3.035  14      


Data Path

NES_inst/count_195_273__i7/CK->NES_inst/count_195_273__i7/Q
                                          SLICE_R8C29D       CLK_TO_Q1_DELAY  0.766                  3.801  1       
NES_inst/n14                                                 NET DELAY        0.868                  4.669  1       
NES_inst/count_195_273_add_4_7/C1->NES_inst/count_195_273_add_4_7/S1
                                          SLICE_R8C29D       C1_TO_F1_DELAY   0.248                  4.917  1       
NES_inst/n85[6] ( DI1 )                                      NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
board_inst/CLK ( CLK )                                       NET DELAY        3.035                  3.035  14      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_195_273__i8/Q  (SLICE_R8C30A)
Path End         : NES_inst/count_195_273__i8/D  (SLICE_R8C30A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
board_inst/CLK ( CLK )                                       NET DELAY        3.035                  3.035  14      


Data Path

NES_inst/count_195_273__i8/CK->NES_inst/count_195_273__i8/Q
                                          SLICE_R8C30A       CLK_TO_Q0_DELAY  0.766                  3.801  2       
NES_inst/NESclk                                              NET DELAY        0.868                  4.669  2       
NES_inst/count_195_273_add_4_9/C0->NES_inst/count_195_273_add_4_9/S0
                                          SLICE_R8C30A       C0_TO_F0_DELAY   0.248                  4.917  1       
NES_inst/n85[7] ( DI0 )                                      NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
board_inst/CLK ( CLK )                                       NET DELAY        3.035                  3.035  14      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_195_273__i9/Q  (SLICE_R8C30A)
Path End         : NES_inst/count_195_273__i9/D  (SLICE_R8C30A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
board_inst/CLK ( CLK )                                       NET DELAY        3.035                  3.035  14      


Data Path

NES_inst/count_195_273__i9/CK->NES_inst/count_195_273__i9/Q
                                          SLICE_R8C30A       CLK_TO_Q1_DELAY  0.766                  3.801  2       
NES_inst/NEScount[0]                                         NET DELAY        0.868                  4.669  2       
NES_inst/count_195_273_add_4_9/C1->NES_inst/count_195_273_add_4_9/S1
                                          SLICE_R8C30A       C1_TO_F1_DELAY   0.248                  4.917  1       
NES_inst/n85[8] ( DI1 )                                      NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
board_inst/CLK ( CLK )                                       NET DELAY        3.035                  3.035  14      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_195_273__i10/Q  (SLICE_R8C30B)
Path End         : NES_inst/count_195_273__i10/D  (SLICE_R8C30B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
board_inst/CLK ( CLK )                                       NET DELAY        3.035                  3.035  14      


Data Path

NES_inst/count_195_273__i10/CK->NES_inst/count_195_273__i10/Q
                                          SLICE_R8C30B       CLK_TO_Q0_DELAY  0.766                  3.801  2       
NES_inst/NEScount[1]                                         NET DELAY        0.868                  4.669  2       
NES_inst/count_195_273_add_4_11/C0->NES_inst/count_195_273_add_4_11/S0
                                          SLICE_R8C30B       C0_TO_F0_DELAY   0.248                  4.917  1       
NES_inst/n85[9] ( DI0 )                                      NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
board_inst/CLK ( CLK )                                       NET DELAY        3.035                  3.035  14      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_195_273__i11/Q  (SLICE_R8C30B)
Path End         : NES_inst/count_195_273__i11/D  (SLICE_R8C30B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
board_inst/CLK ( CLK )                                       NET DELAY        3.035                  3.035  14      


Data Path

NES_inst/count_195_273__i11/CK->NES_inst/count_195_273__i11/Q
                                          SLICE_R8C30B       CLK_TO_Q1_DELAY  0.766                  3.801  2       
NES_inst/NEScount[2]                                         NET DELAY        0.868                  4.669  2       
NES_inst/count_195_273_add_4_11/C1->NES_inst/count_195_273_add_4_11/S1
                                          SLICE_R8C30B       C1_TO_F1_DELAY   0.248                  4.917  1       
NES_inst/n85[10] ( DI1 )                                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
board_inst/CLK ( CLK )                                       NET DELAY        3.035                  3.035  14      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_195_273__i12/Q  (SLICE_R8C30C)
Path End         : NES_inst/count_195_273__i12/D  (SLICE_R8C30C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
board_inst/CLK ( CLK )                                       NET DELAY        3.035                  3.035  14      


Data Path

NES_inst/count_195_273__i12/CK->NES_inst/count_195_273__i12/Q
                                          SLICE_R8C30C       CLK_TO_Q0_DELAY  0.766                  3.801  3       
NES_inst/NEScount[3]                                         NET DELAY        0.868                  4.669  3       
NES_inst/count_195_273_add_4_13/C0->NES_inst/count_195_273_add_4_13/S0
                                          SLICE_R8C30C       C0_TO_F0_DELAY   0.248                  4.917  1       
NES_inst/n85[11] ( DI0 )                                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
board_inst/CLK ( CLK )                                       NET DELAY        3.035                  3.035  14      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_195_273__i13/Q  (SLICE_R8C30C)
Path End         : NES_inst/count_195_273__i13/D  (SLICE_R8C30C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
board_inst/CLK ( CLK )                                       NET DELAY        3.035                  3.035  14      


Data Path

NES_inst/count_195_273__i13/CK->NES_inst/count_195_273__i13/Q
                                          SLICE_R8C30C       CLK_TO_Q1_DELAY  0.766                  3.801  3       
NES_inst/NEScount[4]                                         NET DELAY        0.868                  4.669  3       
NES_inst/count_195_273_add_4_13/C1->NES_inst/count_195_273_add_4_13/S1
                                          SLICE_R8C30C       C1_TO_F1_DELAY   0.248                  4.917  1       
NES_inst/n85[12] ( DI1 )                                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
board_inst/CLK ( CLK )                                       NET DELAY        3.035                  3.035  14      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_195_273__i14/Q  (SLICE_R8C30D)
Path End         : NES_inst/count_195_273__i14/D  (SLICE_R8C30D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
board_inst/CLK ( CLK )                                       NET DELAY        3.035                  3.035  14      


Data Path

NES_inst/count_195_273__i14/CK->NES_inst/count_195_273__i14/Q
                                          SLICE_R8C30D       CLK_TO_Q0_DELAY  0.766                  3.801  3       
NES_inst/NEScount[5]                                         NET DELAY        0.868                  4.669  3       
NES_inst/count_195_273_add_4_15/C0->NES_inst/count_195_273_add_4_15/S0
                                          SLICE_R8C30D       C0_TO_F0_DELAY   0.248                  4.917  1       
NES_inst/n85[13] ( DI0 )                                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
board_inst/CLK ( CLK )                                       NET DELAY        3.035                  3.035  14      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_195_273__i15/Q  (SLICE_R8C30D)
Path End         : NES_inst/count_195_273__i15/D  (SLICE_R8C30D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
board_inst/CLK ( CLK )                                       NET DELAY        3.035                  3.035  14      


Data Path

NES_inst/count_195_273__i15/CK->NES_inst/count_195_273__i15/Q
                                          SLICE_R8C30D       CLK_TO_Q1_DELAY  0.766                  3.801  3       
NES_inst/NEScount[6]                                         NET DELAY        0.868                  4.669  3       
NES_inst/count_195_273_add_4_15/C1->NES_inst/count_195_273_add_4_15/S1
                                          SLICE_R8C30D       C1_TO_F1_DELAY   0.248                  4.917  1       
NES_inst/n85[14] ( DI1 )                                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
board_inst/CLK ( CLK )                                       NET DELAY        3.035                  3.035  14      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

