$date
	Thu Aug 30 16:16:17 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module nand_tb $end
$scope module nand_tb $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 $ f $end
$var wire 1 % gnd $end
$var wire 1 & vdd $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
0%
1$
z#
0"
0!
$end
#10
1!
#20
0#
1"
0!
#30
0$
1!
