
*** Running vivado
    with args -log system_lite_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_lite_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_lite_0_0.tcl -notrace
Command: synth_design -top system_lite_0_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10988 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 448.574 ; gain = 103.035
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_lite_0_0' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_lite_0_0/synth/system_lite_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'lite' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/eba4/hdl/verilog/lite.v:12]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/eba4/hdl/verilog/lite.v:72]
INFO: [Synth 8-6157] synthesizing module 'lite_AXILiteS_s_axi' [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/eba4/hdl/verilog/lite_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_AP_RETURN_0 bound to: 5'b10000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/eba4/hdl/verilog/lite_AXILiteS_s_axi.v:194]
INFO: [Synth 8-6155] done synthesizing module 'lite_AXILiteS_s_axi' (1#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/eba4/hdl/verilog/lite_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lite' (2#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/eba4/hdl/verilog/lite.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_lite_0_0' (3#1) [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_lite_0_0/synth/system_lite_0_0.v:58]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design lite_AXILiteS_s_axi has unconnected port WSTRB[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 503.414 ; gain = 157.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 503.414 ; gain = 157.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 503.414 ; gain = 157.875
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_lite_0_0/constraints/lite_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_lite_0_0/constraints/lite_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/system_lite_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/system_lite_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 795.250 ; gain = 1.512
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 795.250 ; gain = 449.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 795.250 ; gain = 449.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/system_lite_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 795.250 ; gain = 449.711
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'lite_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'lite_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'lite_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'lite_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 795.250 ; gain = 449.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lite_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lite 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[31]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[30]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[29]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[28]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[27]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[26]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[25]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[24]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[23]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[22]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[21]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[20]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[19]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[18]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[17]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[16]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[15]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[14]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[13]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[12]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[11]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[10]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[9]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[8]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[6]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[5]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[4]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[3]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WDATA[2]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WSTRB[3]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WSTRB[2]
WARNING: [Synth 8-3331] design lite has unconnected port s_axi_AXILiteS_WSTRB[1]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_CS_fsm_reg[0] )
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module lite.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 795.250 ; gain = 449.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 795.250 ; gain = 449.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 813.871 ; gain = 468.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 815.152 ; gain = 469.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 815.152 ; gain = 469.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 815.152 ; gain = 469.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 815.152 ; gain = 469.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 815.152 ; gain = 469.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 815.152 ; gain = 469.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 815.152 ; gain = 469.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     7|
|3     |LUT3 |    37|
|4     |LUT4 |     6|
|5     |LUT5 |    12|
|6     |LUT6 |     7|
|7     |FDRE |   117|
|8     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------+--------------------+------+
|      |Instance                  |Module              |Cells |
+------+--------------------------+--------------------+------+
|1     |top                       |                    |   190|
|2     |  inst                    |lite                |   190|
|3     |    lite_AXILiteS_s_axi_U |lite_AXILiteS_s_axi |   157|
+------+--------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 815.152 ; gain = 469.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 815.152 ; gain = 177.777
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 815.152 ; gain = 469.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 815.996 ; gain = 482.758
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/system_lite_0_0_synth_1/system_lite_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_lite_0_0/system_lite_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/system_lite_0_0_synth_1/system_lite_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_lite_0_0_utilization_synth.rpt -pb system_lite_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 815.996 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 16 22:27:17 2019...
