# Reading E:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Practica4_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying E:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied E:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {H:/Practica4/BinA7Seg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinA7Seg
# -- Compiling architecture behavioral of BinA7Seg
# vcom -93 -work work {H:/Practica4/Comparador4Bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Comparador4Bits
# -- Compiling architecture behavioral of Comparador4Bits
# 
# vcom -93 -work work {H:/Practica4/simulation/modelsim/Practica4.vht}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Practica4_vhd_tst
# -- Compiling architecture Practica4_arch of Practica4_vhd_tst
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  Practica4
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps Practica4 
# ** Error: (vsim-3170) Could not find 'H:/Practica4/simulation/modelsim/rtl_work.Practica4'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./Practica4_run_msim_rtl_vhdl.do PAUSED at line 13
vsim gate_work.practica4
# vsim gate_work.practica4 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading gate_work.practica4(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
add wave -position end  sim:/practica4/a_mayor_b
add wave -position end  sim:/practica4/a
add wave -position end  sim:/practica4/b
add wave -position end  sim:/practica4/a_igual_b
add wave -position end  sim:/practica4/a_menor_b
add wave -position end  sim:/practica4/d_a
add wave -position end  sim:/practica4/d_b
force -freeze sim:/practica4/a 0001 0
force -freeze sim:/practica4/b 1000 0
run
force -freeze sim:/practica4/a 1000 0
run
force -freeze sim:/practica4/b 0110 0
run
