--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml displayAB.twx displayAB.ncd -o displayAB.twr displayAB.pcf
-ucf Saidas_Exercicio1.ucf

Design file:              displayAB.ncd
Physical constraint file: displayAB.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
a<0>        |    4.046(R)|      SLOW  |   -0.854(R)|      FAST  |clk_BUFGP         |   0.000|
a<1>        |    3.394(R)|      SLOW  |   -1.212(R)|      FAST  |clk_BUFGP         |   0.000|
a<2>        |    3.197(R)|      SLOW  |   -1.326(R)|      FAST  |clk_BUFGP         |   0.000|
a<3>        |    2.680(R)|      SLOW  |   -0.915(R)|      FAST  |clk_BUFGP         |   0.000|
b<0>        |    3.842(R)|      SLOW  |   -0.837(R)|      FAST  |clk_BUFGP         |   0.000|
b<1>        |    3.078(R)|      SLOW  |   -1.008(R)|      FAST  |clk_BUFGP         |   0.000|
b<2>        |    2.910(R)|      SLOW  |   -1.232(R)|      FAST  |clk_BUFGP         |   0.000|
b<3>        |    2.891(R)|      SLOW  |   -1.212(R)|      FAST  |clk_BUFGP         |   0.000|
but<0>      |    5.387(R)|      SLOW  |   -2.025(R)|      FAST  |clk_BUFGP         |   0.000|
but<1>      |    5.210(R)|      SLOW  |   -2.092(R)|      FAST  |clk_BUFGP         |   0.000|
but<2>      |    5.253(R)|      SLOW  |   -2.160(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
controle<0> |         7.645(R)|      SLOW  |         4.046(R)|      FAST  |clk_BUFGP         |   0.000|
controle<1> |         8.009(R)|      SLOW  |         4.233(R)|      FAST  |clk_BUFGP         |   0.000|
display<0>  |         8.890(R)|      SLOW  |         4.454(R)|      FAST  |clk_BUFGP         |   0.000|
display<1>  |         9.083(R)|      SLOW  |         4.580(R)|      FAST  |clk_BUFGP         |   0.000|
display<2>  |         9.106(R)|      SLOW  |         4.761(R)|      FAST  |clk_BUFGP         |   0.000|
display<3>  |         9.296(R)|      SLOW  |         4.710(R)|      FAST  |clk_BUFGP         |   0.000|
display<4>  |         9.133(R)|      SLOW  |         4.760(R)|      FAST  |clk_BUFGP         |   0.000|
display<5>  |         9.074(R)|      SLOW  |         4.737(R)|      FAST  |clk_BUFGP         |   0.000|
display<6>  |         9.239(R)|      SLOW  |         4.818(R)|      FAST  |clk_BUFGP         |   0.000|
valor<0>    |         7.707(R)|      SLOW  |         4.042(R)|      FAST  |clk_BUFGP         |   0.000|
valor<1>    |         7.734(R)|      SLOW  |         4.072(R)|      FAST  |clk_BUFGP         |   0.000|
valor<2>    |         7.248(R)|      SLOW  |         3.746(R)|      FAST  |clk_BUFGP         |   0.000|
valor<3>    |         7.695(R)|      SLOW  |         4.035(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.665|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a<0>           |temp<0>        |    9.008|
a<0>           |temp<1>        |    9.415|
a<0>           |temp<2>        |    9.610|
a<0>           |temp<3>        |    9.234|
a<0>           |temp<4>        |    8.919|
a<1>           |temp<0>        |    8.500|
a<1>           |temp<1>        |    8.949|
a<1>           |temp<2>        |    8.958|
a<1>           |temp<3>        |    9.055|
a<1>           |temp<4>        |    8.740|
a<2>           |temp<1>        |    9.175|
a<2>           |temp<2>        |    8.602|
a<2>           |temp<3>        |    8.934|
a<2>           |temp<4>        |    8.619|
a<3>           |temp<2>        |    8.244|
a<3>           |temp<3>        |    8.025|
a<3>           |temp<4>        |    7.735|
b<0>           |temp<0>        |    9.001|
b<0>           |temp<1>        |    9.408|
b<0>           |temp<2>        |    9.406|
b<0>           |temp<3>        |    9.003|
b<0>           |temp<4>        |    8.688|
b<1>           |temp<0>        |    8.366|
b<1>           |temp<1>        |    8.815|
b<1>           |temp<2>        |    8.642|
b<1>           |temp<3>        |    8.479|
b<1>           |temp<4>        |    8.164|
b<2>           |temp<1>        |    8.973|
b<2>           |temp<2>        |    8.400|
b<2>           |temp<3>        |    8.647|
b<2>           |temp<4>        |    8.340|
b<3>           |temp<2>        |    8.107|
b<3>           |temp<3>        |    8.628|
b<3>           |temp<4>        |    8.182|
but<0>         |temp<0>        |    9.948|
but<0>         |temp<1>        |   11.493|
but<0>         |temp<2>        |   10.699|
but<0>         |temp<3>        |   10.563|
but<0>         |temp<4>        |    9.679|
but<1>         |temp<0>        |    9.830|
but<1>         |temp<1>        |   11.316|
but<1>         |temp<2>        |   10.522|
but<1>         |temp<3>        |   10.386|
but<1>         |temp<4>        |    9.947|
but<2>         |temp<0>        |    9.928|
but<2>         |temp<1>        |   11.359|
but<2>         |temp<2>        |   10.565|
but<2>         |temp<3>        |   10.429|
---------------+---------------+---------+


Analysis completed Tue Sep 05 10:12:18 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 218 MB



