$date
  Tue Mar 17 16:41:07 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module t_registerfile $end
$var reg 4 ! rd_t[11:8] $end
$var reg 4 " r1_t[7:4] $end
$var reg 4 # r2_t[3:0] $end
$var reg 1 $ cregwrite_t $end
$var reg 1 % cldi_t $end
$var reg 16 & writeinput_t[15:0] $end
$var reg 4 ' inr_t[3:0] $end
$var reg 16 ( outr1tooffsetmux_t[15:0] $end
$var reg 16 ) outr2toalu_t[15:0] $end
$var reg 16 * tomemory_t[15:0] $end
$var reg 16 + outvalue_t[15:0] $end
$var reg 16 , pctoinstruction_t[15:0] $end
$var reg 16 - pctoadders_t[15:0] $end
$var reg 16 . pcinput_t[15:0] $end
$var reg 1 / reset_t $end
$scope module rf $end
$var reg 4 0 rd[11:8] $end
$var reg 4 1 r1[7:4] $end
$var reg 4 2 r2[3:0] $end
$var reg 1 3 cregwrite $end
$var reg 1 4 cldi $end
$var reg 16 5 writeinput[15:0] $end
$var reg 4 6 inr[3:0] $end
$var reg 16 7 outr1tooffsetmux[15:0] $end
$var reg 16 8 outr2toalu[15:0] $end
$var reg 16 9 tomemory[15:0] $end
$var reg 16 : outvalue[15:0] $end
$var reg 16 ; pctoinstruction[15:0] $end
$var reg 16 < pctoadders[15:0] $end
$var reg 16 = pcinput[15:0] $end
$var reg 1 > reset $end
$comment register16 is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b0000 "
b0000 #
0$
0%
b0000000000000000 &
b0000 '
b0000000000000000 (
b0000000000000000 )
b0000000000000000 *
b0000000000000000 +
bUUUUUUUUUUUUUUUU ,
bUUUUUUUUUUUUUUUU -
bUUUUUUUUUUUUUUUU .
1/
b0000 0
b0000 1
b0000 2
03
04
b0000000000000000 5
b0000 6
b0000000000000000 7
b0000000000000000 8
b0000000000000000 9
b0000000000000000 :
bUUUUUUUUUUUUUUUU ;
bUUUUUUUUUUUUUUUU <
bUUUUUUUUUUUUUUUU =
1>
#1000000000000
b0100 !
b0101 "
b0110 #
1$
b0000000000000011 &
b0000000000000011 +
0/
b0100 0
b0101 1
b0110 2
13
b0000000000000011 5
b0000000000000011 :
0>
#2000000000000
0$
03
#7000000000000
1$
13
#8000000000000
b0100 "
0$
b0000000000000011 (
b0000000000000011 *
b0100 1
03
b0000000000000011 7
b0000000000000011 9
#9000000000000
b0101 !
1$
b0000000000000111 &
b0000000000000111 +
b0101 0
13
b0000000000000111 5
b0000000000000111 :
#10000000000000
b0101 #
0$
b0000000000000111 )
b0101 2
03
b0000000000000111 8
#11000000000000
