Analysis & Synthesis report for Mercury
Wed Nov 09 19:03:17 2011
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Mercury|TLV
 12. State Machine - |Mercury|SPI:Alex_SPI_Tx|spi_state
 13. State Machine - |Mercury|NWire_rcv:CCrcv|TB_state
 14. State Machine - |Mercury|NWire_xmit:ser_no4|NW_state
 15. State Machine - |Mercury|NWire_xmit:ser_no3|NW_state
 16. State Machine - |Mercury|NWire_xmit:ser_no2|NW_state
 17. State Machine - |Mercury|NWire_xmit:ser_no|NW_state
 18. State Machine - |Mercury|sp_xmit_ctrl:SPC|sp_state
 19. State Machine - |Mercury|NWire_xmit:SPD|NW_state
 20. State Machine - |Mercury|NWire_xmit:M_IQ|NW_state
 21. State Machine - |Mercury|I2S_xmit:LR|TLV_state
 22. State Machine - |Mercury|NWire_rcv:LRAudio|TB_state
 23. Registers Removed During Synthesis
 24. Removed Registers Triggering Further Register Optimizations
 25. General Register Statistics
 26. Inverted Register Statistics
 27. Physical Synthesis Netlist Optimizations
 28. Multiplexer Restructuring Statistics (No Restructuring Performed)
 29. Source assignments for memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 30. Source assignments for memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 31. Source assignments for memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated
 32. Source assignments for memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 33. Source assignments for memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 34. Source assignments for memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 35. Source assignments for memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 36. Source assignments for memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 37. Source assignments for memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 38. Source assignments for memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated
 39. Source assignments for memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 40. Source assignments for memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 41. Source assignments for memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 42. Source assignments for memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 43. Source assignments for memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 44. Source assignments for memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 45. Source assignments for memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated
 46. Source assignments for memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 47. Source assignments for memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 48. Source assignments for memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 49. Source assignments for memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 50. Source assignments for memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 51. Source assignments for memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated
 52. Source assignments for memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated
 53. Source assignments for memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 54. Source assignments for memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 55. Source assignments for memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2
 56. Source assignments for memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated
 57. Source assignments for SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|altsyncram_47e1:FIFOram
 58. Parameter Settings for User Entity Instance: Top-level Entity: |Mercury
 59. Parameter Settings for User Entity Instance: clk_div:TLVCLK
 60. Parameter Settings for User Entity Instance: clk_lrclk_gen:clrgen
 61. Parameter Settings for User Entity Instance: clk_lrclk_gen:lrgen
 62. Parameter Settings for User Entity Instance: NWire_rcv:LRAudio
 63. Parameter Settings for User Entity Instance: I2S_xmit:LR
 64. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv
 65. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst
 66. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1
 67. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
 68. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
 69. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
 70. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
 71. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
 72. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
 73. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst
 74. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst
 75. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst
 76. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst
 77. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[5].cic_integrator_inst
 78. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[5].cic_comb_inst
 79. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1
 80. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
 81. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
 82. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
 83. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
 84. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
 85. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
 86. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst
 87. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst
 88. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst
 89. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst
 90. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[5].cic_integrator_inst
 91. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[5].cic_comb_inst
 92. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2
 93. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
 94. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2
 95. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
 96. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component
 97. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I
 98. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
 99. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
100. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q
101. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
102. Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
103. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv
104. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst
105. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1
106. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
107. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
108. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
109. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
110. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
111. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
112. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst
113. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst
114. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst
115. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst
116. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[5].cic_integrator_inst
117. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[5].cic_comb_inst
118. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1
119. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
120. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
121. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
122. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
123. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
124. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
125. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst
126. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst
127. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst
128. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst
129. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[5].cic_integrator_inst
130. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[5].cic_comb_inst
131. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2
132. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
133. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2
134. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
135. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component
136. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I
137. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
138. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
139. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q
140. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
141. Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
142. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv
143. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst
144. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1
145. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
146. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
147. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
148. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
149. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
150. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
151. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst
152. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst
153. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst
154. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst
155. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[5].cic_integrator_inst
156. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[5].cic_comb_inst
157. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1
158. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
159. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
160. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
161. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
162. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
163. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
164. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst
165. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst
166. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst
167. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst
168. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[5].cic_integrator_inst
169. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[5].cic_comb_inst
170. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2
171. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
172. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2
173. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
174. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component
175. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I
176. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
177. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
178. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q
179. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
180. Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
181. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv
182. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst
183. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1
184. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
185. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
186. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
187. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
188. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
189. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
190. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst
191. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst
192. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst
193. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst
194. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[5].cic_integrator_inst
195. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[5].cic_comb_inst
196. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1
197. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
198. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
199. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
200. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
201. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
202. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
203. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst
204. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst
205. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst
206. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst
207. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[5].cic_integrator_inst
208. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[5].cic_comb_inst
209. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2
210. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
211. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2
212. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
213. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component
214. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I
215. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
216. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
217. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q
218. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component
219. Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
220. Parameter Settings for User Entity Instance: NWire_xmit:M_IQ
221. Parameter Settings for User Entity Instance: NWire_xmit:SPD
222. Parameter Settings for User Entity Instance: SP_fifo:SPF|scfifo:scfifo_component
223. Parameter Settings for User Entity Instance: NWire_xmit:ser_no
224. Parameter Settings for User Entity Instance: NWire_xmit:ser_no2
225. Parameter Settings for User Entity Instance: NWire_xmit:ser_no3
226. Parameter Settings for User Entity Instance: NWire_xmit:ser_no4
227. Parameter Settings for User Entity Instance: NWire_rcv:CCrcv
228. Parameter Settings for User Entity Instance: oddClockDivider:refClockDivider
229. Parameter Settings for User Entity Instance: C10_PLL:PLL2_inst|altpll:altpll_component
230. Parameter Settings for User Entity Instance: C122_PLL:PLL_inst|altpll:altpll_component
231. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
232. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
233. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2
234. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3
235. altsyncram Parameter Settings by Entity Instance
236. altshift_taps Parameter Settings by Entity Instance
237. lpm_mult Parameter Settings by Entity Instance
238. scfifo Parameter Settings by Entity Instance
239. altpll Parameter Settings by Entity Instance
240. Port Connectivity Checks: "NWire_rcv:CCrcv"
241. Port Connectivity Checks: "NWire_xmit:ser_no4"
242. Port Connectivity Checks: "NWire_xmit:ser_no3"
243. Port Connectivity Checks: "NWire_xmit:ser_no2"
244. Port Connectivity Checks: "NWire_xmit:ser_no"
245. Port Connectivity Checks: "NWire_xmit:M_IQ"
246. Port Connectivity Checks: "memreceiver:MDC[3].Merc_rcv"
247. Port Connectivity Checks: "memreceiver:MDC[2].Merc_rcv"
248. Port Connectivity Checks: "memreceiver:MDC[1].Merc_rcv"
249. Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q"
250. Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst"
251. Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst"
252. Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2"
253. Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst"
254. Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1"
255. Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[5].cic_comb_inst"
256. Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1"
257. Port Connectivity Checks: "I2S_xmit:LR"
258. Port Connectivity Checks: "clk_lrclk_gen:lrgen"
259. Port Connectivity Checks: "clk_lrclk_gen:clrgen"
260. Elapsed Time Per Partition
261. Analysis & Synthesis Messages
262. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 09 19:03:16 2011         ;
; Quartus II Version                 ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; Mercury                                       ;
; Top-level Entity Name              ; Mercury                                       ;
; Family                             ; Cyclone III                                   ;
; Total logic elements               ; 25,366                                        ;
;     Total combinational functions  ; 21,259                                        ;
;     Dedicated logic registers      ; 17,594                                        ;
; Total registers                    ; 17594                                         ;
; Total pins                         ; 76                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 157,296                                       ;
; Embedded Multiplier 9-bit elements ; 88                                            ;
; Total PLLs                         ; 2                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25Q240C8       ;                    ;
; Top-level entity name                                                      ; Mercury            ; Mercury            ;
; Family name                                                                ; Cyclone III        ; Stratix            ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; State Machine Processing                                                   ; User-Encoded       ; Auto               ;
; Power-Up Don't Care                                                        ; Off                ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; Off                ; On                 ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; Maximum DSP Block Usage                                                    ; -1                 ; -1                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Maximum Number of M4K/M9K/M20K Memory Blocks                               ; -1                 ; -1                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+
; common/I2S_xmit.v                ; yes             ; User Verilog HDL File                  ; C:/HPSDR/trunk/Mercury_V3.1/common/I2S_xmit.v                           ;
; common/NWire_rcv.v               ; yes             ; User Verilog HDL File                  ; C:/HPSDR/trunk/Mercury_V3.1/common/NWire_rcv.v                          ;
; common/NWire_xmit.v              ; yes             ; User Verilog HDL File                  ; C:/HPSDR/trunk/Mercury_V3.1/common/NWire_xmit.v                         ;
; common/clk_lrclk_gen.v           ; yes             ; User Verilog HDL File                  ; C:/HPSDR/trunk/Mercury_V3.1/common/clk_lrclk_gen.v                      ;
; mult_24Sx24S.v                   ; yes             ; User Wizard-Generated File             ; C:/HPSDR/trunk/Mercury_V3.1/mult_24Sx24S.v                              ;
; fir_mac.v                        ; yes             ; User Verilog HDL File                  ; C:/HPSDR/trunk/Mercury_V3.1/fir_mac.v                                   ;
; fir_shiftreg.v                   ; yes             ; User Wizard-Generated File             ; C:/HPSDR/trunk/Mercury_V3.1/fir_shiftreg.v                              ;
; fir.v                            ; yes             ; User Verilog HDL File                  ; C:/HPSDR/trunk/Mercury_V3.1/fir.v                                       ;
; fir_coeffs.v                     ; yes             ; User Verilog HDL File                  ; C:/HPSDR/trunk/Mercury_V3.1/fir_coeffs.v                                ;
; fir_coeffs_rom.v                 ; yes             ; User Wizard-Generated File             ; C:/HPSDR/trunk/Mercury_V3.1/fir_coeffs_rom.v                            ;
; varcic.v                         ; yes             ; User Verilog HDL File                  ; C:/HPSDR/trunk/Mercury_V3.1/varcic.v                                    ;
; cic_integrator.v                 ; yes             ; User Verilog HDL File                  ; C:/HPSDR/trunk/Mercury_V3.1/cic_integrator.v                            ;
; cic_comb.v                       ; yes             ; User Verilog HDL File                  ; C:/HPSDR/trunk/Mercury_V3.1/cic_comb.v                                  ;
; cordic.v                         ; yes             ; User Verilog HDL File                  ; C:/HPSDR/trunk/Mercury_V3.1/cordic.v                                    ;
; SPI.v                            ; yes             ; User Verilog HDL File                  ; C:/HPSDR/trunk/Mercury_V3.1/SPI.v                                       ;
; LPF_select.v                     ; yes             ; User Verilog HDL File                  ; C:/HPSDR/trunk/Mercury_V3.1/LPF_select.v                                ;
; HPF_select.v                     ; yes             ; User Verilog HDL File                  ; C:/HPSDR/trunk/Mercury_V3.1/HPF_select.v                                ;
; oddClockDiv.v                    ; yes             ; User Verilog HDL File                  ; C:/HPSDR/trunk/Mercury_V3.1/oddClockDiv.v                               ;
; Mercury.v                        ; yes             ; User Verilog HDL File                  ; C:/HPSDR/trunk/Mercury_V3.1/Mercury.v                                   ;
; common/clk_div.v                 ; yes             ; User Verilog HDL File                  ; C:/HPSDR/trunk/Mercury_V3.1/common/clk_div.v                            ;
; SP_fifo.v                        ; yes             ; User Wizard-Generated File             ; C:/HPSDR/trunk/Mercury_V3.1/SP_fifo.v                                   ;
; sp_xmit_ctrl.v                   ; yes             ; User Verilog HDL File                  ; C:/HPSDR/trunk/Mercury_V3.1/sp_xmit_ctrl.v                              ;
; C122_PLL.v                       ; yes             ; User Wizard-Generated File             ; C:/HPSDR/trunk/Mercury_V3.1/C122_PLL.v                                  ;
; C10_PLL.v                        ; yes             ; User Wizard-Generated File             ; C:/HPSDR/trunk/Mercury_V3.1/C10_PLL.v                                   ;
; memreceiver.v                    ; yes             ; Auto-Found Verilog HDL File            ; C:/HPSDR/trunk/Mercury_V3.1/memreceiver.v                               ;
; memcic.v                         ; yes             ; Auto-Found Verilog HDL File            ; C:/HPSDR/trunk/Mercury_V3.1/memcic.v                                    ;
; memcic_ram.v                     ; yes             ; Auto-Found Wizard-Generated File       ; C:/HPSDR/trunk/Mercury_V3.1/memcic_ram.v                                ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;
; aglobal110.inc                   ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/aglobal110.inc        ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                           ; C:/HPSDR/trunk/VK6APH/Mercury/megafunctions/altdpram.inc                ;
; db/altsyncram_1en1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/HPSDR/trunk/Mercury_V3.1/db/altsyncram_1en1.tdf                      ;
; db/altsyncram_h2a1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/HPSDR/trunk/Mercury_V3.1/db/altsyncram_h2a1.tdf                      ;
; fir_coeffs_rom.hex               ; yes             ; Auto-Found Memory Initialization File  ; C:/HPSDR/trunk/Mercury_V3.1/fir_coeffs_rom.hex                          ;
; altshift_taps.tdf                ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf     ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; C:/HPSDR/trunk/VK6APH/Mercury/megafunctions/lpm_counter.inc             ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; C:/HPSDR/trunk/VK6APH/Mercury/megafunctions/lpm_compare.inc             ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_constant.inc      ;
; db/shift_taps_ils.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/HPSDR/trunk/Mercury_V3.1/db/shift_taps_ils.tdf                       ;
; db/altsyncram_qka1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/HPSDR/trunk/Mercury_V3.1/db/altsyncram_qka1.tdf                      ;
; db/cntr_brf.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/HPSDR/trunk/Mercury_V3.1/db/cntr_brf.tdf                             ;
; db/cmpr_lfc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/HPSDR/trunk/Mercury_V3.1/db/cmpr_lfc.tdf                             ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf          ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; C:/HPSDR/trunk/VK6APH/Mercury/megafunctions/lpm_add_sub.inc             ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/multcore.inc          ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/bypassff.inc          ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altshift.inc          ;
; db/mult_djp.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/HPSDR/trunk/Mercury_V3.1/db/mult_djp.tdf                             ;
; scfifo.tdf                       ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/scfifo.tdf            ;
; a_regfifo.inc                    ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/a_regfifo.inc         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc          ;
; a_i2fifo.inc                     ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc          ;
; a_fffifo.inc                     ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/a_fffifo.inc          ;
; a_f2fifo.inc                     ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc          ;
; db/scfifo_ph31.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/HPSDR/trunk/Mercury_V3.1/db/scfifo_ph31.tdf                          ;
; db/a_dpfifo_c931.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/HPSDR/trunk/Mercury_V3.1/db/a_dpfifo_c931.tdf                        ;
; db/altsyncram_47e1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/HPSDR/trunk/Mercury_V3.1/db/altsyncram_47e1.tdf                      ;
; db/cmpr_ns8.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/HPSDR/trunk/Mercury_V3.1/db/cmpr_ns8.tdf                             ;
; db/cntr_2ab.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/HPSDR/trunk/Mercury_V3.1/db/cntr_2ab.tdf                             ;
; db/cntr_fa7.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/HPSDR/trunk/Mercury_V3.1/db/cntr_fa7.tdf                             ;
; db/cntr_3ab.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/HPSDR/trunk/Mercury_V3.1/db/cntr_3ab.tdf                             ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf            ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/stratix_pll.inc       ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc     ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;
; db/c10_pll_altpll.v              ; yes             ; Auto-Generated Megafunction            ; C:/HPSDR/trunk/Mercury_V3.1/db/c10_pll_altpll.v                         ;
; db/c122_pll_altpll.v             ; yes             ; Auto-Generated Megafunction            ; C:/HPSDR/trunk/Mercury_V3.1/db/c122_pll_altpll.v                        ;
; db/mult_gft.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/HPSDR/trunk/Mercury_V3.1/db/mult_gft.tdf                             ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 25,366            ;
;                                             ;                   ;
; Total combinational functions               ; 21259             ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 1236              ;
;     -- 3 input functions                    ; 16555             ;
;     -- <=2 input functions                  ; 3468              ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 4100              ;
;     -- arithmetic mode                      ; 17159             ;
;                                             ;                   ;
; Total registers                             ; 17594             ;
;     -- Dedicated logic registers            ; 17594             ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 76                ;
; Total memory bits                           ; 157296            ;
; Embedded Multiplier 9-bit elements          ; 88                ;
; Total PLLs                                  ; 2                 ;
;     -- PLLs                                 ; 2                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; C122_clk_ONOFF[0] ;
; Maximum fan-out                             ; 4188              ;
; Total fan-out                               ; 125641            ;
; Average fan-out                             ; 3.15              ;
+---------------------------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                  ; Library Name ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Mercury                                                    ; 21259 (515)       ; 17594 (603)  ; 157296      ; 88           ; 8       ; 40        ; 76   ; 0            ; |Mercury                                                                                                                                                                             ;              ;
;    |C10_PLL:PLL2_inst|                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|C10_PLL:PLL2_inst                                                                                                                                                           ;              ;
;       |altpll:altpll_component|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|C10_PLL:PLL2_inst|altpll:altpll_component                                                                                                                                   ;              ;
;          |C10_PLL_altpll:auto_generated|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated                                                                                                     ;              ;
;    |C122_PLL:PLL_inst|                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|C122_PLL:PLL_inst                                                                                                                                                           ;              ;
;       |altpll:altpll_component|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|C122_PLL:PLL_inst|altpll:altpll_component                                                                                                                                   ;              ;
;          |C122_PLL_altpll:auto_generated|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated                                                                                                    ;              ;
;    |HPF_select:Alex_HPF_select|                             ; 44 (44)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|HPF_select:Alex_HPF_select                                                                                                                                                  ;              ;
;    |I2S_xmit:LR|                                            ; 66 (66)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|I2S_xmit:LR                                                                                                                                                                 ;              ;
;    |LPF_select:Alex_LPF_select|                             ; 50 (50)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|LPF_select:Alex_LPF_select                                                                                                                                                  ;              ;
;    |NWire_rcv:CCrcv|                                        ; 443 (443)         ; 274 (274)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|NWire_rcv:CCrcv                                                                                                                                                             ;              ;
;    |NWire_rcv:LRAudio|                                      ; 379 (379)         ; 177 (177)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|NWire_rcv:LRAudio                                                                                                                                                           ;              ;
;    |NWire_xmit:M_IQ|                                        ; 325 (325)         ; 261 (261)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|NWire_xmit:M_IQ                                                                                                                                                             ;              ;
;    |NWire_xmit:SPD|                                         ; 63 (63)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|NWire_xmit:SPD                                                                                                                                                              ;              ;
;    |NWire_xmit:ser_no2|                                     ; 59 (59)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|NWire_xmit:ser_no2                                                                                                                                                          ;              ;
;    |NWire_xmit:ser_no3|                                     ; 57 (57)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|NWire_xmit:ser_no3                                                                                                                                                          ;              ;
;    |NWire_xmit:ser_no4|                                     ; 57 (57)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|NWire_xmit:ser_no4                                                                                                                                                          ;              ;
;    |NWire_xmit:ser_no|                                      ; 59 (59)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|NWire_xmit:ser_no                                                                                                                                                           ;              ;
;    |SPI:Alex_SPI_Tx|                                        ; 67 (67)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|SPI:Alex_SPI_Tx                                                                                                                                                             ;              ;
;    |SP_fifo:SPF|                                            ; 81 (0)            ; 52 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|SP_fifo:SPF                                                                                                                                                                 ;              ;
;       |scfifo:scfifo_component|                             ; 81 (0)            ; 52 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|SP_fifo:SPF|scfifo:scfifo_component                                                                                                                                         ;              ;
;          |scfifo_ph31:auto_generated|                       ; 81 (0)            ; 52 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated                                                                                                              ;              ;
;             |a_dpfifo_c931:dpfifo|                          ; 81 (43)           ; 52 (17)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo                                                                                         ;              ;
;                |altsyncram_47e1:FIFOram|                    ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|altsyncram_47e1:FIFOram                                                                 ;              ;
;                |cntr_2ab:rd_ptr_msb|                        ; 12 (12)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|cntr_2ab:rd_ptr_msb                                                                     ;              ;
;                |cntr_3ab:wr_ptr|                            ; 13 (13)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|cntr_3ab:wr_ptr                                                                         ;              ;
;                |cntr_fa7:usedw_counter|                     ; 13 (13)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|cntr_fa7:usedw_counter                                                                  ;              ;
;    |clk_div:TLVCLK|                                         ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|clk_div:TLVCLK                                                                                                                                                              ;              ;
;    |clk_lrclk_gen:clrgen|                                   ; 49 (49)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|clk_lrclk_gen:clrgen                                                                                                                                                        ;              ;
;    |clk_lrclk_gen:lrgen|                                    ; 31 (31)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|clk_lrclk_gen:lrgen                                                                                                                                                         ;              ;
;    |lpm_mult:Mult0|                                         ; 33 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult0                                                                                                                                                              ;              ;
;       |mult_gft:auto_generated|                             ; 33 (33)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult0|mult_gft:auto_generated                                                                                                                                      ;              ;
;    |lpm_mult:Mult1|                                         ; 33 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult1                                                                                                                                                              ;              ;
;       |mult_gft:auto_generated|                             ; 33 (33)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult1|mult_gft:auto_generated                                                                                                                                      ;              ;
;    |lpm_mult:Mult2|                                         ; 33 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult2                                                                                                                                                              ;              ;
;       |mult_gft:auto_generated|                             ; 33 (33)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult2|mult_gft:auto_generated                                                                                                                                      ;              ;
;    |lpm_mult:Mult3|                                         ; 33 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult3                                                                                                                                                              ;              ;
;       |mult_gft:auto_generated|                             ; 33 (33)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mercury|lpm_mult:Mult3|mult_gft:auto_generated                                                                                                                                      ;              ;
;    |memreceiver:MDC[0].Merc_rcv|                            ; 4703 (0)          ; 3978 (0)     ; 22940       ; 14           ; 2       ; 6         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv                                                                                                                                                 ;              ;
;       |cordic:cordic_inst|                                  ; 1945 (1945)       ; 1050 (1050)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst                                                                                                                              ;              ;
;       |fir:fir_inst_I|                                      ; 178 (60)          ; 205 (31)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I                                                                                                                                  ;              ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst                                                                                                             ;              ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ;              ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ;              ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ;              ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                                                                                                   ;              ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ;              ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ;              ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ;              ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ;              ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ;              ;
;       |fir:fir_inst_Q|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q                                                                                                                                  ;              ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst                                                                                                             ;              ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ;              ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ;              ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ;              ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                                                                                                   ;              ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ;              ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ;              ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ;              ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ;              ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ;              ;
;       |fir_coeffs:fir_coeffs_inst|                          ; 8 (8)             ; 8 (8)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst                                                                                                                      ;              ;
;          |fir_coeffs_rom:fir_coeffs_rom_inst|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst                                                                                   ;              ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component                                                   ;              ;
;                |altsyncram_h2a1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated                    ;              ;
;       |memcic:cic_inst_I2|                                  ; 318 (318)         ; 109 (109)    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2                                                                                                                              ;              ;
;          |memcic_ram:memcic_ram_inst|                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst                                                                                                   ;              ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                   ;              ;
;                |altsyncram_1en1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                    ;              ;
;       |memcic:cic_inst_Q2|                                  ; 280 (280)         ; 88 (88)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2                                                                                                                              ;              ;
;          |memcic_ram:memcic_ram_inst|                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst                                                                                                   ;              ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                   ;              ;
;                |altsyncram_1en1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                    ;              ;
;       |varcic:varcic_inst_I1|                               ; 911 (143)         ; 1166 (41)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1                                                                                                                           ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[5].cic_comb_inst|             ; 64 (64)           ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[5].cic_comb_inst                                                                                      ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[5].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[5].cic_integrator_inst                                                                          ;              ;
;       |varcic:varcic_inst_Q1|                               ; 888 (120)         ; 1149 (24)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1                                                                                                                           ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[5].cic_comb_inst|             ; 64 (64)           ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[5].cic_comb_inst                                                                                      ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[5].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[5].cic_integrator_inst                                                                          ;              ;
;    |memreceiver:MDC[1].Merc_rcv|                            ; 4682 (0)          ; 3976 (0)     ; 22940       ; 14           ; 2       ; 6         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv                                                                                                                                                 ;              ;
;       |cordic:cordic_inst|                                  ; 1928 (1928)       ; 1050 (1050)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst                                                                                                                              ;              ;
;       |fir:fir_inst_I|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I                                                                                                                                  ;              ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst                                                                                                             ;              ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ;              ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ;              ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ;              ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                                                                                                   ;              ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ;              ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ;              ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ;              ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ;              ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ;              ;
;       |fir:fir_inst_Q|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q                                                                                                                                  ;              ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst                                                                                                             ;              ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ;              ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ;              ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ;              ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                                                                                                   ;              ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ;              ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ;              ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ;              ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ;              ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ;              ;
;       |fir_coeffs:fir_coeffs_inst|                          ; 8 (8)             ; 8 (8)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst                                                                                                                      ;              ;
;          |fir_coeffs_rom:fir_coeffs_rom_inst|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst                                                                                   ;              ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component                                                   ;              ;
;                |altsyncram_h2a1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated                    ;              ;
;       |memcic:cic_inst_I2|                                  ; 318 (318)         ; 109 (109)    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2                                                                                                                              ;              ;
;          |memcic_ram:memcic_ram_inst|                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst                                                                                                   ;              ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                   ;              ;
;                |altsyncram_1en1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                    ;              ;
;       |memcic:cic_inst_Q2|                                  ; 280 (280)         ; 88 (88)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2                                                                                                                              ;              ;
;          |memcic_ram:memcic_ram_inst|                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst                                                                                                   ;              ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                   ;              ;
;                |altsyncram_1en1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                    ;              ;
;       |varcic:varcic_inst_I1|                               ; 910 (142)         ; 1166 (41)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1                                                                                                                           ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[5].cic_comb_inst|             ; 64 (64)           ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[5].cic_comb_inst                                                                                      ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[5].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[5].cic_integrator_inst                                                                          ;              ;
;       |varcic:varcic_inst_Q1|                               ; 888 (120)         ; 1149 (24)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1                                                                                                                           ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[5].cic_comb_inst|             ; 64 (64)           ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[5].cic_comb_inst                                                                                      ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[5].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[5].cic_integrator_inst                                                                          ;              ;
;    |memreceiver:MDC[2].Merc_rcv|                            ; 4682 (0)          ; 3976 (0)     ; 22940       ; 14           ; 2       ; 6         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv                                                                                                                                                 ;              ;
;       |cordic:cordic_inst|                                  ; 1928 (1928)       ; 1050 (1050)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst                                                                                                                              ;              ;
;       |fir:fir_inst_I|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I                                                                                                                                  ;              ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst                                                                                                             ;              ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ;              ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ;              ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ;              ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                                                                                                   ;              ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ;              ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ;              ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ;              ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ;              ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ;              ;
;       |fir:fir_inst_Q|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q                                                                                                                                  ;              ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst                                                                                                             ;              ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ;              ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ;              ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ;              ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                                                                                                   ;              ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ;              ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ;              ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ;              ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ;              ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ;              ;
;       |fir_coeffs:fir_coeffs_inst|                          ; 8 (8)             ; 8 (8)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst                                                                                                                      ;              ;
;          |fir_coeffs_rom:fir_coeffs_rom_inst|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst                                                                                   ;              ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component                                                   ;              ;
;                |altsyncram_h2a1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated                    ;              ;
;       |memcic:cic_inst_I2|                                  ; 318 (318)         ; 109 (109)    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2                                                                                                                              ;              ;
;          |memcic_ram:memcic_ram_inst|                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst                                                                                                   ;              ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                   ;              ;
;                |altsyncram_1en1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                    ;              ;
;       |memcic:cic_inst_Q2|                                  ; 280 (280)         ; 88 (88)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2                                                                                                                              ;              ;
;          |memcic_ram:memcic_ram_inst|                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst                                                                                                   ;              ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                   ;              ;
;                |altsyncram_1en1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                    ;              ;
;       |varcic:varcic_inst_I1|                               ; 910 (142)         ; 1166 (41)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1                                                                                                                           ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[5].cic_comb_inst|             ; 64 (64)           ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[5].cic_comb_inst                                                                                      ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[5].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[5].cic_integrator_inst                                                                          ;              ;
;       |varcic:varcic_inst_Q1|                               ; 888 (120)         ; 1149 (24)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1                                                                                                                           ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[5].cic_comb_inst|             ; 64 (64)           ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[5].cic_comb_inst                                                                                      ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[5].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[5].cic_integrator_inst                                                                          ;              ;
;    |memreceiver:MDC[3].Merc_rcv|                            ; 4682 (0)          ; 3976 (0)     ; 22940       ; 14           ; 2       ; 6         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv                                                                                                                                                 ;              ;
;       |cordic:cordic_inst|                                  ; 1928 (1928)       ; 1050 (1050)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst                                                                                                                              ;              ;
;       |fir:fir_inst_I|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I                                                                                                                                  ;              ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst                                                                                                             ;              ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ;              ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ;              ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ;              ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                                                                                                   ;              ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ;              ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ;              ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ;              ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ;              ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ;              ;
;       |fir:fir_inst_Q|                                      ; 175 (57)          ; 203 (29)     ; 6350        ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q                                                                                                                                  ;              ;
;          |fir_mac:fir_mac_inst|                             ; 106 (47)          ; 166 (47)     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst                                                                                                             ;              ;
;             |mult_24Sx24S:mult_24Sx24S_inst|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst                                                                              ;              ;
;                |lpm_mult:lpm_mult_component|                ; 59 (0)            ; 119 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component                                                  ;              ;
;                   |mult_djp:auto_generated|                 ; 59 (59)           ; 119 (119)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated                          ;              ;
;          |fir_shiftreg:fir_shiftreg_inst|                   ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                                                                                                   ;              ;
;             |altshift_taps:altshift_taps_component|         ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component                                                             ;              ;
;                |shift_taps_ils:auto_generated|              ; 12 (0)            ; 8 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated                               ;              ;
;                   |altsyncram_qka1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 6350        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2   ;              ;
;                   |cntr_brf:cntr1|                          ; 12 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1                ;              ;
;                      |cmpr_lfc:cmpr4|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4 ;              ;
;       |fir_coeffs:fir_coeffs_inst|                          ; 8 (8)             ; 8 (8)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst                                                                                                                      ;              ;
;          |fir_coeffs_rom:fir_coeffs_rom_inst|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst                                                                                   ;              ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component                                                   ;              ;
;                |altsyncram_h2a1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated                    ;              ;
;       |memcic:cic_inst_I2|                                  ; 318 (318)         ; 109 (109)    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2                                                                                                                              ;              ;
;          |memcic_ram:memcic_ram_inst|                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst                                                                                                   ;              ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                   ;              ;
;                |altsyncram_1en1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                    ;              ;
;       |memcic:cic_inst_Q2|                                  ; 280 (280)         ; 88 (88)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2                                                                                                                              ;              ;
;          |memcic_ram:memcic_ram_inst|                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst                                                                                                   ;              ;
;             |altsyncram:altsyncram_component|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                                                                   ;              ;
;                |altsyncram_1en1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated                                    ;              ;
;       |varcic:varcic_inst_I1|                               ; 910 (142)         ; 1166 (41)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1                                                                                                                           ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[5].cic_comb_inst|             ; 64 (64)           ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[5].cic_comb_inst                                                                                      ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[5].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[5].cic_integrator_inst                                                                          ;              ;
;       |varcic:varcic_inst_Q1|                               ; 888 (120)         ; 1149 (24)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1                                                                                                                           ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|             ; 64 (64)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                                                      ;              ;
;          |cic_comb:cic_stages[5].cic_comb_inst|             ; 64 (64)           ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[5].cic_comb_inst                                                                                      ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                          ;              ;
;          |cic_integrator:cic_stages[5].cic_integrator_inst| ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[5].cic_integrator_inst                                                                          ;              ;
;    |oddClockDivider:refClockDivider|                        ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|oddClockDivider:refClockDivider                                                                                                                                             ;              ;
;    |sp_xmit_ctrl:SPC|                                       ; 12 (12)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mercury|sp_xmit_ctrl:SPC                                                                                                                                                            ;              ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+
; Name                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+
; SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|altsyncram_47e1:FIFOram|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None               ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; fir_coeffs_rom.hex ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304  ; None               ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304  ; None               ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; fir_coeffs_rom.hex ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304  ; None               ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304  ; None               ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; fir_coeffs_rom.hex ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304  ; None               ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304  ; None               ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 254          ; 25           ; 254          ; 25           ; 6350  ; None               ;
; memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; fir_coeffs_rom.hex ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304  ; None               ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304  ; None               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 8           ;
; Simple Multipliers (18-bit)           ; 40          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 88          ;
; Signed Embedded Multipliers           ; 8           ;
; Unsigned Embedded Multipliers         ; 24          ;
; Mixed Sign Embedded Multipliers       ; 16          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


The IP Core highlighted in red is outdated. Regenerate the outdated IP with the current version of the Quartus II software and the MegaWizard interface.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                         ; IP Include File                              ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------+
; Altera ; ALTPLL                     ; 9.1     ; N/A          ; N/A          ; |Mercury|C10_PLL:PLL2_inst                                                                              ; C:/HPSDR/trunk/Mercury_V3.1/C10_PLL.v        ;
; Altera ; FIFO                       ; 9.0     ; N/A          ; N/A          ; |Mercury|SP_fifo:SPF                                                                                    ; C:/HPSDR/trunk/Mercury_V3.1/SP_fifo.v        ;
; Altera ; LPM_MULT                   ; N/A     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst ; C:/HPSDR/trunk/Mercury_V3.1/mult_24Sx24S.v   ;
; Altera ; Shift register (RAM-based) ; 8.1     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                      ; C:/HPSDR/trunk/Mercury_V3.1/fir_shiftreg.v   ;
; Altera ; LPM_MULT                   ; N/A     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst ; C:/HPSDR/trunk/Mercury_V3.1/mult_24Sx24S.v   ;
; Altera ; Shift register (RAM-based) ; 8.1     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                      ; C:/HPSDR/trunk/Mercury_V3.1/fir_shiftreg.v   ;
; Altera ; ROM: 1-PORT                ; N/A     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst      ; C:/HPSDR/trunk/Mercury_V3.1/fir_coeffs_rom.v ;
; Altera ; RAM: 2-PORT                ; N/A     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst                      ; C:/HPSDR/trunk/Mercury_V3.1/memcic_ram.v     ;
; Altera ; RAM: 2-PORT                ; N/A     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst                      ; C:/HPSDR/trunk/Mercury_V3.1/memcic_ram.v     ;
; Altera ; LPM_MULT                   ; N/A     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst ; C:/HPSDR/trunk/Mercury_V3.1/mult_24Sx24S.v   ;
; Altera ; Shift register (RAM-based) ; 8.1     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                      ; C:/HPSDR/trunk/Mercury_V3.1/fir_shiftreg.v   ;
; Altera ; LPM_MULT                   ; N/A     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst ; C:/HPSDR/trunk/Mercury_V3.1/mult_24Sx24S.v   ;
; Altera ; Shift register (RAM-based) ; 8.1     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                      ; C:/HPSDR/trunk/Mercury_V3.1/fir_shiftreg.v   ;
; Altera ; ROM: 1-PORT                ; N/A     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst      ; C:/HPSDR/trunk/Mercury_V3.1/fir_coeffs_rom.v ;
; Altera ; RAM: 2-PORT                ; N/A     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst                      ; C:/HPSDR/trunk/Mercury_V3.1/memcic_ram.v     ;
; Altera ; RAM: 2-PORT                ; N/A     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst                      ; C:/HPSDR/trunk/Mercury_V3.1/memcic_ram.v     ;
; Altera ; LPM_MULT                   ; N/A     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst ; C:/HPSDR/trunk/Mercury_V3.1/mult_24Sx24S.v   ;
; Altera ; Shift register (RAM-based) ; 8.1     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                      ; C:/HPSDR/trunk/Mercury_V3.1/fir_shiftreg.v   ;
; Altera ; LPM_MULT                   ; N/A     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst ; C:/HPSDR/trunk/Mercury_V3.1/mult_24Sx24S.v   ;
; Altera ; Shift register (RAM-based) ; 8.1     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                      ; C:/HPSDR/trunk/Mercury_V3.1/fir_shiftreg.v   ;
; Altera ; ROM: 1-PORT                ; N/A     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst      ; C:/HPSDR/trunk/Mercury_V3.1/fir_coeffs_rom.v ;
; Altera ; RAM: 2-PORT                ; N/A     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst                      ; C:/HPSDR/trunk/Mercury_V3.1/memcic_ram.v     ;
; Altera ; RAM: 2-PORT                ; N/A     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst                      ; C:/HPSDR/trunk/Mercury_V3.1/memcic_ram.v     ;
; Altera ; LPM_MULT                   ; N/A     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst ; C:/HPSDR/trunk/Mercury_V3.1/mult_24Sx24S.v   ;
; Altera ; Shift register (RAM-based) ; 8.1     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst                      ; C:/HPSDR/trunk/Mercury_V3.1/fir_shiftreg.v   ;
; Altera ; LPM_MULT                   ; N/A     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst ; C:/HPSDR/trunk/Mercury_V3.1/mult_24Sx24S.v   ;
; Altera ; Shift register (RAM-based) ; 8.1     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst                      ; C:/HPSDR/trunk/Mercury_V3.1/fir_shiftreg.v   ;
; Altera ; ROM: 1-PORT                ; N/A     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst      ; C:/HPSDR/trunk/Mercury_V3.1/fir_coeffs_rom.v ;
; Altera ; RAM: 2-PORT                ; N/A     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst                      ; C:/HPSDR/trunk/Mercury_V3.1/memcic_ram.v     ;
; Altera ; RAM: 2-PORT                ; N/A     ; N/A          ; N/A          ; |Mercury|memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst                      ; C:/HPSDR/trunk/Mercury_V3.1/memcic_ram.v     ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------+


Encoding Type:  User-Encoded
+----------------------------------+
; State Machine - |Mercury|TLV     ;
+----------+-------+-------+-------+
; Name     ; TLV~4 ; TLV~3 ; TLV~2 ;
+----------+-------+-------+-------+
; TLV.0000 ; 0     ; 0     ; 0     ;
; TLV.0001 ; 0     ; 0     ; 1     ;
; TLV.0010 ; 0     ; 1     ; 0     ;
; TLV.0011 ; 0     ; 1     ; 1     ;
; TLV.0100 ; 1     ; 0     ; 0     ;
; TLV.0101 ; 1     ; 0     ; 1     ;
+----------+-------+-------+-------+


Encoding Type:  User-Encoded
+----------------------------------------------------------+
; State Machine - |Mercury|SPI:Alex_SPI_Tx|spi_state       ;
+----------------+-------------+-------------+-------------+
; Name           ; spi_state~4 ; spi_state~3 ; spi_state~2 ;
+----------------+-------------+-------------+-------------+
; spi_state.0000 ; 0           ; 0           ; 0           ;
; spi_state.0001 ; 0           ; 0           ; 1           ;
; spi_state.0010 ; 0           ; 1           ; 0           ;
; spi_state.0011 ; 0           ; 1           ; 1           ;
; spi_state.0100 ; 1           ; 0           ; 0           ;
; spi_state.0101 ; 1           ; 0           ; 1           ;
; spi_state.0110 ; 1           ; 1           ; 0           ;
+----------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------+
; State Machine - |Mercury|NWire_rcv:CCrcv|TB_state       ;
+------------------+------------+------------+------------+
; Name             ; TB_state~4 ; TB_state~3 ; TB_state~2 ;
+------------------+------------+------------+------------+
; TB_state.TB_IDLE ; 0          ; 0          ; 0          ;
; TB_state.TB_DB   ; 0          ; 0          ; 1          ;
; TB_state.TB_CALC ; 0          ; 1          ; 0          ;
; TB_state.TB_SYNC ; 0          ; 1          ; 1          ;
; TB_state.TB_NEXT ; 1          ; 0          ; 0          ;
; TB_state.TB_BIT  ; 1          ; 0          ; 1          ;
+------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+-------------------------------------------------------------+
; State Machine - |Mercury|NWire_xmit:ser_no4|NW_state        ;
+----------------------+------------+------------+------------+
; Name                 ; NW_state~4 ; NW_state~3 ; NW_state~2 ;
+----------------------+------------+------------+------------+
; NW_state.NW_IDLE     ; 0          ; 0          ; 0          ;
; NW_state.NW_WAIT     ; 0          ; 1          ; 0          ;
; NW_state.NW_DATA_Q1  ; 0          ; 1          ; 1          ;
; NW_state.NW_DATA_Q23 ; 1          ; 0          ; 0          ;
; NW_state.NW_DATA_Q4  ; 1          ; 0          ; 1          ;
; NW_state.NW_LOW      ; 1          ; 1          ; 0          ;
+----------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+-------------------------------------------------------------+
; State Machine - |Mercury|NWire_xmit:ser_no3|NW_state        ;
+----------------------+------------+------------+------------+
; Name                 ; NW_state~4 ; NW_state~3 ; NW_state~2 ;
+----------------------+------------+------------+------------+
; NW_state.NW_IDLE     ; 0          ; 0          ; 0          ;
; NW_state.NW_WAIT     ; 0          ; 1          ; 0          ;
; NW_state.NW_DATA_Q1  ; 0          ; 1          ; 1          ;
; NW_state.NW_DATA_Q23 ; 1          ; 0          ; 0          ;
; NW_state.NW_DATA_Q4  ; 1          ; 0          ; 1          ;
; NW_state.NW_LOW      ; 1          ; 1          ; 0          ;
+----------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+-------------------------------------------------------------+
; State Machine - |Mercury|NWire_xmit:ser_no2|NW_state        ;
+----------------------+------------+------------+------------+
; Name                 ; NW_state~4 ; NW_state~3 ; NW_state~2 ;
+----------------------+------------+------------+------------+
; NW_state.NW_IDLE     ; 0          ; 0          ; 0          ;
; NW_state.NW_WAIT     ; 0          ; 1          ; 0          ;
; NW_state.NW_DATA_Q1  ; 0          ; 1          ; 1          ;
; NW_state.NW_DATA_Q23 ; 1          ; 0          ; 0          ;
; NW_state.NW_DATA_Q4  ; 1          ; 0          ; 1          ;
; NW_state.NW_LOW      ; 1          ; 1          ; 0          ;
+----------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+-------------------------------------------------------------+
; State Machine - |Mercury|NWire_xmit:ser_no|NW_state         ;
+----------------------+------------+------------+------------+
; Name                 ; NW_state~4 ; NW_state~3 ; NW_state~2 ;
+----------------------+------------+------------+------------+
; NW_state.NW_IDLE     ; 0          ; 0          ; 0          ;
; NW_state.NW_WAIT     ; 0          ; 1          ; 0          ;
; NW_state.NW_DATA_Q1  ; 0          ; 1          ; 1          ;
; NW_state.NW_DATA_Q23 ; 1          ; 0          ; 0          ;
; NW_state.NW_DATA_Q4  ; 1          ; 0          ; 1          ;
; NW_state.NW_LOW      ; 1          ; 1          ; 0          ;
+----------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------+
; State Machine - |Mercury|sp_xmit_ctrl:SPC|sp_state        ;
+--------------------+------------+------------+------------+
; Name               ; sp_state~4 ; sp_state~3 ; sp_state~2 ;
+--------------------+------------+------------+------------+
; sp_state.000       ; 0          ; 0          ; 0          ;
; sp_state.TRIG      ; 0          ; 0          ; 1          ;
; sp_state.CAPTURE   ; 0          ; 1          ; 0          ;
; sp_state.SEND_RDY  ; 0          ; 1          ; 1          ;
; sp_state.SEND_REQ  ; 1          ; 0          ; 0          ;
; sp_state.SEND_DONE ; 1          ; 0          ; 1          ;
; sp_state.T_RDY     ; 1          ; 1          ; 0          ;
; sp_state.T_REQ     ; 1          ; 1          ; 1          ;
+--------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+-------------------------------------------------------------+
; State Machine - |Mercury|NWire_xmit:SPD|NW_state            ;
+----------------------+------------+------------+------------+
; Name                 ; NW_state~4 ; NW_state~3 ; NW_state~2 ;
+----------------------+------------+------------+------------+
; NW_state.NW_IDLE     ; 0          ; 0          ; 0          ;
; NW_state.NW_WAIT     ; 0          ; 1          ; 0          ;
; NW_state.NW_DATA_Q1  ; 0          ; 1          ; 1          ;
; NW_state.NW_DATA_Q23 ; 1          ; 0          ; 0          ;
; NW_state.NW_DATA_Q4  ; 1          ; 0          ; 1          ;
; NW_state.NW_LOW      ; 1          ; 1          ; 0          ;
+----------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+-------------------------------------------------------------+
; State Machine - |Mercury|NWire_xmit:M_IQ|NW_state           ;
+----------------------+------------+------------+------------+
; Name                 ; NW_state~4 ; NW_state~3 ; NW_state~2 ;
+----------------------+------------+------------+------------+
; NW_state.NW_IDLE     ; 0          ; 0          ; 0          ;
; NW_state.NW_WAIT     ; 0          ; 1          ; 0          ;
; NW_state.NW_DATA_Q1  ; 0          ; 1          ; 1          ;
; NW_state.NW_DATA_Q23 ; 1          ; 0          ; 0          ;
; NW_state.NW_DATA_Q4  ; 1          ; 0          ; 1          ;
; NW_state.NW_LOW      ; 1          ; 1          ; 0          ;
+----------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------+
; State Machine - |Mercury|I2S_xmit:LR|TLV_state                ;
+---------------------+-------------+-------------+-------------+
; Name                ; TLV_state~4 ; TLV_state~3 ; TLV_state~2 ;
+---------------------+-------------+-------------+-------------+
; TLV_state.TLV_IDLE  ; 0           ; 0           ; 0           ;
; TLV_state.TLV_WH    ; 0           ; 0           ; 1           ;
; TLV_state.TLV_LR_LO ; 0           ; 1           ; 0           ;
; TLV_state.TLV_WL    ; 0           ; 1           ; 1           ;
; TLV_state.TLV_LR_HI ; 1           ; 0           ; 0           ;
+---------------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------+
; State Machine - |Mercury|NWire_rcv:LRAudio|TB_state     ;
+------------------+------------+------------+------------+
; Name             ; TB_state~4 ; TB_state~3 ; TB_state~2 ;
+------------------+------------+------------+------------+
; TB_state.TB_IDLE ; 0          ; 0          ; 0          ;
; TB_state.TB_DB   ; 0          ; 0          ; 1          ;
; TB_state.TB_CALC ; 0          ; 1          ; 0          ;
; TB_state.TB_SYNC ; 0          ; 1          ; 1          ;
; TB_state.TB_NEXT ; 1          ; 0          ; 0          ;
; TB_state.TB_BIT  ; 1          ; 0          ; 1          ;
+------------------+------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                              ; Reason for Removal                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SPI_ALEX_HANDSHAKE.ad0[7,16..18]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; SPI_ALEX_HANDSHAKE.ad1[7,16..18]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; SPI_Alex_data[7,16..18]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; SPI:Alex_SPI_Tx|previous_Alex_data[7,16..18]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138 ; Lost fanout                                                                                                                                                            ;
; NWire_rcv:CCrcv|tb_width[14]                                                                                                                               ; Merged with NWire_rcv:CCrcv|tb_width[13]                                                                                                                               ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Z[0][19]                                                                                                    ; Merged with memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Z[0][18]                                                                                                    ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Z[0][19]                                                                                                    ; Merged with memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Z[0][18]                                                                                                    ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Z[0][19]                                                                                                    ; Merged with memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Z[0][18]                                                                                                    ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Z[0][19]                                                                                                    ; Merged with memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Z[0][18]                                                                                                    ;
; NWire_rcv:LRAudio|tb_width[14]                                                                                                                             ; Merged with NWire_rcv:LRAudio|tb_width[13]                                                                                                                             ;
; SPI_ALEX_HANDSHAKE.ad1[19]                                                                                                                                 ; Merged with SPI_ALEX_HANDSHAKE.ad1[0]                                                                                                                                  ;
; SPI_ALEX_HANDSHAKE.ad0[27]                                                                                                                                 ; Merged with SPI_ALEX_HANDSHAKE.ad0[15]                                                                                                                                 ;
; SPI_ALEX_HANDSHAKE.ad0[19]                                                                                                                                 ; Merged with SPI_ALEX_HANDSHAKE.ad0[0]                                                                                                                                  ;
; SPI_Alex_data[27]                                                                                                                                          ; Merged with SPI_Alex_data[15]                                                                                                                                          ;
; SPI_Alex_data[19]                                                                                                                                          ; Merged with SPI_Alex_data[0]                                                                                                                                           ;
; SPI_ALEX_HANDSHAKE.ad1[27]                                                                                                                                 ; Merged with SPI_ALEX_HANDSHAKE.ad1[15]                                                                                                                                 ;
; SPI:Alex_SPI_Tx|previous_Alex_data[27]                                                                                                                     ; Merged with SPI:Alex_SPI_Tx|previous_Alex_data[15]                                                                                                                     ;
; SPI:Alex_SPI_Tx|previous_Alex_data[19]                                                                                                                     ; Merged with SPI:Alex_SPI_Tx|previous_Alex_data[0]                                                                                                                      ;
; NWire_xmit:SPD|dly_cnt[0]                                                                                                                                  ; Merged with NWire_xmit:M_IQ|dly_cnt[0]                                                                                                                                 ;
; NWire_xmit:ser_no2|dly_cnt[0]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[0]                                                                                                                                 ;
; NWire_xmit:ser_no3|dly_cnt[0]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[0]                                                                                                                                 ;
; NWire_xmit:ser_no4|dly_cnt[0]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[0]                                                                                                                                 ;
; NWire_xmit:ser_no|dly_cnt[0]                                                                                                                               ; Merged with NWire_xmit:M_IQ|dly_cnt[0]                                                                                                                                 ;
; NWire_xmit:SPD|dly_cnt[1]                                                                                                                                  ; Merged with NWire_xmit:M_IQ|dly_cnt[1]                                                                                                                                 ;
; NWire_xmit:ser_no2|dly_cnt[1]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[1]                                                                                                                                 ;
; NWire_xmit:ser_no3|dly_cnt[1]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[1]                                                                                                                                 ;
; NWire_xmit:ser_no4|dly_cnt[1]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[1]                                                                                                                                 ;
; NWire_xmit:ser_no|dly_cnt[1]                                                                                                                               ; Merged with NWire_xmit:M_IQ|dly_cnt[1]                                                                                                                                 ;
; NWire_xmit:SPD|dly_cnt[2]                                                                                                                                  ; Merged with NWire_xmit:M_IQ|dly_cnt[2]                                                                                                                                 ;
; NWire_xmit:ser_no2|dly_cnt[2]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[2]                                                                                                                                 ;
; NWire_xmit:ser_no3|dly_cnt[2]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[2]                                                                                                                                 ;
; NWire_xmit:ser_no4|dly_cnt[2]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[2]                                                                                                                                 ;
; NWire_xmit:ser_no|dly_cnt[2]                                                                                                                               ; Merged with NWire_xmit:M_IQ|dly_cnt[2]                                                                                                                                 ;
; NWire_xmit:SPD|dly_cnt[3]                                                                                                                                  ; Merged with NWire_xmit:M_IQ|dly_cnt[3]                                                                                                                                 ;
; NWire_xmit:ser_no2|dly_cnt[3]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[3]                                                                                                                                 ;
; NWire_xmit:ser_no3|dly_cnt[3]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[3]                                                                                                                                 ;
; NWire_xmit:ser_no4|dly_cnt[3]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[3]                                                                                                                                 ;
; NWire_xmit:ser_no|dly_cnt[3]                                                                                                                               ; Merged with NWire_xmit:M_IQ|dly_cnt[3]                                                                                                                                 ;
; NWire_xmit:SPD|dly_cnt[4]                                                                                                                                  ; Merged with NWire_xmit:M_IQ|dly_cnt[4]                                                                                                                                 ;
; NWire_xmit:ser_no2|dly_cnt[4]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[4]                                                                                                                                 ;
; NWire_xmit:ser_no3|dly_cnt[4]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[4]                                                                                                                                 ;
; NWire_xmit:ser_no4|dly_cnt[4]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[4]                                                                                                                                 ;
; NWire_xmit:ser_no|dly_cnt[4]                                                                                                                               ; Merged with NWire_xmit:M_IQ|dly_cnt[4]                                                                                                                                 ;
; NWire_xmit:SPD|dly_cnt[5]                                                                                                                                  ; Merged with NWire_xmit:M_IQ|dly_cnt[5]                                                                                                                                 ;
; NWire_xmit:ser_no2|dly_cnt[5]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[5]                                                                                                                                 ;
; NWire_xmit:ser_no3|dly_cnt[5]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[5]                                                                                                                                 ;
; NWire_xmit:ser_no4|dly_cnt[5]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[5]                                                                                                                                 ;
; NWire_xmit:ser_no|dly_cnt[5]                                                                                                                               ; Merged with NWire_xmit:M_IQ|dly_cnt[5]                                                                                                                                 ;
; NWire_xmit:SPD|dly_cnt[6]                                                                                                                                  ; Merged with NWire_xmit:M_IQ|dly_cnt[6]                                                                                                                                 ;
; NWire_xmit:ser_no2|dly_cnt[6]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[6]                                                                                                                                 ;
; NWire_xmit:ser_no3|dly_cnt[6]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[6]                                                                                                                                 ;
; NWire_xmit:ser_no4|dly_cnt[6]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[6]                                                                                                                                 ;
; NWire_xmit:ser_no|dly_cnt[6]                                                                                                                               ; Merged with NWire_xmit:M_IQ|dly_cnt[6]                                                                                                                                 ;
; NWire_xmit:SPD|dly_cnt[7]                                                                                                                                  ; Merged with NWire_xmit:M_IQ|dly_cnt[7]                                                                                                                                 ;
; NWire_xmit:ser_no2|dly_cnt[7]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[7]                                                                                                                                 ;
; NWire_xmit:ser_no3|dly_cnt[7]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[7]                                                                                                                                 ;
; NWire_xmit:ser_no4|dly_cnt[7]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[7]                                                                                                                                 ;
; NWire_xmit:ser_no|dly_cnt[7]                                                                                                                               ; Merged with NWire_xmit:M_IQ|dly_cnt[7]                                                                                                                                 ;
; NWire_xmit:SPD|dly_cnt[8]                                                                                                                                  ; Merged with NWire_xmit:M_IQ|dly_cnt[8]                                                                                                                                 ;
; NWire_xmit:ser_no2|dly_cnt[8]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[8]                                                                                                                                 ;
; NWire_xmit:ser_no3|dly_cnt[8]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[8]                                                                                                                                 ;
; NWire_xmit:ser_no4|dly_cnt[8]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[8]                                                                                                                                 ;
; NWire_xmit:ser_no|dly_cnt[8]                                                                                                                               ; Merged with NWire_xmit:M_IQ|dly_cnt[8]                                                                                                                                 ;
; NWire_xmit:SPD|dly_cnt[9]                                                                                                                                  ; Merged with NWire_xmit:M_IQ|dly_cnt[9]                                                                                                                                 ;
; NWire_xmit:ser_no2|dly_cnt[9]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[9]                                                                                                                                 ;
; NWire_xmit:ser_no3|dly_cnt[9]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[9]                                                                                                                                 ;
; NWire_xmit:ser_no4|dly_cnt[9]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[9]                                                                                                                                 ;
; NWire_xmit:ser_no|dly_cnt[9]                                                                                                                               ; Merged with NWire_xmit:M_IQ|dly_cnt[9]                                                                                                                                 ;
; NWire_xmit:SPD|dly_cnt[10]                                                                                                                                 ; Merged with NWire_xmit:M_IQ|dly_cnt[10]                                                                                                                                ;
; NWire_xmit:ser_no2|dly_cnt[10]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[10]                                                                                                                                ;
; NWire_xmit:ser_no3|dly_cnt[10]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[10]                                                                                                                                ;
; NWire_xmit:ser_no4|dly_cnt[10]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[10]                                                                                                                                ;
; NWire_xmit:ser_no|dly_cnt[10]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[10]                                                                                                                                ;
; NWire_xmit:SPD|dly_cnt[11]                                                                                                                                 ; Merged with NWire_xmit:M_IQ|dly_cnt[11]                                                                                                                                ;
; NWire_xmit:ser_no2|dly_cnt[11]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[11]                                                                                                                                ;
; NWire_xmit:ser_no3|dly_cnt[11]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[11]                                                                                                                                ;
; NWire_xmit:ser_no4|dly_cnt[11]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[11]                                                                                                                                ;
; NWire_xmit:ser_no|dly_cnt[11]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[11]                                                                                                                                ;
; NWire_xmit:SPD|dly_cnt[12]                                                                                                                                 ; Merged with NWire_xmit:M_IQ|dly_cnt[12]                                                                                                                                ;
; NWire_xmit:ser_no2|dly_cnt[12]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[12]                                                                                                                                ;
; NWire_xmit:ser_no3|dly_cnt[12]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[12]                                                                                                                                ;
; NWire_xmit:ser_no4|dly_cnt[12]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[12]                                                                                                                                ;
; NWire_xmit:ser_no|dly_cnt[12]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[12]                                                                                                                                ;
; NWire_xmit:SPD|dly_cnt[13]                                                                                                                                 ; Merged with NWire_xmit:M_IQ|dly_cnt[13]                                                                                                                                ;
; NWire_xmit:ser_no2|dly_cnt[13]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[13]                                                                                                                                ;
; NWire_xmit:ser_no3|dly_cnt[13]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[13]                                                                                                                                ;
; NWire_xmit:ser_no4|dly_cnt[13]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[13]                                                                                                                                ;
; NWire_xmit:ser_no|dly_cnt[13]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[13]                                                                                                                                ;
; NWire_xmit:SPD|dly_cnt[14]                                                                                                                                 ; Merged with NWire_xmit:M_IQ|dly_cnt[14]                                                                                                                                ;
; NWire_xmit:ser_no2|dly_cnt[14]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[14]                                                                                                                                ;
; NWire_xmit:ser_no3|dly_cnt[14]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[14]                                                                                                                                ;
; NWire_xmit:ser_no4|dly_cnt[14]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[14]                                                                                                                                ;
; NWire_xmit:ser_no|dly_cnt[14]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[14]                                                                                                                                ;
; NWire_xmit:SPD|dly_cnt[15]                                                                                                                                 ; Merged with NWire_xmit:M_IQ|dly_cnt[15]                                                                                                                                ;
; NWire_xmit:ser_no2|dly_cnt[15]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[15]                                                                                                                                ;
; NWire_xmit:ser_no3|dly_cnt[15]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[15]                                                                                                                                ;
; NWire_xmit:ser_no4|dly_cnt[15]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[15]                                                                                                                                ;
; NWire_xmit:ser_no|dly_cnt[15]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[15]                                                                                                                                ;
; NWire_xmit:SPD|dly_cnt[16]                                                                                                                                 ; Merged with NWire_xmit:M_IQ|dly_cnt[16]                                                                                                                                ;
; NWire_xmit:ser_no2|dly_cnt[16]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[16]                                                                                                                                ;
; NWire_xmit:ser_no3|dly_cnt[16]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[16]                                                                                                                                ;
; NWire_xmit:ser_no4|dly_cnt[16]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[16]                                                                                                                                ;
; NWire_xmit:ser_no|dly_cnt[16]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[16]                                                                                                                                ;
; NWire_xmit:SPD|dly_cnt[17]                                                                                                                                 ; Merged with NWire_xmit:M_IQ|dly_cnt[17]                                                                                                                                ;
; NWire_xmit:ser_no2|dly_cnt[17]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[17]                                                                                                                                ;
; NWire_xmit:ser_no3|dly_cnt[17]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[17]                                                                                                                                ;
; NWire_xmit:ser_no4|dly_cnt[17]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[17]                                                                                                                                ;
; NWire_xmit:ser_no|dly_cnt[17]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[17]                                                                                                                                ;
; NWire_xmit:SPD|dly_cnt[18]                                                                                                                                 ; Merged with NWire_xmit:M_IQ|dly_cnt[18]                                                                                                                                ;
; NWire_xmit:ser_no2|dly_cnt[18]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[18]                                                                                                                                ;
; NWire_xmit:ser_no3|dly_cnt[18]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[18]                                                                                                                                ;
; NWire_xmit:ser_no4|dly_cnt[18]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[18]                                                                                                                                ;
; NWire_xmit:ser_no|dly_cnt[18]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[18]                                                                                                                                ;
; NWire_xmit:SPD|dly_cnt[19]                                                                                                                                 ; Merged with NWire_xmit:M_IQ|dly_cnt[19]                                                                                                                                ;
; NWire_xmit:ser_no2|dly_cnt[19]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[19]                                                                                                                                ;
; NWire_xmit:ser_no3|dly_cnt[19]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[19]                                                                                                                                ;
; NWire_xmit:ser_no4|dly_cnt[19]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[19]                                                                                                                                ;
; NWire_xmit:ser_no|dly_cnt[19]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[19]                                                                                                                                ;
; NWire_xmit:SPD|dly_cnt[20]                                                                                                                                 ; Merged with NWire_xmit:M_IQ|dly_cnt[20]                                                                                                                                ;
; NWire_xmit:ser_no2|dly_cnt[20]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[20]                                                                                                                                ;
; NWire_xmit:ser_no3|dly_cnt[20]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[20]                                                                                                                                ;
; NWire_xmit:ser_no4|dly_cnt[20]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[20]                                                                                                                                ;
; NWire_xmit:ser_no|dly_cnt[20]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[20]                                                                                                                                ;
; NWire_xmit:SPD|dly_cnt[21]                                                                                                                                 ; Merged with NWire_xmit:M_IQ|dly_cnt[21]                                                                                                                                ;
; NWire_xmit:ser_no2|dly_cnt[21]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[21]                                                                                                                                ;
; NWire_xmit:ser_no3|dly_cnt[21]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[21]                                                                                                                                ;
; NWire_xmit:ser_no4|dly_cnt[21]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[21]                                                                                                                                ;
; NWire_xmit:ser_no|dly_cnt[21]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[21]                                                                                                                                ;
; NWire_xmit:SPD|dly_cnt[22]                                                                                                                                 ; Merged with NWire_xmit:M_IQ|dly_cnt[22]                                                                                                                                ;
; NWire_xmit:ser_no2|dly_cnt[22]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[22]                                                                                                                                ;
; NWire_xmit:ser_no3|dly_cnt[22]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[22]                                                                                                                                ;
; NWire_xmit:ser_no4|dly_cnt[22]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[22]                                                                                                                                ;
; NWire_xmit:ser_no|dly_cnt[22]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[22]                                                                                                                                ;
; NWire_xmit:SPD|dly_cnt[23]                                                                                                                                 ; Merged with NWire_xmit:M_IQ|dly_cnt[23]                                                                                                                                ;
; NWire_xmit:ser_no2|dly_cnt[23]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[23]                                                                                                                                ;
; NWire_xmit:ser_no3|dly_cnt[23]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[23]                                                                                                                                ;
; NWire_xmit:ser_no4|dly_cnt[23]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[23]                                                                                                                                ;
; NWire_xmit:ser_no|dly_cnt[23]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[23]                                                                                                                                ;
; NWire_xmit:SPD|dly_cnt[24]                                                                                                                                 ; Merged with NWire_xmit:M_IQ|dly_cnt[24]                                                                                                                                ;
; NWire_xmit:ser_no2|dly_cnt[24]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[24]                                                                                                                                ;
; NWire_xmit:ser_no3|dly_cnt[24]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[24]                                                                                                                                ;
; NWire_xmit:ser_no4|dly_cnt[24]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[24]                                                                                                                                ;
; NWire_xmit:ser_no|dly_cnt[24]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[24]                                                                                                                                ;
; NWire_xmit:SPD|dly_cnt[25]                                                                                                                                 ; Merged with NWire_xmit:M_IQ|dly_cnt[25]                                                                                                                                ;
; NWire_xmit:ser_no2|dly_cnt[25]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[25]                                                                                                                                ;
; NWire_xmit:ser_no3|dly_cnt[25]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[25]                                                                                                                                ;
; NWire_xmit:ser_no4|dly_cnt[25]                                                                                                                             ; Merged with NWire_xmit:M_IQ|dly_cnt[25]                                                                                                                                ;
; NWire_xmit:ser_no|dly_cnt[25]                                                                                                                              ; Merged with NWire_xmit:M_IQ|dly_cnt[25]                                                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|sample_no[4]                                                                                                ; Merged with memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|sample_no[4]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|sample_no[3]                                                                                                ; Merged with memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|sample_no[3]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|sample_no[2]                                                                                                ; Merged with memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|sample_no[2]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|sample_no[1]                                                                                                ; Merged with memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|sample_no[1]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|sample_no[0]                                                                                                ; Merged with memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|sample_no[0]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|sample_no[5]                                                                                                ; Merged with memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|sample_no[5]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|sample_no[6]                                                                                                ; Merged with memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|sample_no[6]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|sample_no[7]                                                                                                ; Merged with memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|sample_no[7]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|wren                                                                                                        ; Merged with memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|wren                                                                                                        ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|wraddress[0]                                                                                                ; Merged with memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|wraddress[0]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|wraddress[1]                                                                                                ; Merged with memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|wraddress[1]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|wraddress[2]                                                                                                ; Merged with memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|wraddress[2]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|wraddress[3]                                                                                                ; Merged with memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|wraddress[3]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|state[0]                                                                                                    ; Merged with memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|state[0]                                                                                                    ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|state[1]                                                                                                    ; Merged with memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|state[1]                                                                                                    ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|state[2]                                                                                                    ; Merged with memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|state[2]                                                                                                    ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|rdaddress[0]                                                                                                ; Merged with memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|rdaddress[0]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|rdaddress[1]                                                                                                ; Merged with memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|rdaddress[1]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|rdaddress[2]                                                                                                ; Merged with memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|rdaddress[2]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|rdaddress[3]                                                                                                ; Merged with memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|rdaddress[3]                                                                                                ;
; memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|out_strobe                                                                                               ; Merged with memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|out_strobe                                                                                               ;
; memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[0]                                                                                             ; Merged with memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[0]                                                                                             ;
; memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[1]                                                                                             ; Merged with memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[1]                                                                                             ;
; memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[2]                                                                                             ; Merged with memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[2]                                                                                             ;
; memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[3]                                                                                             ; Merged with memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[3]                                                                                             ;
; memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[4]                                                                                             ; Merged with memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[4]                                                                                             ;
; memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[5]                                                                                             ; Merged with memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[5]                                                                                             ;
; memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[6]                                                                                             ; Merged with memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[6]                                                                                             ;
; memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[7]                                                                                             ; Merged with memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[7]                                                                                             ;
; memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[8]                                                                                             ; Merged with memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[8]                                                                                             ;
; memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[9]                                                                                             ; Merged with memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[9]                                                                                             ;
; memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[10]                                                                                            ; Merged with memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[10]                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[11]                                                                                            ; Merged with memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[11]                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[12]                                                                                            ; Merged with memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[12]                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[13]                                                                                            ; Merged with memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[13]                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[14]                                                                                            ; Merged with memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[14]                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|sample_no[15]                                                                                            ; Merged with memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|sample_no[15]                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][1]                                                                                                     ; Merged with memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][2]                                                                                                     ; Merged with memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][3]                                                                                                     ; Merged with memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][4]                                                                                                     ; Merged with memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[0][0]                                                                                                     ; Merged with memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[0][1]                                                                                                     ; Merged with memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[0][2]                                                                                                     ; Merged with memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[0][3]                                                                                                     ; Merged with memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[0][4]                                                                                                     ; Merged with memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][1]                                                                                                     ; Merged with memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][2]                                                                                                     ; Merged with memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][3]                                                                                                     ; Merged with memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][4]                                                                                                     ; Merged with memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[0][0]                                                                                                     ; Merged with memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[0][1]                                                                                                     ; Merged with memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[0][2]                                                                                                     ; Merged with memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[0][3]                                                                                                     ; Merged with memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[0][4]                                                                                                     ; Merged with memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|sample_no[4]                                                                                                ; Merged with memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|sample_no[4]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|sample_no[3]                                                                                                ; Merged with memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|sample_no[3]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|sample_no[2]                                                                                                ; Merged with memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|sample_no[2]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|sample_no[1]                                                                                                ; Merged with memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|sample_no[1]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|sample_no[0]                                                                                                ; Merged with memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|sample_no[0]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|sample_no[5]                                                                                                ; Merged with memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|sample_no[5]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|sample_no[6]                                                                                                ; Merged with memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|sample_no[6]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|sample_no[7]                                                                                                ; Merged with memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|sample_no[7]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|wren                                                                                                        ; Merged with memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|wren                                                                                                        ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|wraddress[0]                                                                                                ; Merged with memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|wraddress[0]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|wraddress[1]                                                                                                ; Merged with memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|wraddress[1]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|wraddress[2]                                                                                                ; Merged with memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|wraddress[2]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|wraddress[3]                                                                                                ; Merged with memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|wraddress[3]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|state[0]                                                                                                    ; Merged with memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|state[0]                                                                                                    ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|state[1]                                                                                                    ; Merged with memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|state[1]                                                                                                    ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|state[2]                                                                                                    ; Merged with memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|state[2]                                                                                                    ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|rdaddress[0]                                                                                                ; Merged with memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|rdaddress[0]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|rdaddress[1]                                                                                                ; Merged with memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|rdaddress[1]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|rdaddress[2]                                                                                                ; Merged with memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|rdaddress[2]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|rdaddress[3]                                                                                                ; Merged with memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|rdaddress[3]                                                                                                ;
; memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|out_strobe                                                                                               ; Merged with memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|out_strobe                                                                                               ;
; memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[0]                                                                                             ; Merged with memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[0]                                                                                             ;
; memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[1]                                                                                             ; Merged with memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[1]                                                                                             ;
; memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[2]                                                                                             ; Merged with memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[2]                                                                                             ;
; memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[3]                                                                                             ; Merged with memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[3]                                                                                             ;
; memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[4]                                                                                             ; Merged with memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[4]                                                                                             ;
; memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[5]                                                                                             ; Merged with memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[5]                                                                                             ;
; memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[6]                                                                                             ; Merged with memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[6]                                                                                             ;
; memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[7]                                                                                             ; Merged with memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[7]                                                                                             ;
; memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[8]                                                                                             ; Merged with memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[8]                                                                                             ;
; memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[9]                                                                                             ; Merged with memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[9]                                                                                             ;
; memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[10]                                                                                            ; Merged with memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[10]                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[11]                                                                                            ; Merged with memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[11]                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[12]                                                                                            ; Merged with memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[12]                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[13]                                                                                            ; Merged with memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[13]                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[14]                                                                                            ; Merged with memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[14]                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|sample_no[15]                                                                                            ; Merged with memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|sample_no[15]                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][1]                                                                                                     ; Merged with memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][2]                                                                                                     ; Merged with memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][3]                                                                                                     ; Merged with memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][4]                                                                                                     ; Merged with memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[0][0]                                                                                                     ; Merged with memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[0][1]                                                                                                     ; Merged with memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[0][2]                                                                                                     ; Merged with memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[0][3]                                                                                                     ; Merged with memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[0][4]                                                                                                     ; Merged with memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|sample_no[4]                                                                                                ; Merged with memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|sample_no[4]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|sample_no[3]                                                                                                ; Merged with memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|sample_no[3]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|sample_no[2]                                                                                                ; Merged with memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|sample_no[2]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|sample_no[1]                                                                                                ; Merged with memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|sample_no[1]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|sample_no[0]                                                                                                ; Merged with memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|sample_no[0]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|sample_no[5]                                                                                                ; Merged with memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|sample_no[5]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|sample_no[6]                                                                                                ; Merged with memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|sample_no[6]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|sample_no[7]                                                                                                ; Merged with memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|sample_no[7]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|wren                                                                                                        ; Merged with memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|wren                                                                                                        ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|wraddress[0]                                                                                                ; Merged with memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|wraddress[0]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|wraddress[1]                                                                                                ; Merged with memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|wraddress[1]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|wraddress[2]                                                                                                ; Merged with memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|wraddress[2]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|wraddress[3]                                                                                                ; Merged with memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|wraddress[3]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|state[0]                                                                                                    ; Merged with memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|state[0]                                                                                                    ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|state[1]                                                                                                    ; Merged with memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|state[1]                                                                                                    ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|state[2]                                                                                                    ; Merged with memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|state[2]                                                                                                    ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|rdaddress[0]                                                                                                ; Merged with memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|rdaddress[0]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|rdaddress[1]                                                                                                ; Merged with memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|rdaddress[1]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|rdaddress[2]                                                                                                ; Merged with memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|rdaddress[2]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|rdaddress[3]                                                                                                ; Merged with memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|rdaddress[3]                                                                                                ;
; memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|out_strobe                                                                                               ; Merged with memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|out_strobe                                                                                               ;
; memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[0]                                                                                             ; Merged with memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|sample_no[0]                                                                                             ;
; memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[1]                                                                                             ; Merged with memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|sample_no[1]                                                                                             ;
; memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[2]                                                                                             ; Merged with memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|sample_no[2]                                                                                             ;
; memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[3]                                                                                             ; Merged with memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|sample_no[3]                                                                                             ;
; memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[4]                                                                                             ; Merged with memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|sample_no[4]                                                                                             ;
; memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[5]                                                                                             ; Merged with memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|sample_no[5]                                                                                             ;
; memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[6]                                                                                             ; Merged with memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|sample_no[6]                                                                                             ;
; memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[7]                                                                                             ; Merged with memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|sample_no[7]                                                                                             ;
; memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[8]                                                                                             ; Merged with memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|sample_no[8]                                                                                             ;
; memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[9]                                                                                             ; Merged with memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|sample_no[9]                                                                                             ;
; memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[10]                                                                                            ; Merged with memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|sample_no[10]                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[11]                                                                                            ; Merged with memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|sample_no[11]                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[12]                                                                                            ; Merged with memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|sample_no[12]                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[13]                                                                                            ; Merged with memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|sample_no[13]                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[14]                                                                                            ; Merged with memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|sample_no[14]                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|sample_no[15]                                                                                            ; Merged with memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|sample_no[15]                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][1]                                                                                                     ; Merged with memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][2]                                                                                                     ; Merged with memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][3]                                                                                                     ; Merged with memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][4]                                                                                                     ; Merged with memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[0][0]                                                                                                     ; Merged with memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[0][1]                                                                                                     ; Merged with memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[0][2]                                                                                                     ; Merged with memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[0][3]                                                                                                     ; Merged with memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[0][4]                                                                                                     ; Merged with memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|sample_no[4]                                                                                                ; Merged with memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|sample_no[4]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|sample_no[3]                                                                                                ; Merged with memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|sample_no[3]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|sample_no[2]                                                                                                ; Merged with memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|sample_no[2]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|sample_no[1]                                                                                                ; Merged with memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|sample_no[1]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|sample_no[0]                                                                                                ; Merged with memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|sample_no[0]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|sample_no[5]                                                                                                ; Merged with memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|sample_no[5]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|sample_no[6]                                                                                                ; Merged with memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|sample_no[6]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|sample_no[7]                                                                                                ; Merged with memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|sample_no[7]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|wren                                                                                                        ; Merged with memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|wren                                                                                                        ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|wraddress[0]                                                                                                ; Merged with memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|wraddress[0]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|wraddress[1]                                                                                                ; Merged with memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|wraddress[1]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|wraddress[2]                                                                                                ; Merged with memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|wraddress[2]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|wraddress[3]                                                                                                ; Merged with memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|wraddress[3]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|state[0]                                                                                                    ; Merged with memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|state[0]                                                                                                    ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|state[1]                                                                                                    ; Merged with memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|state[1]                                                                                                    ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|state[2]                                                                                                    ; Merged with memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|state[2]                                                                                                    ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|rdaddress[0]                                                                                                ; Merged with memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|rdaddress[0]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|rdaddress[1]                                                                                                ; Merged with memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|rdaddress[1]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|rdaddress[2]                                                                                                ; Merged with memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|rdaddress[2]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|rdaddress[3]                                                                                                ; Merged with memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|rdaddress[3]                                                                                                ;
; memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|out_strobe                                                                                               ; Merged with memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|out_strobe                                                                                               ;
; memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[0]                                                                                             ; Merged with memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[0]                                                                                             ;
; memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[1]                                                                                             ; Merged with memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[1]                                                                                             ;
; memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[2]                                                                                             ; Merged with memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[2]                                                                                             ;
; memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[3]                                                                                             ; Merged with memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[3]                                                                                             ;
; memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[4]                                                                                             ; Merged with memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[4]                                                                                             ;
; memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[5]                                                                                             ; Merged with memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[5]                                                                                             ;
; memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[6]                                                                                             ; Merged with memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[6]                                                                                             ;
; memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[7]                                                                                             ; Merged with memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[7]                                                                                             ;
; memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[8]                                                                                             ; Merged with memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[8]                                                                                             ;
; memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[9]                                                                                             ; Merged with memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[9]                                                                                             ;
; memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[10]                                                                                            ; Merged with memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[10]                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[11]                                                                                            ; Merged with memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[11]                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[12]                                                                                            ; Merged with memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[12]                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[13]                                                                                            ; Merged with memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[13]                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[14]                                                                                            ; Merged with memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[14]                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|sample_no[15]                                                                                            ; Merged with memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|sample_no[15]                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe121 ; Merged with memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe124 ; Merged with memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe127 ; Merged with memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe130 ; Merged with memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe118 ;
; NWire_rcv:CCrcv|tb_width[13]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; NWire_xmit:ser_no4|id[0][8]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; NWire_xmit:ser_no3|id[0][8]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; NWire_xmit:ser_no2|id[0][8]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; NWire_xmit:ser_no|id[0][8]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; NWire_rcv:LRAudio|tb_width[13]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; NWire_xmit:ser_no4|id[0][7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; NWire_xmit:ser_no3|id[0][7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; NWire_xmit:ser_no2|id[0][7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; NWire_xmit:ser_no|id[0][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; NWire_xmit:ser_no4|id[0][6]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; NWire_xmit:ser_no3|id[0][6]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; NWire_xmit:ser_no2|id[0][6]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; NWire_xmit:ser_no|id[0][6]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[1][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[1][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[1][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[1][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[1][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[1][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[1][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[1][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[1][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[1][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[1][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[1][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[1][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[1][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[1][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[1][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[1][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[1][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[1][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[1][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[1][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[1][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[1][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[1][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[1][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[1][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[1][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[1][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[1][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[1][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[1][2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[1][3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[2][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[2][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[2][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[2][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[2][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[2][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[2][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[2][0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[2][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[2][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[2][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[2][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[2][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[2][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[2][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[2][1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                 ;
; TLV~5                                                                                                                                                      ; Lost fanout                                                                                                                                                            ;
; SPI:Alex_SPI_Tx|spi_state~5                                                                                                                                ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133 ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133 ; Lost fanout                                                                                                                                                            ;
; counter[25,26]                                                                                                                                             ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[47..55]                                                                           ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[47..55]                                                                           ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[47..55]                                                                           ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[47..55]                                                                           ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[47..55]                                                                           ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[47..55]                                                                           ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[47..55]                                                                           ; Lost fanout                                                                                                                                                            ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[47..55]                                                                           ; Lost fanout                                                                                                                                                            ;
; Total Number of Removed Registers = 542                                                                                                                    ;                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                             ;
+--------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Register name                                          ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+--------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; SPI_ALEX_HANDSHAKE.ad0[18]                             ; Stuck at GND              ; SPI_ALEX_HANDSHAKE.ad1[18], SPI_Alex_data[18],                                     ;
;                                                        ; due to stuck port data_in ; SPI:Alex_SPI_Tx|previous_Alex_data[18]                                             ;
; SPI_ALEX_HANDSHAKE.ad0[17]                             ; Stuck at GND              ; SPI_ALEX_HANDSHAKE.ad1[17], SPI_Alex_data[17],                                     ;
;                                                        ; due to stuck port data_in ; SPI:Alex_SPI_Tx|previous_Alex_data[17]                                             ;
; SPI_ALEX_HANDSHAKE.ad0[16]                             ; Stuck at GND              ; SPI_ALEX_HANDSHAKE.ad1[16], SPI_Alex_data[16],                                     ;
;                                                        ; due to stuck port data_in ; SPI:Alex_SPI_Tx|previous_Alex_data[16]                                             ;
; SPI_ALEX_HANDSHAKE.ad0[7]                              ; Stuck at GND              ; SPI_ALEX_HANDSHAKE.ad1[7], SPI_Alex_data[7], SPI:Alex_SPI_Tx|previous_Alex_data[7] ;
;                                                        ; due to stuck port data_in ;                                                                                    ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][0] ; Stuck at GND              ; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[1][0],                            ;
;                                                        ; due to stuck port data_in ; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[2][0]                             ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][0] ; Stuck at GND              ; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[1][0],                            ;
;                                                        ; due to stuck port data_in ; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[2][0]                             ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][0] ; Stuck at GND              ; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[1][0],                            ;
;                                                        ; due to stuck port data_in ; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[2][0]                             ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][0] ; Stuck at GND              ; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[1][0],                            ;
;                                                        ; due to stuck port data_in ; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[2][0]                             ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[1][1] ; Stuck at GND              ; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[2][0],                            ;
;                                                        ; due to stuck port data_in ; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[2][1]                             ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[1][1] ; Stuck at GND              ; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[2][0],                            ;
;                                                        ; due to stuck port data_in ; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[2][1]                             ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[1][1] ; Stuck at GND              ; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[2][0],                            ;
;                                                        ; due to stuck port data_in ; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[2][1]                             ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[1][1] ; Stuck at GND              ; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[2][0],                            ;
;                                                        ; due to stuck port data_in ; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[2][1]                             ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[1][3] ; Stuck at GND              ; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[2][1]                             ;
;                                                        ; due to stuck port data_in ;                                                                                    ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[1][3] ; Stuck at GND              ; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[2][1]                             ;
;                                                        ; due to stuck port data_in ;                                                                                    ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[1][3] ; Stuck at GND              ; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[2][1]                             ;
;                                                        ; due to stuck port data_in ;                                                                                    ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[1][3] ; Stuck at GND              ; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[2][1]                             ;
;                                                        ; due to stuck port data_in ;                                                                                    ;
+--------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 17594 ;
; Number of registers using Synchronous Clear  ; 842   ;
; Number of registers using Synchronous Load   ; 4179  ;
; Number of registers using Asynchronous Clear ; 952   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8104  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Inverted Register Statistics                                     ;
+--------------------------------------------------------+---------+
; Inverted Register                                      ; Fan out ;
+--------------------------------------------------------+---------+
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|even_sample ; 2       ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|clear_mac   ; 171     ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|clear_mac   ; 171     ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|clear_mac   ; 171     ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|clear_mac   ; 171     ;
; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|clear_mac   ; 171     ;
; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|clear_mac   ; 171     ;
; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|clear_mac   ; 171     ;
; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|clear_mac   ; 171     ;
; Total number of inverted registers = 9                 ;         ;
+--------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                            ;
+--------------------------------------------------------------------+----------+---------------------+
; Node                                                               ; Action   ; Reason              ;
+--------------------------------------------------------------------+----------+---------------------+
; Equal0~7                                                           ; Modified ; Timing optimization ;
; Equal0~7_RESYN40_BDD41                                             ; Created  ; Timing optimization ;
; LessThan4~3                                                        ; Modified ; Timing optimization ;
; LessThan4~3_RESYN50_BDD51                                          ; Created  ; Timing optimization ;
; LessThan4~3_RESYN52_BDD53                                          ; Created  ; Timing optimization ;
; Mux0~0                                                             ; Modified ; Timing optimization ;
; Mux0~0_RESYN0_BDD1                                                 ; Created  ; Timing optimization ;
; Mux0~0_RESYN2_BDD3                                                 ; Created  ; Timing optimization ;
; Mux0~1                                                             ; Deleted  ; Timing optimization ;
; Mux0~2                                                             ; Deleted  ; Timing optimization ;
; Mux0~3                                                             ; Deleted  ; Timing optimization ;
; Mux0~4                                                             ; Modified ; Timing optimization ;
; Mux0~4_RESYN16_BDD17                                               ; Created  ; Timing optimization ;
; Mux0~4_RESYN18_BDD19                                               ; Created  ; Timing optimization ;
; Mux0~4_RESYN20_BDD21                                               ; Created  ; Timing optimization ;
; Mux0~4_RESYN22_BDD23                                               ; Created  ; Timing optimization ;
; Mux0~5                                                             ; Deleted  ; Timing optimization ;
; Mux0~6                                                             ; Deleted  ; Timing optimization ;
; NWire_rcv:CCrcv|Add7~1                                             ; Modified ; Timing optimization ;
; NWire_rcv:CCrcv|Add7~20                                            ; Modified ; Timing optimization ;
; NWire_rcv:LRAudio|Add7~1                                           ; Modified ; Timing optimization ;
; NWire_rcv:LRAudio|Add7~2                                           ; Modified ; Timing optimization ;
; NWire_xmit:M_IQ|Add0~1                                             ; Modified ; Timing optimization ;
; NWire_xmit:M_IQ|Add1~1                                             ; Modified ; Timing optimization ;
; NWire_xmit:M_IQ|bcnt~6                                             ; Modified ; Timing optimization ;
; NWire_xmit:M_IQ|dly_cnt~26                                         ; Modified ; Timing optimization ;
; NWire_xmit:SPD|Add1~1                                              ; Modified ; Timing optimization ;
; NWire_xmit:SPD|bcnt~5                                              ; Modified ; Timing optimization ;
; NWire_xmit:ser_no2|Add1~1                                          ; Modified ; Timing optimization ;
; NWire_xmit:ser_no2|bcnt~1                                          ; Modified ; Timing optimization ;
; NWire_xmit:ser_no3|Add1~1                                          ; Modified ; Timing optimization ;
; NWire_xmit:ser_no3|bcnt~1                                          ; Modified ; Timing optimization ;
; NWire_xmit:ser_no4|Add1~1                                          ; Modified ; Timing optimization ;
; NWire_xmit:ser_no4|bcnt~1                                          ; Modified ; Timing optimization ;
; NWire_xmit:ser_no|Add1~1                                           ; Modified ; Timing optimization ;
; NWire_xmit:ser_no|bcnt~1                                           ; Modified ; Timing optimization ;
; SPI:Alex_SPI_Tx|Equal0~4                                           ; Deleted  ; Timing optimization ;
; SPI:Alex_SPI_Tx|Equal0~9                                           ; Deleted  ; Timing optimization ;
; SPI:Alex_SPI_Tx|Equal0~15                                          ; Deleted  ; Timing optimization ;
; SPI:Alex_SPI_Tx|Equal0~16                                          ; Modified ; Timing optimization ;
; SPI:Alex_SPI_Tx|Equal0~16_RESYN8_BDD9                              ; Created  ; Timing optimization ;
; SPI:Alex_SPI_Tx|Equal0~16_RESYN10_BDD11                            ; Created  ; Timing optimization ;
; SPI:Alex_SPI_Tx|Equal0~16_RESYN12_BDD13                            ; Created  ; Timing optimization ;
; SPI:Alex_SPI_Tx|Mux0~7                                             ; Deleted  ; Timing optimization ;
; SPI:Alex_SPI_Tx|Mux0~8                                             ; Modified ; Timing optimization ;
; SPI:Alex_SPI_Tx|Mux0~8_RESYN4_BDD5                                 ; Created  ; Timing optimization ;
; SPI:Alex_SPI_Tx|Mux0~10                                            ; Deleted  ; Timing optimization ;
; SPI:Alex_SPI_Tx|Mux0~11                                            ; Modified ; Timing optimization ;
; SPI:Alex_SPI_Tx|Mux0~11_RESYN24_BDD25                              ; Created  ; Timing optimization ;
; SPI:Alex_SPI_Tx|Mux0~12                                            ; Deleted  ; Timing optimization ;
; SPI:Alex_SPI_Tx|Mux0~13                                            ; Deleted  ; Timing optimization ;
; SPI:Alex_SPI_Tx|Mux0~14                                            ; Deleted  ; Timing optimization ;
; SPI:Alex_SPI_Tx|Mux0~15                                            ; Modified ; Timing optimization ;
; SPI:Alex_SPI_Tx|Mux0~15_RESYN26_BDD27                              ; Created  ; Timing optimization ;
; SPI:Alex_SPI_Tx|Mux0~15_RESYN28_BDD29                              ; Created  ; Timing optimization ;
; SPI:Alex_SPI_Tx|Mux0~15_RESYN30_BDD31                              ; Created  ; Timing optimization ;
; SPI:Alex_SPI_Tx|Mux0~15_RESYN32_BDD33                              ; Created  ; Timing optimization ;
; SPI:Alex_SPI_Tx|Selector9~0                                        ; Modified ; Timing optimization ;
; SPI:Alex_SPI_Tx|Selector9~0_RESYN34_BDD35                          ; Created  ; Timing optimization ;
; SPI:Alex_SPI_Tx|Selector9~0_RESYN36_BDD37                          ; Created  ; Timing optimization ;
; SPI:Alex_SPI_Tx|spi_state~8                                        ; Deleted  ; Timing optimization ;
; SPI:Alex_SPI_Tx|spi_state~9                                        ; Modified ; Timing optimization ;
; SPI:Alex_SPI_Tx|spi_state~9_RESYN42_BDD43                          ; Created  ; Timing optimization ;
; SPI:Alex_SPI_Tx|spi_state~9_RESYN44_BDD45                          ; Created  ; Timing optimization ;
; SPI:Alex_SPI_Tx|spi_state~9_RESYN46_BDD47                          ; Created  ; Timing optimization ;
; SPI:Alex_SPI_Tx|spi_state~10                                       ; Modified ; Timing optimization ;
; SPI:Alex_SPI_Tx|spi_state~10_RESYN48_BDD49                         ; Created  ; Timing optimization ;
; clk_lrclk_gen:clrgen|Add1~1                                        ; Modified ; Timing optimization ;
; clk_lrclk_gen:clrgen|BCLK_cnt~12                                   ; Modified ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Add0~42             ; Deleted  ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Add0~43             ; Deleted  ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Add0~44             ; Deleted  ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Add0~45             ; Deleted  ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Add33~1             ; Modified ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Add77~1             ; Modified ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Add88~1             ; Modified ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Add99~1             ; Modified ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Add110~1            ; Modified ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Y[0][5]~1217        ; Modified ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Z~245               ; Modified ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Z~262               ; Modified ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Z~279               ; Modified ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Z~296               ; Modified ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|Z~417               ; Modified ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|Mux71~1             ; Modified ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|new_intg_value[0]~0 ; Modified ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|new_intg_value[0]~1 ; Modified ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|ram_input[0]~58     ; Modified ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|Mux71~0             ; Modified ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|new_intg_value[0]~0 ; Modified ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|new_intg_value[0]~1 ; Modified ; Timing optimization ;
; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|ram_input[0]~58     ; Modified ; Timing optimization ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Add33~1             ; Modified ; Timing optimization ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Add77~1             ; Modified ; Timing optimization ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Add88~1             ; Modified ; Timing optimization ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Add99~1             ; Modified ; Timing optimization ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Add110~1            ; Modified ; Timing optimization ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Y[0][5]~1217        ; Modified ; Timing optimization ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Z~245               ; Modified ; Timing optimization ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Z~262               ; Modified ; Timing optimization ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Z~279               ; Modified ; Timing optimization ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Z~296               ; Modified ; Timing optimization ;
; memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|Z~417               ; Modified ; Timing optimization ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|Mux71~1             ; Modified ; Timing optimization ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|new_intg_value[0]~0 ; Modified ; Timing optimization ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|new_intg_value[0]~1 ; Modified ; Timing optimization ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|ram_input[0]~58     ; Modified ; Timing optimization ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|Mux71~0             ; Modified ; Timing optimization ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|new_intg_value[0]~0 ; Modified ; Timing optimization ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|new_intg_value[0]~1 ; Modified ; Timing optimization ;
; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|ram_input[0]~58     ; Modified ; Timing optimization ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Add33~1             ; Modified ; Timing optimization ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Add77~1             ; Modified ; Timing optimization ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Add88~1             ; Modified ; Timing optimization ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Add99~1             ; Modified ; Timing optimization ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Add110~1            ; Modified ; Timing optimization ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Y[0][5]~1217        ; Modified ; Timing optimization ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Z~245               ; Modified ; Timing optimization ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Z~262               ; Modified ; Timing optimization ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Z~279               ; Modified ; Timing optimization ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Z~296               ; Modified ; Timing optimization ;
; memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|Z~417               ; Modified ; Timing optimization ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|Mux71~1             ; Modified ; Timing optimization ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|new_intg_value[0]~0 ; Modified ; Timing optimization ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|new_intg_value[0]~1 ; Modified ; Timing optimization ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|ram_input[0]~58     ; Modified ; Timing optimization ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|Mux71~0             ; Modified ; Timing optimization ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|new_intg_value[0]~0 ; Modified ; Timing optimization ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|new_intg_value[0]~1 ; Modified ; Timing optimization ;
; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|ram_input[0]~58     ; Modified ; Timing optimization ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Add33~1             ; Modified ; Timing optimization ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Add77~1             ; Modified ; Timing optimization ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Add88~1             ; Modified ; Timing optimization ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Add99~1             ; Modified ; Timing optimization ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Add110~1            ; Modified ; Timing optimization ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Y[0][5]~1217        ; Modified ; Timing optimization ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Z~245               ; Modified ; Timing optimization ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Z~262               ; Modified ; Timing optimization ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Z~279               ; Modified ; Timing optimization ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Z~296               ; Modified ; Timing optimization ;
; memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|Z~417               ; Modified ; Timing optimization ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|Mux71~1             ; Modified ; Timing optimization ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|new_intg_value[0]~0 ; Modified ; Timing optimization ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|new_intg_value[0]~1 ; Modified ; Timing optimization ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|ram_input[0]~58     ; Modified ; Timing optimization ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|Mux71~0             ; Modified ; Timing optimization ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|new_intg_value[0]~0 ; Modified ; Timing optimization ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|new_intg_value[0]~1 ; Modified ; Timing optimization ;
; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|ram_input[0]~58     ; Modified ; Timing optimization ;
; oddClockDivider:refClockDivider|Add0~1                             ; Modified ; Timing optimization ;
; oddClockDivider:refClockDivider|LessThan0~0                        ; Modified ; Timing optimization ;
; oddClockDivider:refClockDivider|LessThan0~0_RESYN38_BDD39          ; Created  ; Timing optimization ;
; oddClockDivider:refClockDivider|count~4                            ; Modified ; Timing optimization ;
+--------------------------------------------------------------------+----------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                             ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------+----------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |Mercury|NWire_rcv:CCrcv|DBrise_cnt[5]                                 ;                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; |Mercury|NWire_rcv:CCrcv|tb_width[7]                                   ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |Mercury|NWire_rcv:CCrcv|data_cnt[2]                                   ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |Mercury|I2S_xmit:LR|last_data[0]                                      ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |Mercury|NWire_rcv:LRAudio|DBrise_cnt[4]                               ;                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; |Mercury|NWire_rcv:LRAudio|tb_width[8]                                 ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |Mercury|NWire_rcv:LRAudio|data_cnt[2]                                 ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |Mercury|NWire_rcv:CCrcv|tb_cnt[6]                                     ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |Mercury|NWire_rcv:LRAudio|tb_cnt[9]                                   ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |Mercury|C122_DFS1                                                     ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |Mercury|NWire_xmit:SPD|id[0][7]                                       ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |Mercury|clk_div:TLVCLK|cnt[1]                                         ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Mercury|NWire_xmit:ser_no4|id[0][1]                                   ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Mercury|NWire_xmit:ser_no3|id[0][2]                                   ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Mercury|NWire_xmit:ser_no2|id[0][3]                                   ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Mercury|NWire_xmit:ser_no|id[0][2]                                    ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Mercury|NWire_xmit:M_IQ|id[2][47]                                     ;                            ;
; 3:1                ; 188 bits  ; 376 LEs       ; 188 LEs              ; 188 LEs                ; |Mercury|NWire_xmit:M_IQ|id[3][45]                                     ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Mercury|I2S_xmit:LR|bit_count[1]                                      ;                            ;
; 4:1                ; 192 bits  ; 384 LEs       ; 384 LEs              ; 0 LEs                  ; |Mercury|memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|out_data[9] ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Mercury|C122_SPEED[0]                                                 ;                            ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; |Mercury|NWire_rcv:CCrcv|DB_LEN[3][8]                                  ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Mercury|clk_lrclk_gen:clrgen|BCLK_cnt[5]                              ;                            ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; |Mercury|NWire_rcv:LRAudio|DB_LEN[1][10]                               ;                            ;
; 3:1                ; 87 bits   ; 174 LEs       ; 87 LEs               ; 87 LEs                 ; |Mercury|NWire_rcv:CCrcv|rdata[0][31]                                  ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |Mercury|temp_ADC[5]                                                   ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Mercury|clk_lrclk_gen:lrgen|BCLK_cnt[11]                              ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; |Mercury|SPI_ALEX_HANDSHAKE.ad0[20]                                    ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|wraddress[2]   ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Mercury|memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|wraddress[2]   ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Mercury|memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|wraddress[2]   ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Mercury|memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|wraddress[1]   ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |Mercury|NWire_rcv:LRAudio|rdata[0][5]                                 ;                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; |Mercury|memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst|X[0][13]       ;                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; |Mercury|memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst|X[0][8]        ;                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; |Mercury|memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst|X[0][13]       ;                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; |Mercury|memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst|X[0][7]        ;                            ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; |Mercury|NWire_xmit:M_IQ|dly_cnt[6]                                    ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |Mercury|I2S_xmit:LR|data[9]                                           ;                            ;
; 4:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; |Mercury|Alex_manual_HPF[0]                                            ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |Mercury|clk_lrclk_gen:clrgen|LRCLK_cnt[2]                             ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |Mercury|SPI_ALEX_HANDSHAKE.ad0[1]                                     ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Mercury|bit_cnt[3]                                                    ;                            ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; |Mercury|NWire_xmit:ser_no4|bcnt[14]                                   ;                            ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; |Mercury|NWire_xmit:ser_no3|bcnt[2]                                    ;                            ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; |Mercury|NWire_xmit:ser_no2|bcnt[6]                                    ;                            ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; |Mercury|NWire_xmit:ser_no|bcnt[6]                                     ;                            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; |Mercury|NWire_xmit:SPD|bcnt[7]                                        ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |Mercury|NWire_xmit:M_IQ|bcnt[17]                                      ;                            ;
; 9:1                ; 128 bits  ; 768 LEs       ; 256 LEs              ; 512 LEs                ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|work_reg[30]   ;                            ;
; 9:1                ; 128 bits  ; 768 LEs       ; 256 LEs              ; 512 LEs                ; |Mercury|memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|work_reg[23]   ;                            ;
; 9:1                ; 128 bits  ; 768 LEs       ; 256 LEs              ; 512 LEs                ; |Mercury|memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|work_reg[56]   ;                            ;
; 9:1                ; 128 bits  ; 768 LEs       ; 256 LEs              ; 512 LEs                ; |Mercury|memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|work_reg[24]   ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; |Mercury|HPF_select:Alex_HPF_select|HPF[0]                             ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |Mercury|SPI:Alex_SPI_Tx|data_count[4]                                 ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|state[1]           ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |Mercury|memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|state[1]           ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|state[1]           ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |Mercury|memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|state[2]           ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|state[2]           ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |Mercury|memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|state[1]           ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|state[2]           ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |Mercury|memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|state[2]           ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |Mercury|LPF_select:Alex_LPF_select|LPF[2]                             ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|state[0]       ;                            ;
; 11:1               ; 4 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; |Mercury|memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|rdaddress[3]   ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; |Mercury|memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|state[1]       ;                            ;
; 11:1               ; 4 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; |Mercury|memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|rdaddress[0]   ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; |Mercury|memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|state[1]       ;                            ;
; 11:1               ; 4 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; |Mercury|memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|rdaddress[2]   ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; |Mercury|memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|state[0]       ;                            ;
; 11:1               ; 4 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; |Mercury|memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|rdaddress[2]   ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |Mercury|C122_frequency_HZ[0][27]                                      ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |Mercury|C122_frequency_HZ[1][0]                                       ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |Mercury|C122_frequency_HZ[2][8]                                       ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |Mercury|C122_frequency_HZ[3][5]                                       ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|ShiftLeft0  ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Mercury|memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|ShiftLeft0  ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|altsyncram_47e1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Mercury ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; C122_TPD       ; 2.1   ; Signed Float                                   ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_div:TLVCLK ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; CLK_DIV        ; 10    ; Signed Integer                     ;
; TPD            ; 1     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_lrclk_gen:clrgen ;
+----------------+-----------+--------------------------------------+
; Parameter Name ; Value     ; Type                                 ;
+----------------+-----------+--------------------------------------+
; BCLK_00        ; 32        ; Signed Integer                       ;
; BCLK_01        ; 32        ; Signed Integer                       ;
; BCLK_10        ; 32        ; Signed Integer                       ;
; CLK_FREQ       ; 122880000 ; Signed Integer                       ;
+----------------+-----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_lrclk_gen:lrgen ;
+----------------+-----------+-------------------------------------+
; Parameter Name ; Value     ; Type                                ;
+----------------+-----------+-------------------------------------+
; BCLK_00        ; 32        ; Signed Integer                      ;
; BCLK_01        ; 32        ; Signed Integer                      ;
; BCLK_10        ; 32        ; Signed Integer                      ;
; CLK_FREQ       ; 122880000 ; Signed Integer                      ;
+----------------+-----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:LRAudio ;
+----------------+-----------+-----------------------------------+
; Parameter Name ; Value     ; Type                              ;
+----------------+-----------+-----------------------------------+
; OSL            ; 32        ; Signed Integer                    ;
; OSW            ; 1         ; Signed Integer                    ;
; SLOWEST_FREQ   ; 10000     ; Signed Integer                    ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                    ;
; XCLK_FREQ      ; 122880000 ; Signed Integer                    ;
; TPD            ; 1         ; Signed Integer                    ;
+----------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2S_xmit:LR ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_BITS      ; 32    ; Signed Integer                  ;
; TPD            ; 5     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; INITIAL_STAGES ; 6     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                     ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; STAGES         ; 6     ; Signed Integer                                                        ;
; DECIMATION     ; 32    ; Signed Integer                                                        ;
; IN_WIDTH       ; 22    ; Signed Integer                                                        ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                        ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[5].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[5].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; STAGES         ; 6     ; Signed Integer                                                        ;
; DECIMATION     ; 32    ; Signed Integer                                                        ;
; IN_WIDTH       ; 22    ; Signed Integer                                                        ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                        ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[5].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[5].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                     ;
; DECIMATION     ; 10    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                     ;
; DECIMATION     ; 10    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; fir_coeffs_rom.hex   ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_h2a1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                             ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                             ;
; WIDTH          ; 25             ; Signed Integer                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                     ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                           ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                  ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                             ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                             ;
; WIDTH          ; 25             ; Signed Integer                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                     ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                           ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                  ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; INITIAL_STAGES ; 6     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|cordic:cordic_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                     ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; STAGES         ; 6     ; Signed Integer                                                        ;
; DECIMATION     ; 32    ; Signed Integer                                                        ;
; IN_WIDTH       ; 22    ; Signed Integer                                                        ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                        ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[5].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[5].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; STAGES         ; 6     ; Signed Integer                                                        ;
; DECIMATION     ; 32    ; Signed Integer                                                        ;
; IN_WIDTH       ; 22    ; Signed Integer                                                        ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                        ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[5].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[5].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                     ;
; DECIMATION     ; 10    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                     ;
; DECIMATION     ; 10    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; fir_coeffs_rom.hex   ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_h2a1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                             ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                             ;
; WIDTH          ; 25             ; Signed Integer                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                     ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                           ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                  ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                             ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                             ;
; WIDTH          ; 25             ; Signed Integer                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                     ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                           ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                  ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; INITIAL_STAGES ; 6     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|cordic:cordic_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                     ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; STAGES         ; 6     ; Signed Integer                                                        ;
; DECIMATION     ; 32    ; Signed Integer                                                        ;
; IN_WIDTH       ; 22    ; Signed Integer                                                        ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                        ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[5].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[5].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; STAGES         ; 6     ; Signed Integer                                                        ;
; DECIMATION     ; 32    ; Signed Integer                                                        ;
; IN_WIDTH       ; 22    ; Signed Integer                                                        ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                        ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[5].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[5].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                     ;
; DECIMATION     ; 10    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                     ;
; DECIMATION     ; 10    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; fir_coeffs_rom.hex   ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_h2a1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                             ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                             ;
; WIDTH          ; 25             ; Signed Integer                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                     ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                           ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                  ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                             ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                             ;
; WIDTH          ; 25             ; Signed Integer                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                     ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                           ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                  ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; INITIAL_STAGES ; 6     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|cordic:cordic_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                     ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; STAGES         ; 6     ; Signed Integer                                                        ;
; DECIMATION     ; 32    ; Signed Integer                                                        ;
; IN_WIDTH       ; 22    ; Signed Integer                                                        ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                        ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[5].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[5].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; STAGES         ; 6     ; Signed Integer                                                        ;
; DECIMATION     ; 32    ; Signed Integer                                                        ;
; IN_WIDTH       ; 22    ; Signed Integer                                                        ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                        ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_integrator:cic_stages[5].cic_integrator_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|varcic:varcic_inst_Q1|cic_comb:cic_stages[5].cic_comb_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                     ;
; DECIMATION     ; 10    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 12    ; Signed Integer                                                     ;
; DECIMATION     ; 10    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 64    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 72                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1en1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; fir_coeffs_rom.hex   ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_h2a1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                             ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                             ;
; WIDTH          ; 25             ; Signed Integer                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                     ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                           ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                  ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; OUT_WIDTH      ; 24    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                             ;
; TAP_DISTANCE   ; 256            ; Signed Integer                                                                                                             ;
; WIDTH          ; 25             ; Signed Integer                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_ils ; Untyped                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                     ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                           ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                           ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                           ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                  ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                  ;
; LPM_PIPELINE                                   ; 3           ; Signed Integer                                                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                  ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_djp    ; Untyped                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                  ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_xmit:M_IQ ;
+----------------+-----------+---------------------------------+
; Parameter Name ; Value     ; Type                            ;
+----------------+-----------+---------------------------------+
; OSW            ; 4         ; Signed Integer                  ;
; OSL            ; 48        ; Signed Integer                  ;
; XCLK_FREQ      ; 122880000 ; Signed Integer                  ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                  ;
; DLY_TIME       ; 200       ; Signed Integer                  ;
; SEND_FREQ      ; 192000    ; Signed Integer                  ;
; LOW_BITS       ; 3         ; Signed Integer                  ;
; TPD            ; 1         ; Signed Integer                  ;
; NUM_DLY_CLKS   ; 24576000  ; Signed Integer                  ;
; LOW_TIME       ; 0         ; Unsigned Binary                 ;
+----------------+-----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_xmit:SPD ;
+----------------+-----------+--------------------------------+
; Parameter Name ; Value     ; Type                           ;
+----------------+-----------+--------------------------------+
; OSW            ; 1         ; Signed Integer                 ;
; OSL            ; 16        ; Signed Integer                 ;
; XCLK_FREQ      ; 122880000 ; Signed Integer                 ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                 ;
; DLY_TIME       ; 200       ; Signed Integer                 ;
; SEND_FREQ      ; 48000     ; Signed Integer                 ;
; LOW_BITS       ; 3         ; Signed Integer                 ;
; TPD            ; 1         ; Signed Integer                 ;
; NUM_DLY_CLKS   ; 24576000  ; Signed Integer                 ;
; LOW_TIME       ; 402       ; Signed Integer                 ;
+----------------+-----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SP_fifo:SPF|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------+
; Parameter Name          ; Value       ; Type                                     ;
+-------------------------+-------------+------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                           ;
; lpm_width               ; 16          ; Signed Integer                           ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                           ;
; LPM_WIDTHU              ; 12          ; Signed Integer                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                  ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                  ;
; USE_EAB                 ; ON          ; Untyped                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                  ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                  ;
; CBXI_PARAMETER          ; scfifo_ph31 ; Untyped                                  ;
+-------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_xmit:ser_no ;
+----------------+-----------+-----------------------------------+
; Parameter Name ; Value     ; Type                              ;
+----------------+-----------+-----------------------------------+
; OSW            ; 1         ; Signed Integer                    ;
; OSL            ; 9         ; Signed Integer                    ;
; XCLK_FREQ      ; 122880000 ; Signed Integer                    ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                    ;
; DLY_TIME       ; 200       ; Signed Integer                    ;
; SEND_FREQ      ; 1000      ; Signed Integer                    ;
; LOW_BITS       ; 3         ; Signed Integer                    ;
; TPD            ; 1         ; Signed Integer                    ;
; NUM_DLY_CLKS   ; 24576000  ; Signed Integer                    ;
; LOW_TIME       ; 30720     ; Signed Integer                    ;
+----------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_xmit:ser_no2 ;
+----------------+-----------+------------------------------------+
; Parameter Name ; Value     ; Type                               ;
+----------------+-----------+------------------------------------+
; OSW            ; 1         ; Signed Integer                     ;
; OSL            ; 9         ; Signed Integer                     ;
; XCLK_FREQ      ; 122880000 ; Signed Integer                     ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                     ;
; DLY_TIME       ; 200       ; Signed Integer                     ;
; SEND_FREQ      ; 1000      ; Signed Integer                     ;
; LOW_BITS       ; 3         ; Signed Integer                     ;
; TPD            ; 1         ; Signed Integer                     ;
; NUM_DLY_CLKS   ; 24576000  ; Signed Integer                     ;
; LOW_TIME       ; 30720     ; Signed Integer                     ;
+----------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_xmit:ser_no3 ;
+----------------+-----------+------------------------------------+
; Parameter Name ; Value     ; Type                               ;
+----------------+-----------+------------------------------------+
; OSW            ; 1         ; Signed Integer                     ;
; OSL            ; 9         ; Signed Integer                     ;
; XCLK_FREQ      ; 122880000 ; Signed Integer                     ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                     ;
; DLY_TIME       ; 200       ; Signed Integer                     ;
; SEND_FREQ      ; 1000      ; Signed Integer                     ;
; LOW_BITS       ; 3         ; Signed Integer                     ;
; TPD            ; 1         ; Signed Integer                     ;
; NUM_DLY_CLKS   ; 24576000  ; Signed Integer                     ;
; LOW_TIME       ; 30720     ; Signed Integer                     ;
+----------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_xmit:ser_no4 ;
+----------------+-----------+------------------------------------+
; Parameter Name ; Value     ; Type                               ;
+----------------+-----------+------------------------------------+
; OSW            ; 1         ; Signed Integer                     ;
; OSL            ; 9         ; Signed Integer                     ;
; XCLK_FREQ      ; 122880000 ; Signed Integer                     ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                     ;
; DLY_TIME       ; 200       ; Signed Integer                     ;
; SEND_FREQ      ; 1000      ; Signed Integer                     ;
; LOW_BITS       ; 3         ; Signed Integer                     ;
; TPD            ; 1         ; Signed Integer                     ;
; NUM_DLY_CLKS   ; 24576000  ; Signed Integer                     ;
; LOW_TIME       ; 30720     ; Signed Integer                     ;
+----------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:CCrcv ;
+----------------+-----------+---------------------------------+
; Parameter Name ; Value     ; Type                            ;
+----------------+-----------+---------------------------------+
; OSL            ; 87        ; Signed Integer                  ;
; OSW            ; 1         ; Signed Integer                  ;
; SLOWEST_FREQ   ; 10000     ; Signed Integer                  ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                  ;
; XCLK_FREQ      ; 122880000 ; Signed Integer                  ;
; TPD            ; 1         ; Signed Integer                  ;
+----------------+-----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oddClockDivider:refClockDivider ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DIVIDE_RATE    ; 125   ; Signed Integer                                      ;
; COUNTER_WIDTH  ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: C10_PLL:PLL2_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=C10_PLL ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 100000                    ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 125                       ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III               ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; C10_PLL_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone III               ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: C122_PLL:PLL_inst|altpll:altpll_component ;
+-------------------------------+----------------------------+---------------------------+
; Parameter Name                ; Value                      ; Type                      ;
+-------------------------------+----------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                   ;
; PLL_TYPE                      ; AUTO                       ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=C122_PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 8138                       ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                   ;
; LOCK_HIGH                     ; 1                          ; Untyped                   ;
; LOCK_LOW                      ; 1                          ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                   ;
; SKIP_VCO                      ; OFF                        ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                   ;
; BANDWIDTH                     ; 0                          ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                   ;
; DOWN_SPREAD                   ; 0                          ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                          ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 1536                       ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                   ;
; DPA_DIVIDER                   ; 0                          ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; VCO_MIN                       ; 0                          ; Untyped                   ;
; VCO_MAX                       ; 0                          ; Untyped                   ;
; VCO_CENTER                    ; 0                          ; Untyped                   ;
; PFD_MIN                       ; 0                          ; Untyped                   ;
; PFD_MAX                       ; 0                          ; Untyped                   ;
; M_INITIAL                     ; 0                          ; Untyped                   ;
; M                             ; 0                          ; Untyped                   ;
; N                             ; 1                          ; Untyped                   ;
; M2                            ; 1                          ; Untyped                   ;
; N2                            ; 1                          ; Untyped                   ;
; SS                            ; 1                          ; Untyped                   ;
; C0_HIGH                       ; 0                          ; Untyped                   ;
; C1_HIGH                       ; 0                          ; Untyped                   ;
; C2_HIGH                       ; 0                          ; Untyped                   ;
; C3_HIGH                       ; 0                          ; Untyped                   ;
; C4_HIGH                       ; 0                          ; Untyped                   ;
; C5_HIGH                       ; 0                          ; Untyped                   ;
; C6_HIGH                       ; 0                          ; Untyped                   ;
; C7_HIGH                       ; 0                          ; Untyped                   ;
; C8_HIGH                       ; 0                          ; Untyped                   ;
; C9_HIGH                       ; 0                          ; Untyped                   ;
; C0_LOW                        ; 0                          ; Untyped                   ;
; C1_LOW                        ; 0                          ; Untyped                   ;
; C2_LOW                        ; 0                          ; Untyped                   ;
; C3_LOW                        ; 0                          ; Untyped                   ;
; C4_LOW                        ; 0                          ; Untyped                   ;
; C5_LOW                        ; 0                          ; Untyped                   ;
; C6_LOW                        ; 0                          ; Untyped                   ;
; C7_LOW                        ; 0                          ; Untyped                   ;
; C8_LOW                        ; 0                          ; Untyped                   ;
; C9_LOW                        ; 0                          ; Untyped                   ;
; C0_INITIAL                    ; 0                          ; Untyped                   ;
; C1_INITIAL                    ; 0                          ; Untyped                   ;
; C2_INITIAL                    ; 0                          ; Untyped                   ;
; C3_INITIAL                    ; 0                          ; Untyped                   ;
; C4_INITIAL                    ; 0                          ; Untyped                   ;
; C5_INITIAL                    ; 0                          ; Untyped                   ;
; C6_INITIAL                    ; 0                          ; Untyped                   ;
; C7_INITIAL                    ; 0                          ; Untyped                   ;
; C8_INITIAL                    ; 0                          ; Untyped                   ;
; C9_INITIAL                    ; 0                          ; Untyped                   ;
; C0_MODE                       ; BYPASS                     ; Untyped                   ;
; C1_MODE                       ; BYPASS                     ; Untyped                   ;
; C2_MODE                       ; BYPASS                     ; Untyped                   ;
; C3_MODE                       ; BYPASS                     ; Untyped                   ;
; C4_MODE                       ; BYPASS                     ; Untyped                   ;
; C5_MODE                       ; BYPASS                     ; Untyped                   ;
; C6_MODE                       ; BYPASS                     ; Untyped                   ;
; C7_MODE                       ; BYPASS                     ; Untyped                   ;
; C8_MODE                       ; BYPASS                     ; Untyped                   ;
; C9_MODE                       ; BYPASS                     ; Untyped                   ;
; C0_PH                         ; 0                          ; Untyped                   ;
; C1_PH                         ; 0                          ; Untyped                   ;
; C2_PH                         ; 0                          ; Untyped                   ;
; C3_PH                         ; 0                          ; Untyped                   ;
; C4_PH                         ; 0                          ; Untyped                   ;
; C5_PH                         ; 0                          ; Untyped                   ;
; C6_PH                         ; 0                          ; Untyped                   ;
; C7_PH                         ; 0                          ; Untyped                   ;
; C8_PH                         ; 0                          ; Untyped                   ;
; C9_PH                         ; 0                          ; Untyped                   ;
; L0_HIGH                       ; 1                          ; Untyped                   ;
; L1_HIGH                       ; 1                          ; Untyped                   ;
; G0_HIGH                       ; 1                          ; Untyped                   ;
; G1_HIGH                       ; 1                          ; Untyped                   ;
; G2_HIGH                       ; 1                          ; Untyped                   ;
; G3_HIGH                       ; 1                          ; Untyped                   ;
; E0_HIGH                       ; 1                          ; Untyped                   ;
; E1_HIGH                       ; 1                          ; Untyped                   ;
; E2_HIGH                       ; 1                          ; Untyped                   ;
; E3_HIGH                       ; 1                          ; Untyped                   ;
; L0_LOW                        ; 1                          ; Untyped                   ;
; L1_LOW                        ; 1                          ; Untyped                   ;
; G0_LOW                        ; 1                          ; Untyped                   ;
; G1_LOW                        ; 1                          ; Untyped                   ;
; G2_LOW                        ; 1                          ; Untyped                   ;
; G3_LOW                        ; 1                          ; Untyped                   ;
; E0_LOW                        ; 1                          ; Untyped                   ;
; E1_LOW                        ; 1                          ; Untyped                   ;
; E2_LOW                        ; 1                          ; Untyped                   ;
; E3_LOW                        ; 1                          ; Untyped                   ;
; L0_INITIAL                    ; 1                          ; Untyped                   ;
; L1_INITIAL                    ; 1                          ; Untyped                   ;
; G0_INITIAL                    ; 1                          ; Untyped                   ;
; G1_INITIAL                    ; 1                          ; Untyped                   ;
; G2_INITIAL                    ; 1                          ; Untyped                   ;
; G3_INITIAL                    ; 1                          ; Untyped                   ;
; E0_INITIAL                    ; 1                          ; Untyped                   ;
; E1_INITIAL                    ; 1                          ; Untyped                   ;
; E2_INITIAL                    ; 1                          ; Untyped                   ;
; E3_INITIAL                    ; 1                          ; Untyped                   ;
; L0_MODE                       ; BYPASS                     ; Untyped                   ;
; L1_MODE                       ; BYPASS                     ; Untyped                   ;
; G0_MODE                       ; BYPASS                     ; Untyped                   ;
; G1_MODE                       ; BYPASS                     ; Untyped                   ;
; G2_MODE                       ; BYPASS                     ; Untyped                   ;
; G3_MODE                       ; BYPASS                     ; Untyped                   ;
; E0_MODE                       ; BYPASS                     ; Untyped                   ;
; E1_MODE                       ; BYPASS                     ; Untyped                   ;
; E2_MODE                       ; BYPASS                     ; Untyped                   ;
; E3_MODE                       ; BYPASS                     ; Untyped                   ;
; L0_PH                         ; 0                          ; Untyped                   ;
; L1_PH                         ; 0                          ; Untyped                   ;
; G0_PH                         ; 0                          ; Untyped                   ;
; G1_PH                         ; 0                          ; Untyped                   ;
; G2_PH                         ; 0                          ; Untyped                   ;
; G3_PH                         ; 0                          ; Untyped                   ;
; E0_PH                         ; 0                          ; Untyped                   ;
; E1_PH                         ; 0                          ; Untyped                   ;
; E2_PH                         ; 0                          ; Untyped                   ;
; E3_PH                         ; 0                          ; Untyped                   ;
; M_PH                          ; 0                          ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; CLK0_COUNTER                  ; G0                         ; Untyped                   ;
; CLK1_COUNTER                  ; G0                         ; Untyped                   ;
; CLK2_COUNTER                  ; G0                         ; Untyped                   ;
; CLK3_COUNTER                  ; G0                         ; Untyped                   ;
; CLK4_COUNTER                  ; G0                         ; Untyped                   ;
; CLK5_COUNTER                  ; G0                         ; Untyped                   ;
; CLK6_COUNTER                  ; E0                         ; Untyped                   ;
; CLK7_COUNTER                  ; E1                         ; Untyped                   ;
; CLK8_COUNTER                  ; E2                         ; Untyped                   ;
; CLK9_COUNTER                  ; E3                         ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; M_TIME_DELAY                  ; 0                          ; Untyped                   ;
; N_TIME_DELAY                  ; 0                          ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                   ;
; VCO_POST_SCALE                ; 0                          ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                   ;
; CBXI_PARAMETER                ; C122_PLL_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone III                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE            ;
+-------------------------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                                                                        ;
; Entity Instance                           ; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 72                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 72                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 72                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 72                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                       ;
;     -- WIDTH_A                            ; 24                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 72                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 72                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 72                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 72                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[1].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                       ;
;     -- WIDTH_A                            ; 24                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 72                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 72                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 72                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 72                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[2].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                       ;
;     -- WIDTH_A                            ; 24                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 72                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 72                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 72                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 72                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; memreceiver:MDC[3].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                       ;
;     -- WIDTH_A                            ; 24                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                          ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 8                                                                                                               ;
; Entity Instance            ; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 256                                                                                                             ;
;     -- WIDTH               ; 25                                                                                                              ;
; Entity Instance            ; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 256                                                                                                             ;
;     -- WIDTH               ; 25                                                                                                              ;
; Entity Instance            ; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 256                                                                                                             ;
;     -- WIDTH               ; 25                                                                                                              ;
; Entity Instance            ; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 256                                                                                                             ;
;     -- WIDTH               ; 25                                                                                                              ;
; Entity Instance            ; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 256                                                                                                             ;
;     -- WIDTH               ; 25                                                                                                              ;
; Entity Instance            ; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 256                                                                                                             ;
;     -- WIDTH               ; 25                                                                                                              ;
; Entity Instance            ; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 256                                                                                                             ;
;     -- WIDTH               ; 25                                                                                                              ;
; Entity Instance            ; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                               ;
;     -- TAP_DISTANCE        ; 256                                                                                                             ;
;     -- WIDTH               ; 25                                                                                                              ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                     ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                      ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 12                                                                                                                         ;
; Entity Instance                       ; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; lpm_mult:Mult0                                                                                                             ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 31                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 63                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; lpm_mult:Mult1                                                                                                             ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 31                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 63                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; lpm_mult:Mult2                                                                                                             ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 31                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 63                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; lpm_mult:Mult3                                                                                                             ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 31                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 63                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                     ;
+----------------------------+-------------------------------------+
; Name                       ; Value                               ;
+----------------------------+-------------------------------------+
; Number of entity instances ; 1                                   ;
; Entity Instance            ; SP_fifo:SPF|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                        ;
;     -- lpm_width           ; 16                                  ;
;     -- LPM_NUMWORDS        ; 4096                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                 ;
;     -- USE_EAB             ; ON                                  ;
+----------------------------+-------------------------------------+


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 2                                         ;
; Entity Instance               ; C10_PLL:PLL2_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 100000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
; Entity Instance               ; C122_PLL:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 8138                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:CCrcv"                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; xrcv_data[44..36] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xrcv_data[10..3]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "NWire_xmit:ser_no4"           ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; xdata[5..1] ; Input  ; Info     ; Stuck at VCC           ;
; xdata[8..6] ; Input  ; Info     ; Stuck at GND           ;
; xreq        ; Input  ; Info     ; Stuck at VCC           ;
; xrdy        ; Output ; Info     ; Explicitly unconnected ;
; xack        ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "NWire_xmit:ser_no3"           ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; xdata[5..1] ; Input  ; Info     ; Stuck at VCC           ;
; xdata[8..6] ; Input  ; Info     ; Stuck at GND           ;
; xreq        ; Input  ; Info     ; Stuck at VCC           ;
; xrdy        ; Output ; Info     ; Explicitly unconnected ;
; xack        ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "NWire_xmit:ser_no2"           ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; xdata[5..1] ; Input  ; Info     ; Stuck at VCC           ;
; xdata[8..6] ; Input  ; Info     ; Stuck at GND           ;
; xreq        ; Input  ; Info     ; Stuck at VCC           ;
; xrdy        ; Output ; Info     ; Explicitly unconnected ;
; xack        ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "NWire_xmit:ser_no"            ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; xdata[5..1] ; Input  ; Info     ; Stuck at VCC           ;
; xdata[8..6] ; Input  ; Info     ; Stuck at GND           ;
; xreq        ; Input  ; Info     ; Stuck at VCC           ;
; xrdy        ; Output ; Info     ; Explicitly unconnected ;
; xack        ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "NWire_xmit:M_IQ"       ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; xrdy ; Output ; Info     ; Explicitly unconnected ;
; xack ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[3].Merc_rcv"                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out_strobe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[2].Merc_rcv"                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out_strobe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[1].Merc_rcv"                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out_strobe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q" ;
+------------+--------+----------+---------------------------------------+
; Port       ; Type   ; Severity ; Details                               ;
+------------+--------+----------+---------------------------------------+
; out_strobe ; Output ; Info     ; Explicitly unconnected                ;
+------------+--------+----------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst"                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; out_data[55..47] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_data[21..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst"                               ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2" ;
+------------+--------+----------+-------------------------------------------+
; Port       ; Type   ; Severity ; Details                                   ;
+------------+--------+----------+-------------------------------------------+
; out_strobe ; Output ; Info     ; Explicitly unconnected                    ;
+------------+--------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst"                                                       ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; data[71..64] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; q            ; Output ; Warning  ; Output or bidir port (72 bits) is wider than the port expression (64 bits) it drives; bit(s) "q[71..64]" have no fanouts ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_Q1" ;
+------------+--------+----------+----------------------------------------------+
; Port       ; Type   ; Severity ; Details                                      ;
+------------+--------+----------+----------------------------------------------+
; in_strobe  ; Input  ; Info     ; Stuck at VCC                                 ;
; out_strobe ; Output ; Info     ; Explicitly unconnected                       ;
+------------+--------+----------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[5].cic_comb_inst"        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; out_data[26..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1" ;
+-----------+-------+----------+------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                        ;
+-----------+-------+----------+------------------------------------------------+
; in_strobe ; Input ; Info     ; Stuck at VCC                                   ;
+-----------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2S_xmit:LR"                                                                                                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; xmit_rdy ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; xmit_ack ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_lrclk_gen:lrgen"                                                                                       ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Brise  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Bfall  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LRCLK  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LRrise ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LRfall ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_lrclk_gen:clrgen"                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Speed  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; LRrise ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LRfall ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:46     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 09 19:01:06 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mercury -c Mercury
Critical Warning: Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Warning: Parallel compilation is not licensed and has been disabled
Info: Found 1 design units, including 1 entities, in source file common/i2s_xmit.v
    Info: Found entity 1: I2S_xmit
Info: Found 1 design units, including 1 entities, in source file common/nwire_rcv.v
    Info: Found entity 1: NWire_rcv
Info: Found 1 design units, including 1 entities, in source file common/nwire_xmit.v
    Info: Found entity 1: NWire_xmit
Info: Found 1 design units, including 1 entities, in source file common/clk_lrclk_gen.v
    Info: Found entity 1: clk_lrclk_gen
Info: Found 1 design units, including 1 entities, in source file mult_24sx24s.v
    Info: Found entity 1: mult_24Sx24S
Info: Found 1 design units, including 1 entities, in source file receiver.v
    Info: Found entity 1: receiver
Info: Found 1 design units, including 1 entities, in source file fir_mac.v
    Info: Found entity 1: fir_mac
Info: Found 1 design units, including 1 entities, in source file fir_shiftreg.v
    Info: Found entity 1: fir_shiftreg
Info: Found 1 design units, including 1 entities, in source file fir.v
    Info: Found entity 1: fir
Info: Found 1 design units, including 1 entities, in source file fir_coeffs.v
    Info: Found entity 1: fir_coeffs
Info: Found 1 design units, including 1 entities, in source file fir_coeffs_rom.v
    Info: Found entity 1: fir_coeffs_rom
Info: Found 1 design units, including 1 entities, in source file varcic.v
    Info: Found entity 1: varcic
Info: Found 1 design units, including 1 entities, in source file cic_integrator.v
    Info: Found entity 1: cic_integrator
Info: Found 1 design units, including 1 entities, in source file cic.v
    Info: Found entity 1: cic
Info: Found 1 design units, including 1 entities, in source file cic_comb.v
    Info: Found entity 1: cic_comb
Info: Found 1 design units, including 1 entities, in source file cordic.v
    Info: Found entity 1: cordic
Info: Found 1 design units, including 1 entities, in source file fifo.v
    Info: Found entity 1: FIFO
Info: Found 1 design units, including 1 entities, in source file spi.v
    Info: Found entity 1: SPI
Info: Found 1 design units, including 1 entities, in source file lpf_select.v
    Info: Found entity 1: LPF_select
Info: Found 1 design units, including 1 entities, in source file hpf_select.v
    Info: Found entity 1: HPF_select
Info: Found 1 design units, including 1 entities, in source file oddclockdiv.v
    Info: Found entity 1: oddClockDivider
Info: Found 1 design units, including 1 entities, in source file mercury.v
    Info: Found entity 1: Mercury
Info: Found 1 design units, including 1 entities, in source file mac.v
    Info: Found entity 1: MAC
Info: Found 1 design units, including 1 entities, in source file cc_decoder.v
    Info: Found entity 1: CC_decoder
Info: Found 1 design units, including 1 entities, in source file common/clk_div.v
    Info: Found entity 1: clk_div
Info: Found 1 design units, including 1 entities, in source file sp_fifo.v
    Info: Found entity 1: SP_fifo
Info: Found 1 design units, including 1 entities, in source file sp_xmit_ctrl.v
    Info: Found entity 1: sp_xmit_ctrl
Warning: Can't analyze file -- file kordic.v is missing
Info: Found 1 design units, including 1 entities, in source file testmodechecker.v
    Info: Found entity 1: TestModeChecker
Info: Found 1 design units, including 1 entities, in source file c122_pll.v
    Info: Found entity 1: C122_PLL
Info: Found 1 design units, including 1 entities, in source file c10_pll.v
    Info: Found entity 1: C10_PLL
Info: Elaborating entity "Mercury" for the top level hierarchy
Info: Elaborating entity "clk_div" for hierarchy "clk_div:TLVCLK"
Info: Elaborating entity "clk_lrclk_gen" for hierarchy "clk_lrclk_gen:clrgen"
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(39): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(41): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(43): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(45): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(82): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(84): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(86): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(88): truncated value with size 32 to match size of target (5)
Info: Elaborating entity "NWire_rcv" for hierarchy "NWire_rcv:LRAudio"
Info: Elaborating entity "I2S_xmit" for hierarchy "I2S_xmit:LR"
Warning (10230): Verilog HDL assignment warning at I2S_xmit.v(81): truncated value with size 32 to match size of target (4)
Warning: Using design file memreceiver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: memreceiver
Info: Elaborating entity "memreceiver" for hierarchy "memreceiver:MDC[0].Merc_rcv"
Info: Elaborating entity "cordic" for hierarchy "memreceiver:MDC[0].Merc_rcv|cordic:cordic_inst"
Info: Elaborating entity "varcic" for hierarchy "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1"
Info: Elaborating entity "cic_integrator" for hierarchy "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst"
Info: Elaborating entity "cic_comb" for hierarchy "memreceiver:MDC[0].Merc_rcv|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst"
Warning: Using design file memcic.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: memcic
Info: Elaborating entity "memcic" for hierarchy "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2"
Warning: Using design file memcic_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: memcic_ram
Info: Elaborating entity "memcic_ram" for hierarchy "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst"
Info: Elaborating entity "altsyncram" for hierarchy "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component"
Info: Instantiated megafunction "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
    Info: Parameter "width_a" = "72"
    Info: Parameter "width_b" = "72"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1en1.tdf
    Info: Found entity 1: altsyncram_1en1
Info: Elaborating entity "altsyncram_1en1" for hierarchy "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated"
Info: Elaborating entity "fir_coeffs" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst"
Info: Elaborating entity "fir_coeffs_rom" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst"
Info: Elaborating entity "altsyncram" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component"
Info: Instantiated megafunction "memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "fir_coeffs_rom.hex"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "24"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_h2a1.tdf
    Info: Found entity 1: altsyncram_h2a1
Info: Elaborating entity "altsyncram_h2a1" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated"
Info: Elaborating entity "fir" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I"
Info: Elaborating entity "fir_shiftreg" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst"
Info: Elaborating entity "altshift_taps" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component"
Info: Elaborated megafunction instantiation "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component"
Info: Instantiated megafunction "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_type" = "altshift_taps"
    Info: Parameter "number_of_taps" = "1"
    Info: Parameter "tap_distance" = "256"
    Info: Parameter "width" = "25"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_ils.tdf
    Info: Found entity 1: shift_taps_ils
Info: Elaborating entity "shift_taps_ils" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qka1.tdf
    Info: Found entity 1: altsyncram_qka1
Info: Elaborating entity "altsyncram_qka1" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_brf.tdf
    Info: Found entity 1: cntr_brf
Info: Elaborating entity "cntr_brf" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_lfc.tdf
    Info: Found entity 1: cmpr_lfc
Info: Elaborating entity "cmpr_lfc" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|cntr_brf:cntr1|cmpr_lfc:cmpr4"
Info: Elaborating entity "fir_mac" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst"
Info: Elaborating entity "mult_24Sx24S" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst"
Info: Elaborating entity "lpm_mult" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component"
Info: Elaborated megafunction instantiation "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component"
Info: Instantiated megafunction "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info: Parameter "lpm_pipeline" = "3"
    Info: Parameter "lpm_representation" = "SIGNED"
    Info: Parameter "lpm_type" = "LPM_MULT"
    Info: Parameter "lpm_widtha" = "24"
    Info: Parameter "lpm_widthb" = "24"
    Info: Parameter "lpm_widthp" = "48"
Info: Found 1 design units, including 1 entities, in source file db/mult_djp.tdf
    Info: Found entity 1: mult_djp
Info: Elaborating entity "mult_djp" for hierarchy "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated"
Info: Elaborating entity "NWire_xmit" for hierarchy "NWire_xmit:M_IQ"
Info: Elaborating entity "NWire_xmit" for hierarchy "NWire_xmit:SPD"
Info: Elaborating entity "SP_fifo" for hierarchy "SP_fifo:SPF"
Info: Elaborating entity "scfifo" for hierarchy "SP_fifo:SPF|scfifo:scfifo_component"
Info: Elaborated megafunction instantiation "SP_fifo:SPF|scfifo:scfifo_component"
Info: Instantiated megafunction "SP_fifo:SPF|scfifo:scfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_numwords" = "4096"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "12"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_ph31.tdf
    Info: Found entity 1: scfifo_ph31
Info: Elaborating entity "scfifo_ph31" for hierarchy "SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_c931.tdf
    Info: Found entity 1: a_dpfifo_c931
Info: Elaborating entity "a_dpfifo_c931" for hierarchy "SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_47e1.tdf
    Info: Found entity 1: altsyncram_47e1
Info: Elaborating entity "altsyncram_47e1" for hierarchy "SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|altsyncram_47e1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ns8.tdf
    Info: Found entity 1: cmpr_ns8
Info: Elaborating entity "cmpr_ns8" for hierarchy "SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|cmpr_ns8:almost_full_comparer"
Info: Elaborating entity "cmpr_ns8" for hierarchy "SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|cmpr_ns8:two_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf
    Info: Found entity 1: cntr_2ab
Info: Elaborating entity "cntr_2ab" for hierarchy "SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|cntr_2ab:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_fa7.tdf
    Info: Found entity 1: cntr_fa7
Info: Elaborating entity "cntr_fa7" for hierarchy "SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|cntr_fa7:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_3ab.tdf
    Info: Found entity 1: cntr_3ab
Info: Elaborating entity "cntr_3ab" for hierarchy "SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|cntr_3ab:wr_ptr"
Info: Elaborating entity "sp_xmit_ctrl" for hierarchy "sp_xmit_ctrl:SPC"
Info: Elaborating entity "NWire_xmit" for hierarchy "NWire_xmit:ser_no"
Info: Elaborating entity "NWire_rcv" for hierarchy "NWire_rcv:CCrcv"
Info: Elaborating entity "LPF_select" for hierarchy "LPF_select:Alex_LPF_select"
Info: Elaborating entity "HPF_select" for hierarchy "HPF_select:Alex_HPF_select"
Info: Elaborating entity "SPI" for hierarchy "SPI:Alex_SPI_Tx"
Info: Elaborating entity "oddClockDivider" for hierarchy "oddClockDivider:refClockDivider"
Info: Elaborating entity "C10_PLL" for hierarchy "C10_PLL:PLL2_inst"
Info: Elaborating entity "altpll" for hierarchy "C10_PLL:PLL2_inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "C10_PLL:PLL2_inst|altpll:altpll_component"
Info: Instantiated megafunction "C10_PLL:PLL2_inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "125"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "100000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=C10_PLL"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/c10_pll_altpll.v
    Info: Found entity 1: C10_PLL_altpll
Info: Elaborating entity "C10_PLL_altpll" for hierarchy "C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated"
Info: Elaborating entity "C122_PLL" for hierarchy "C122_PLL:PLL_inst"
Info: Elaborating entity "altpll" for hierarchy "C122_PLL:PLL_inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "C122_PLL:PLL_inst|altpll:altpll_component"
Info: Instantiated megafunction "C122_PLL:PLL_inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1536"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "8138"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=C122_PLL"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/c122_pll_altpll.v
    Info: Found entity 1: C122_PLL_altpll
Info: Elaborating entity "C122_PLL_altpll" for hierarchy "C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated"
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 64. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 64. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 64. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 64. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 64. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 64. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "memcic_ram_inst" is connected to a signal of width 64. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic.
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[64]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[65]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[66]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[67]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[64]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[65]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[66]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[67]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "memreceiver:MDC[3].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[64]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[65]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[66]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[67]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[64]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[65]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[66]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[67]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "memreceiver:MDC[2].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[64]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[65]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[66]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[67]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[64]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[65]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[66]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[67]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "memreceiver:MDC[1].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[64]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[65]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[66]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[67]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_Q2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[64]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[65]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[66]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[67]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[68]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[69]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[70]"
        Warning (14320): Synthesized away node "memreceiver:MDC[0].Merc_rcv|memcic:cic_inst_I2|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_1en1:auto_generated|q_b[71]"
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer reference
Info: Ignored 1400 buffer(s)
    Info: Ignored 1400 SOFT buffer(s)
Info: Inferred 4 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult3"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0"
Info: Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "32"
    Info: Parameter "LPM_WIDTHB" = "31"
    Info: Parameter "LPM_WIDTHP" = "63"
    Info: Parameter "LPM_WIDTHR" = "63"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_gft.tdf
    Info: Found entity 1: mult_gft
Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using "balanced" technology mapper which leaves 99 WYSIWYG logic cells and I/Os untouched
Info: Ignored 672 buffer(s)
    Info: Ignored 672 SOFT buffer(s)
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "CMODE" is stuck at VCC
    Warning (13410): Pin "SHDN" is stuck at GND
    Warning (13410): Pin "PGA" is stuck at GND
    Warning (13410): Pin "INIT_DONE" is stuck at GND
    Warning (13410): Pin "TEST3" is stuck at GND
    Warning (13410): Pin "DEBUG_LED5" is stuck at GND
    Warning (13410): Pin "DEBUG_LED6" is stuck at GND
    Warning (13410): Pin "DEBUG_LED7" is stuck at GND
    Warning (13410): Pin "Merc_ID_drv[0]" is stuck at VCC
    Warning (13410): Pin "Merc_ID_drv[1]" is stuck at VCC
    Warning (13410): Pin "Merc_ID_drv[2]" is stuck at VCC
    Warning (13410): Pin "Merc_ID_drv[3]" is stuck at VCC
Info: Timing-Driven Synthesis is running
Info: 100 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe136" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe138" lost all its fanouts during netlist optimizations.
    Info: Register "TLV~5" lost all its fanouts during netlist optimizations.
    Info: Register "SPI:Alex_SPI_Tx|spi_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe133" lost all its fanouts during netlist optimizations.
    Info: Register "counter[25]" lost all its fanouts during netlist optimizations.
    Info: Register "counter[26]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[47]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[48]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[49]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[50]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[51]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[52]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[53]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[54]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[55]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[47]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[48]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[49]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[50]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[51]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[52]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[53]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[54]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[55]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[47]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[48]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[49]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[50]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[51]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[52]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[53]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[54]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[55]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[47]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[48]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[49]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[50]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[51]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[52]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[53]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[54]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[55]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[47]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[48]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[49]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[50]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[51]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[52]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[53]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[54]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[0].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[55]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[47]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[48]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[49]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[50]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[51]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[52]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[53]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[54]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[1].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[55]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[47]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[48]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[49]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[50]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[51]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[52]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[53]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[54]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[2].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[55]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[47]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[48]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[49]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[50]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[51]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[52]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[53]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[54]" lost all its fanouts during netlist optimizations.
    Info: Register "memreceiver:MDC[3].Merc_rcv|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[55]" lost all its fanouts during netlist optimizations.
Info: Starting physical synthesis optimizations for speed
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Critical Warning: Synopsys Design Constraints File file not found: 'Mercury.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: TimeQuest will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored.
Info: No user constrained generated clocks found in the design
Info: No user constrained base clocks found in the design
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {spc[1]}] -rise_to [get_clocks {C122_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {spc[1]}] -fall_to [get_clocks {C122_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {spc[1]}] -rise_to [get_clocks {C122_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {spc[1]}] -fall_to [get_clocks {C122_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {spc[1]}] -rise_to [get_clocks {C122_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {spc[1]}] -fall_to [get_clocks {C122_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {spc[1]}] -rise_to [get_clocks {C122_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {spc[1]}] -fall_to [get_clocks {C122_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {OSC_10MHZ}] -rise_to [get_clocks {OSC_10MHZ}] -setup 0.200
    Info: set_clock_uncertainty -rise_from [get_clocks {OSC_10MHZ}] -fall_to [get_clocks {OSC_10MHZ}] -setup 0.200
    Info: set_clock_uncertainty -fall_from [get_clocks {OSC_10MHZ}] -rise_to [get_clocks {OSC_10MHZ}] -setup 0.200
    Info: set_clock_uncertainty -fall_from [get_clocks {OSC_10MHZ}] -fall_to [get_clocks {OSC_10MHZ}] -setup 0.200
    Info: set_clock_uncertainty -rise_from [get_clocks {OSC_10MHZ}] -rise_to [get_clocks {OSC_10MHZ}] -hold 0.200
    Info: set_clock_uncertainty -rise_from [get_clocks {OSC_10MHZ}] -fall_to [get_clocks {OSC_10MHZ}] -hold 0.200
    Info: set_clock_uncertainty -fall_from [get_clocks {OSC_10MHZ}] -rise_to [get_clocks {OSC_10MHZ}] -hold 0.200
    Info: set_clock_uncertainty -fall_from [get_clocks {OSC_10MHZ}] -fall_to [get_clocks {OSC_10MHZ}] -hold 0.200
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -rise_to [get_clocks {C122_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -fall_to [get_clocks {C122_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -rise_to [get_clocks {C122_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -fall_to [get_clocks {C122_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -rise_to [get_clocks {C122_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -fall_to [get_clocks {C122_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -rise_to [get_clocks {C122_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -fall_to [get_clocks {C122_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -rise_to [get_clocks {C122_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -fall_to [get_clocks {C122_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -rise_to [get_clocks {C122_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -fall_to [get_clocks {C122_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -rise_to [get_clocks {C122_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -fall_to [get_clocks {C122_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -rise_to [get_clocks {C122_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -fall_to [get_clocks {C122_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -rise_to [get_clocks {spc[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -fall_to [get_clocks {spc[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -rise_to [get_clocks {spc[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -fall_to [get_clocks {spc[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -rise_to [get_clocks {spc[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -fall_to [get_clocks {spc[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -rise_to [get_clocks {spc[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -fall_to [get_clocks {spc[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -rise_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -fall_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -rise_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -fall_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -rise_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -fall_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -rise_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -fall_to [get_clocks {clk_lrclk_gen:lrgen|BCLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -rise_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -fall_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -rise_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -fall_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -rise_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {C122_clk}] -fall_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -rise_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {C122_clk}] -fall_to [get_clocks {clk_lrclk_gen:clrgen|BCLK}] -hold 0.020
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 8 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:  100.000      AUX_CLK
    Info:    8.138     C122_clk
    Info:    1.000 clk_lrclk_gen:clrgen|BCLK
    Info:    1.000 clk_lrclk_gen:lrgen|BCLK
    Info:    1.000    OSC_10MHZ
    Info: 12500.000 PLL2_inst|altpll_component|auto_generated|pll1|clk[0]
    Info: 12499.968 PLL_inst|altpll_component|auto_generated|pll1|clk[0]
    Info:    1.000       spc[1]
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 213 ps
Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:18
Critical Warning: Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info: Generated suppressed messages file C:/HPSDR/trunk/Mercury_V3.1/Mercury.map.smsg
Critical Warning: Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|pll1"
    Info: Adding node "C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|pll1"
Info: Implemented 26402 device resources after synthesis - the final resource count might be different
    Info: Implemented 27 input pins
    Info: Implemented 48 output pins
    Info: Implemented 1 bidirectional pins
    Info: Implemented 25412 logic cells
    Info: Implemented 824 RAM segments
    Info: Implemented 2 PLLs
    Info: Implemented 88 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 107 warnings
    Info: Peak virtual memory: 406 megabytes
    Info: Processing ended: Wed Nov 09 19:03:18 2011
    Info: Elapsed time: 00:02:12
    Info: Total CPU time (on all processors): 00:02:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/HPSDR/trunk/Mercury_V3.1/Mercury.map.smsg.


