
build/vis-spi-out.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000006a  00800100  0000097e  00000a12  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000097e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000622  0080016a  0080016a  00000a7c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000a7c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000aac  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000004c8  00000000  00000000  00000aec  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000095c0  00000000  00000000  00000fb4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000017b9  00000000  00000000  0000a574  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000032f0  00000000  00000000  0000bd2d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000d60  00000000  00000000  0000f020  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001e62  00000000  00000000  0000fd80  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000062e6  00000000  00000000  00011be2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000007f8  00000000  00000000  00017ec8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 a7 04 	jmp	0x94e	; 0x94e <__vector_14>
  3c:	0c 94 b2 04 	jmp	0x964	; 0x964 <__vector_15>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 80 04 	jmp	0x900	; 0x900 <__vector_17>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ee e7       	ldi	r30, 0x7E	; 126
  7c:	f9 e0       	ldi	r31, 0x09	; 9
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	aa 36       	cpi	r26, 0x6A	; 106
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	27 e0       	ldi	r18, 0x07	; 7
  8c:	aa e6       	ldi	r26, 0x6A	; 106
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	ac 38       	cpi	r26, 0x8C	; 140
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 62 04 	call	0x8c4	; 0x8c4 <main>
  9e:	0c 94 bd 04 	jmp	0x97a	; 0x97a <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <ClearPendingSpiInterrupt_Implementation>:
void (*SpiSlaveSignalDataIsReady)(void) = SpiSlaveSignalDataIsReady_Implementation;

uint8_t SpiSlaveRead(void)
{
    while( !SpiTransferIsDone() );
    return ReadSpiDataRegister();
  a6:	e0 91 0c 01 	lds	r30, 0x010C	; 0x80010c <ReadSpiStatusRegister>
  aa:	f0 91 0d 01 	lds	r31, 0x010D	; 0x80010d <ReadSpiStatusRegister+0x1>
  ae:	09 95       	icall
  b0:	e0 91 04 01 	lds	r30, 0x0104	; 0x800104 <ReadSpiDataRegister>
  b4:	f0 91 05 01 	lds	r31, 0x0105	; 0x800105 <ReadSpiDataRegister+0x1>
  b8:	09 94       	ijmp

000000ba <ReadSpiStatusRegister_Implementation>:
  ba:	e0 91 5e 01 	lds	r30, 0x015E	; 0x80015e <Spi_spsr>
  be:	f0 91 5f 01 	lds	r31, 0x015F	; 0x80015f <Spi_spsr+0x1>
  c2:	80 81       	ld	r24, Z
  c4:	08 95       	ret

000000c6 <DisableSpi_Implementation>:
  c6:	e0 91 60 01 	lds	r30, 0x0160	; 0x800160 <Spi_spcr>
  ca:	f0 91 61 01 	lds	r31, 0x0161	; 0x800161 <Spi_spcr+0x1>
  ce:	20 81       	ld	r18, Z
  d0:	81 e0       	ldi	r24, 0x01	; 1
  d2:	90 e0       	ldi	r25, 0x00	; 0
  d4:	00 90 5a 01 	lds	r0, 0x015A	; 0x80015a <Spi_Enable>
  d8:	02 c0       	rjmp	.+4      	; 0xde <DisableSpi_Implementation+0x18>
  da:	88 0f       	add	r24, r24
  dc:	99 1f       	adc	r25, r25
  de:	0a 94       	dec	r0
  e0:	e2 f7       	brpl	.-8      	; 0xda <DisableSpi_Implementation+0x14>
  e2:	80 95       	com	r24
  e4:	82 23       	and	r24, r18
  e6:	80 83       	st	Z, r24
  e8:	08 95       	ret

000000ea <EnableSpi_Implementation>:
  ea:	e0 91 60 01 	lds	r30, 0x0160	; 0x800160 <Spi_spcr>
  ee:	f0 91 61 01 	lds	r31, 0x0161	; 0x800161 <Spi_spcr+0x1>
  f2:	20 81       	ld	r18, Z
  f4:	81 e0       	ldi	r24, 0x01	; 1
  f6:	90 e0       	ldi	r25, 0x00	; 0
  f8:	00 90 5a 01 	lds	r0, 0x015A	; 0x80015a <Spi_Enable>
  fc:	02 c0       	rjmp	.+4      	; 0x102 <EnableSpi_Implementation+0x18>
  fe:	88 0f       	add	r24, r24
 100:	99 1f       	adc	r25, r25
 102:	0a 94       	dec	r0
 104:	e2 f7       	brpl	.-8      	; 0xfe <EnableSpi_Implementation+0x14>
 106:	82 2b       	or	r24, r18
 108:	80 83       	st	Z, r24
 10a:	08 95       	ret

0000010c <SpiTransferIsDone_Implementation>:
 10c:	e0 91 5e 01 	lds	r30, 0x015E	; 0x80015e <Spi_spsr>
 110:	f0 91 5f 01 	lds	r31, 0x015F	; 0x80015f <Spi_spsr+0x1>
 114:	80 81       	ld	r24, Z
 116:	21 e0       	ldi	r18, 0x01	; 1
 118:	30 e0       	ldi	r19, 0x00	; 0
 11a:	00 90 59 01 	lds	r0, 0x0159	; 0x800159 <Spi_InterruptFlag>
 11e:	02 c0       	rjmp	.+4      	; 0x124 <SpiTransferIsDone_Implementation+0x18>
 120:	22 0f       	add	r18, r18
 122:	33 1f       	adc	r19, r19
 124:	0a 94       	dec	r0
 126:	e2 f7       	brpl	.-8      	; 0x120 <SpiTransferIsDone_Implementation+0x14>
 128:	90 e0       	ldi	r25, 0x00	; 0
 12a:	28 23       	and	r18, r24
 12c:	39 23       	and	r19, r25
 12e:	81 e0       	ldi	r24, 0x01	; 1
 130:	23 2b       	or	r18, r19
 132:	09 f4       	brne	.+2      	; 0x136 <SpiTransferIsDone_Implementation+0x2a>
 134:	80 e0       	ldi	r24, 0x00	; 0
 136:	08 95       	ret

00000138 <ReadSpiDataRegister_Implementation>:
 138:	e0 91 5c 01 	lds	r30, 0x015C	; 0x80015c <Spi_spdr>
 13c:	f0 91 5d 01 	lds	r31, 0x015D	; 0x80015d <Spi_spdr+0x1>
 140:	80 81       	ld	r24, Z
 142:	08 95       	ret

00000144 <SpiSlaveSignalDataIsReady_Implementation>:
 144:	e0 91 62 01 	lds	r30, 0x0162	; 0x800162 <Spi_port>
 148:	f0 91 63 01 	lds	r31, 0x0163	; 0x800163 <Spi_port+0x1>
 14c:	20 81       	ld	r18, Z
 14e:	81 e0       	ldi	r24, 0x01	; 1
 150:	90 e0       	ldi	r25, 0x00	; 0
 152:	00 90 5b 01 	lds	r0, 0x015B	; 0x80015b <Spi_Miso>
 156:	02 c0       	rjmp	.+4      	; 0x15c <SpiSlaveSignalDataIsReady_Implementation+0x18>
 158:	88 0f       	add	r24, r24
 15a:	99 1f       	adc	r25, r25
 15c:	0a 94       	dec	r0
 15e:	e2 f7       	brpl	.-8      	; 0x158 <SpiSlaveSignalDataIsReady_Implementation+0x14>
 160:	80 95       	com	r24
 162:	82 23       	and	r24, r18
 164:	80 83       	st	Z, r24
 166:	e0 91 0a 01 	lds	r30, 0x010A	; 0x80010a <DisableSpi>
 16a:	f0 91 0b 01 	lds	r31, 0x010B	; 0x80010b <DisableSpi+0x1>
 16e:	09 95       	icall
 170:	e0 91 08 01 	lds	r30, 0x0108	; 0x800108 <EnableSpi>
 174:	f0 91 09 01 	lds	r31, 0x0109	; 0x800109 <EnableSpi+0x1>
 178:	09 94       	ijmp

0000017a <WriteSpiDataRegister_Implementation>:
 17a:	e0 91 5c 01 	lds	r30, 0x015C	; 0x80015c <Spi_spdr>
 17e:	f0 91 5d 01 	lds	r31, 0x015D	; 0x80015d <Spi_spdr+0x1>
 182:	80 83       	st	Z, r24
 184:	08 95       	ret

00000186 <SpiSlaveInit>:
 186:	cf 93       	push	r28
 188:	df 93       	push	r29
 18a:	e0 91 64 01 	lds	r30, 0x0164	; 0x800164 <Spi_ddr>
 18e:	f0 91 65 01 	lds	r31, 0x0165	; 0x800165 <Spi_ddr+0x1>
 192:	80 81       	ld	r24, Z
 194:	c1 e0       	ldi	r28, 0x01	; 1
 196:	d0 e0       	ldi	r29, 0x00	; 0
 198:	00 90 5b 01 	lds	r0, 0x015B	; 0x80015b <Spi_Miso>
 19c:	02 c0       	rjmp	.+4      	; 0x1a2 <SpiSlaveInit+0x1c>
 19e:	cc 0f       	add	r28, r28
 1a0:	dd 1f       	adc	r29, r29
 1a2:	0a 94       	dec	r0
 1a4:	e2 f7       	brpl	.-8      	; 0x19e <SpiSlaveInit+0x18>
 1a6:	8c 2b       	or	r24, r28
 1a8:	80 83       	st	Z, r24
 1aa:	e0 91 08 01 	lds	r30, 0x0108	; 0x800108 <EnableSpi>
 1ae:	f0 91 09 01 	lds	r31, 0x0109	; 0x800109 <EnableSpi+0x1>
 1b2:	09 95       	icall
 1b4:	e0 91 62 01 	lds	r30, 0x0162	; 0x800162 <Spi_port>
 1b8:	f0 91 63 01 	lds	r31, 0x0163	; 0x800163 <Spi_port+0x1>
 1bc:	80 81       	ld	r24, Z
 1be:	c0 95       	com	r28
 1c0:	c8 23       	and	r28, r24
 1c2:	c0 83       	st	Z, r28
 1c4:	e0 91 0e 01 	lds	r30, 0x010E	; 0x80010e <ClearPendingSpiInterrupt>
 1c8:	f0 91 0f 01 	lds	r31, 0x010F	; 0x80010f <ClearPendingSpiInterrupt+0x1>
 1cc:	df 91       	pop	r29
 1ce:	cf 91       	pop	r28
 1d0:	09 94       	ijmp

000001d2 <SpiSlaveSendBytes>:
}
void SpiSlaveSendBytes(uint8_t const *bytes, uint16_t const nbytes)
{
 1d2:	ef 92       	push	r14
 1d4:	ff 92       	push	r15
 1d6:	0f 93       	push	r16
 1d8:	1f 93       	push	r17
 1da:	cf 93       	push	r28
 1dc:	df 93       	push	r29
    uint16_t byte_index;
    for (byte_index = 0; byte_index < nbytes; byte_index++)
 1de:	61 15       	cp	r22, r1
 1e0:	71 05       	cpc	r23, r1
 1e2:	f9 f0       	breq	.+62     	; 0x222 <SpiSlaveSendBytes+0x50>
 1e4:	e0 90 5c 01 	lds	r14, 0x015C	; 0x80015c <Spi_spdr>
 1e8:	f0 90 5d 01 	lds	r15, 0x015D	; 0x80015d <Spi_spdr+0x1>
 1ec:	ec 01       	movw	r28, r24
 1ee:	8c 01       	movw	r16, r24
 1f0:	06 0f       	add	r16, r22
 1f2:	17 1f       	adc	r17, r23
    {
        /* *Spi_spdr = bytes[byte_index]; */
        WriteSpiDataRegister(bytes[byte_index]);
 1f4:	e0 91 00 01 	lds	r30, 0x0100	; 0x800100 <WriteSpiDataRegister>
 1f8:	f0 91 01 01 	lds	r31, 0x0101	; 0x800101 <WriteSpiDataRegister+0x1>
 1fc:	89 91       	ld	r24, Y+
 1fe:	09 95       	icall
        SpiSlaveSignalDataIsReady();
 200:	e0 91 02 01 	lds	r30, 0x0102	; 0x800102 <SpiSlaveSignalDataIsReady>
 204:	f0 91 03 01 	lds	r31, 0x0103	; 0x800103 <SpiSlaveSignalDataIsReady+0x1>
 208:	09 95       	icall
        while ( !SpiTransferIsDone() );
 20a:	e0 91 06 01 	lds	r30, 0x0106	; 0x800106 <SpiTransferIsDone>
 20e:	f0 91 07 01 	lds	r31, 0x0107	; 0x800107 <SpiTransferIsDone+0x1>
 212:	09 95       	icall
 214:	88 23       	and	r24, r24
 216:	c9 f3       	breq	.-14     	; 0x20a <SpiSlaveSendBytes+0x38>
void SpiClearFlagTransferIsDone(void)
{
    // Clear the Spi_Interrupt flag by
    // reading Spi_InterruptFlag while it is set
    // then reading SPDR
    *Spi_spdr;  // this serves as a throwaway access
 218:	f7 01       	movw	r30, r14
 21a:	80 81       	ld	r24, Z
    return ReadSpiDataRegister();
}
void SpiSlaveSendBytes(uint8_t const *bytes, uint16_t const nbytes)
{
    uint16_t byte_index;
    for (byte_index = 0; byte_index < nbytes; byte_index++)
 21c:	c0 17       	cp	r28, r16
 21e:	d1 07       	cpc	r29, r17
 220:	49 f7       	brne	.-46     	; 0x1f4 <SpiSlaveSendBytes+0x22>
    // The SPI master waits for MISO to go low after every read.
    // This gaurantees the next byte of data is ready.
    // The SPI master does not have to release SlaveSelect, but it can.
    // SlaveSelect being low should not impact the slave's ability to disable
    // SPI and pull MISO low.
}
 222:	df 91       	pop	r29
 224:	cf 91       	pop	r28
 226:	1f 91       	pop	r17
 228:	0f 91       	pop	r16
 22a:	ff 90       	pop	r15
 22c:	ef 90       	pop	r14
 22e:	08 95       	ret

00000230 <StartAdcReadout>:
uint8_t (*UartSpiReadDataRegister)(void) = ReadDataRegister;
static void Transfer16bits(void)
{
    uint8_t byte_to_send = 0x00; // arbitrary choice -- write zeroes
    *UartSpi_data = byte_to_send;  // load tx buffer and start SPI transmission
    *UartSpi_data = byte_to_send;  // this makes it a 16-bit transmission ?
 230:	e0 91 55 01 	lds	r30, 0x0155	; 0x800155 <UartSpi_port>
 234:	f0 91 56 01 	lds	r31, 0x0156	; 0x800156 <UartSpi_port+0x1>
 238:	20 81       	ld	r18, Z
 23a:	81 e0       	ldi	r24, 0x01	; 1
 23c:	90 e0       	ldi	r25, 0x00	; 0
 23e:	00 90 4e 01 	lds	r0, 0x014E	; 0x80014e <UartSpi_AdcConv>
 242:	02 c0       	rjmp	.+4      	; 0x248 <StartAdcReadout+0x18>
 244:	88 0f       	add	r24, r24
 246:	99 1f       	adc	r25, r25
 248:	0a 94       	dec	r0
 24a:	e2 f7       	brpl	.-8      	; 0x244 <StartAdcReadout+0x14>
 24c:	80 95       	com	r24
 24e:	82 23       	and	r24, r18
 250:	80 83       	st	Z, r24
 252:	08 95       	ret

00000254 <UartSpiInit>:
    UseSpiDataModeCpol1CPha1();
    CfgSpiToTransferMsbFirst();
    GiveSpiControlOverMisoAndMosiPins();
}
void UartSpiInit(void)
{
 254:	ef 92       	push	r14
 256:	ff 92       	push	r15
 258:	0f 93       	push	r16
 25a:	1f 93       	push	r17
 25c:	cf 93       	push	r28
 25e:	df 93       	push	r29
        // baudrate in bits per second = fosc/(2*(UBBR0+1))
        // for (baudrate = fosc/2) set UBBR0=0
        // Check:
        // UBRR0 (baud rate register)  = ( fosc/(2*baudrate) ) -1
        // yes, UBBR0 is 0 if fosc=10MHz and baudrate=5MHz
    *UartSpi_br = 0;
 260:	00 91 4f 01 	lds	r16, 0x014F	; 0x80014f <UartSpi_br>
 264:	10 91 50 01 	lds	r17, 0x0150	; 0x800150 <UartSpi_br+0x1>
 268:	f8 01       	movw	r30, r16
 26a:	11 82       	std	Z+1, r1	; 0x01
 26c:	10 82       	st	Z, r1
}
static void SetSckAsOutput(void)
{
    // Cfg XCK as an output. CPOL=1 makes the clock idle high.
    SetBit(UartSpi_ddr, UartSpi_Sck);
 26e:	e0 90 57 01 	lds	r14, 0x0157	; 0x800157 <UartSpi_ddr>
 272:	f0 90 58 01 	lds	r15, 0x0158	; 0x800158 <UartSpi_ddr+0x1>
/* | 2019-03-04 WIP: inline version of ReadWriteBits | */
/* --------------------------------------------------- */

inline void SetBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port |= 1<<bit;
 276:	f7 01       	movw	r30, r14
 278:	20 81       	ld	r18, Z
 27a:	c1 e0       	ldi	r28, 0x01	; 1
 27c:	d0 e0       	ldi	r29, 0x00	; 0
 27e:	ce 01       	movw	r24, r28
 280:	00 90 4d 01 	lds	r0, 0x014D	; 0x80014d <UartSpi_Sck>
 284:	02 c0       	rjmp	.+4      	; 0x28a <UartSpiInit+0x36>
 286:	88 0f       	add	r24, r24
 288:	99 1f       	adc	r25, r25
 28a:	0a 94       	dec	r0
 28c:	e2 f7       	brpl	.-8      	; 0x286 <UartSpiInit+0x32>
 28e:	82 2b       	or	r24, r18
 290:	80 83       	st	Z, r24
}
void UartSpiInit(void)
{
    RunSpiAt5Mhz(); // datasheet says to call this first
    SetSckAsOutput();
    AdcConvIdleLow(); SetAdcConvAsOutput();
 292:	0e 94 18 01 	call	0x230	; 0x230 <StartAdcReadout>
 296:	f7 01       	movw	r30, r14
 298:	20 81       	ld	r18, Z
 29a:	ce 01       	movw	r24, r28
 29c:	00 90 4e 01 	lds	r0, 0x014E	; 0x80014e <UartSpi_AdcConv>
 2a0:	02 c0       	rjmp	.+4      	; 0x2a6 <UartSpiInit+0x52>
 2a2:	88 0f       	add	r24, r24
 2a4:	99 1f       	adc	r25, r25
 2a6:	0a 94       	dec	r0
 2a8:	e2 f7       	brpl	.-8      	; 0x2a2 <UartSpiInit+0x4e>
 2aa:	82 2b       	or	r24, r18
 2ac:	80 83       	st	Z, r24
    // cfg general purpose output for conversion-start and readout-start
    SetBit(UartSpi_ddr, UartSpi_AdcConv);
}
static void EnableAtmega328UsartInSpiMasterMode(void)
{
    SetBit(UartSpi_csrc, UartSpi_ModeSelect0);
 2ae:	e0 91 51 01 	lds	r30, 0x0151	; 0x800151 <UartSpi_csrc>
 2b2:	f0 91 52 01 	lds	r31, 0x0152	; 0x800152 <UartSpi_csrc+0x1>
 2b6:	20 81       	ld	r18, Z
 2b8:	ce 01       	movw	r24, r28
 2ba:	00 90 4c 01 	lds	r0, 0x014C	; 0x80014c <UartSpi_ModeSelect0>
 2be:	02 c0       	rjmp	.+4      	; 0x2c4 <UartSpiInit+0x70>
 2c0:	88 0f       	add	r24, r24
 2c2:	99 1f       	adc	r25, r25
 2c4:	0a 94       	dec	r0
 2c6:	e2 f7       	brpl	.-8      	; 0x2c0 <UartSpiInit+0x6c>
 2c8:	82 2b       	or	r24, r18
 2ca:	80 83       	st	Z, r24
 2cc:	20 81       	ld	r18, Z
 2ce:	ce 01       	movw	r24, r28
 2d0:	00 90 4b 01 	lds	r0, 0x014B	; 0x80014b <UartSpi_ModeSelect1>
 2d4:	02 c0       	rjmp	.+4      	; 0x2da <UartSpiInit+0x86>
 2d6:	88 0f       	add	r24, r24
 2d8:	99 1f       	adc	r25, r25
 2da:	0a 94       	dec	r0
 2dc:	e2 f7       	brpl	.-8      	; 0x2d6 <UartSpiInit+0x82>
 2de:	82 2b       	or	r24, r18
 2e0:	80 83       	st	Z, r24
 2e2:	20 81       	ld	r18, Z
 2e4:	ce 01       	movw	r24, r28
 2e6:	00 90 48 01 	lds	r0, 0x0148	; 0x800148 <UartSpi_ClockPolarity>
 2ea:	02 c0       	rjmp	.+4      	; 0x2f0 <UartSpiInit+0x9c>
 2ec:	88 0f       	add	r24, r24
 2ee:	99 1f       	adc	r25, r25
 2f0:	0a 94       	dec	r0
 2f2:	e2 f7       	brpl	.-8      	; 0x2ec <UartSpiInit+0x98>
 2f4:	82 2b       	or	r24, r18
 2f6:	80 83       	st	Z, r24
 2f8:	20 81       	ld	r18, Z
 2fa:	ce 01       	movw	r24, r28
 2fc:	00 90 47 01 	lds	r0, 0x0147	; 0x800147 <UartSpi_ClockPhase>
 300:	02 c0       	rjmp	.+4      	; 0x306 <UartSpiInit+0xb2>
 302:	88 0f       	add	r24, r24
 304:	99 1f       	adc	r25, r25
 306:	0a 94       	dec	r0
 308:	e2 f7       	brpl	.-8      	; 0x302 <UartSpiInit+0xae>
 30a:	82 2b       	or	r24, r18
 30c:	80 83       	st	Z, r24
}
inline void ClearBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port &= ~(1<<bit);
 30e:	90 81       	ld	r25, Z
 310:	9e 01       	movw	r18, r28
 312:	00 90 46 01 	lds	r0, 0x0146	; 0x800146 <UartSpi_DataOrder>
 316:	02 c0       	rjmp	.+4      	; 0x31c <UartSpiInit+0xc8>
 318:	22 0f       	add	r18, r18
 31a:	33 1f       	adc	r19, r19
 31c:	0a 94       	dec	r0
 31e:	e2 f7       	brpl	.-8      	; 0x318 <UartSpiInit+0xc4>
 320:	82 2f       	mov	r24, r18
 322:	80 95       	com	r24
 324:	89 23       	and	r24, r25
 326:	80 83       	st	Z, r24
}
static void GiveSpiControlOverMisoAndMosiPins(void)
{
    /* ---Enabling Rx and Tx overrides normal port operation--- */
    // Enable the receiver. The UART Rx pin becomes the SPI Miso.
    SetBit(UartSpi_csrb, UartSpi_RxEnable);
 328:	e0 91 53 01 	lds	r30, 0x0153	; 0x800153 <UartSpi_csrb>
 32c:	f0 91 54 01 	lds	r31, 0x0154	; 0x800154 <UartSpi_csrb+0x1>
/* | 2019-03-04 WIP: inline version of ReadWriteBits | */
/* --------------------------------------------------- */

inline void SetBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port |= 1<<bit;
 330:	20 81       	ld	r18, Z
 332:	ce 01       	movw	r24, r28
 334:	00 90 4a 01 	lds	r0, 0x014A	; 0x80014a <UartSpi_RxEnable>
 338:	02 c0       	rjmp	.+4      	; 0x33e <UartSpiInit+0xea>
 33a:	88 0f       	add	r24, r24
 33c:	99 1f       	adc	r25, r25
 33e:	0a 94       	dec	r0
 340:	e2 f7       	brpl	.-8      	; 0x33a <UartSpiInit+0xe6>
 342:	82 2b       	or	r24, r18
 344:	80 83       	st	Z, r24
 346:	80 81       	ld	r24, Z
 348:	00 90 49 01 	lds	r0, 0x0149	; 0x800149 <UartSpi_TxEnable>
 34c:	02 c0       	rjmp	.+4      	; 0x352 <UartSpiInit+0xfe>
 34e:	cc 0f       	add	r28, r28
 350:	dd 1f       	adc	r29, r29
 352:	0a 94       	dec	r0
 354:	e2 f7       	brpl	.-8      	; 0x34e <UartSpiInit+0xfa>
 356:	c8 2b       	or	r28, r24
 358:	c0 83       	st	Z, r28
        // baudrate in bits per second = fosc/(2*(UBBR0+1))
        // for (baudrate = fosc/2) set UBBR0=0
        // Check:
        // UBRR0 (baud rate register)  = ( fosc/(2*baudrate) ) -1
        // yes, UBBR0 is 0 if fosc=10MHz and baudrate=5MHz
    *UartSpi_br = 0;
 35a:	f8 01       	movw	r30, r16
 35c:	11 82       	std	Z+1, r1	; 0x01
 35e:	10 82       	st	Z, r1
    RunSpiAt5Mhz(); // datasheet says to call this first
    SetSckAsOutput();
    AdcConvIdleLow(); SetAdcConvAsOutput();
    SpiMasterCfg();
    RunSpiAt5Mhz(); // datasheet says to call this again after enable
}
 360:	df 91       	pop	r29
 362:	cf 91       	pop	r28
 364:	1f 91       	pop	r17
 366:	0f 91       	pop	r16
 368:	ff 90       	pop	r15
 36a:	ef 90       	pop	r14
 36c:	08 95       	ret

0000036e <LisRunClkAt50kHz_Implementation>:
}
inline void ClearBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port &= ~(1<<bit);
 36e:	e0 91 1a 01 	lds	r30, 0x011A	; 0x80011a <PwmResetCounterAtTop>
 372:	f0 91 1b 01 	lds	r31, 0x011B	; 0x80011b <PwmResetCounterAtTop+0x1>
 376:	09 95       	icall
 378:	e0 91 18 01 	lds	r30, 0x0118	; 0x800118 <PwmTopIsOcr0a>
 37c:	f0 91 19 01 	lds	r31, 0x0119	; 0x800119 <PwmTopIsOcr0a+0x1>
 380:	09 95       	icall
 382:	e0 91 16 01 	lds	r30, 0x0116	; 0x800116 <PwmClkIsCpuClk>
 386:	f0 91 17 01 	lds	r31, 0x0117	; 0x800117 <PwmClkIsCpuClk+0x1>
 38a:	09 95       	icall
 38c:	e0 91 3c 01 	lds	r30, 0x013C	; 0x80013c <Lis_clktop>
 390:	f0 91 3d 01 	lds	r31, 0x013D	; 0x80013d <Lis_clktop+0x1>
 394:	88 ec       	ldi	r24, 0xC8	; 200
 396:	80 83       	st	Z, r24
 398:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <Lis_clkth>
 39c:	90 91 3b 01 	lds	r25, 0x013B	; 0x80013b <Lis_clkth+0x1>
 3a0:	20 81       	ld	r18, Z
 3a2:	26 95       	lsr	r18
 3a4:	fc 01       	movw	r30, r24
 3a6:	20 83       	st	Z, r18
 3a8:	08 95       	ret

000003aa <LisClkOn_Implementation>:
 3aa:	e0 91 14 01 	lds	r30, 0x0114	; 0x800114 <PwmEnableOutputSetUntilMatch>
 3ae:	f0 91 15 01 	lds	r31, 0x0115	; 0x800115 <PwmEnableOutputSetUntilMatch+0x1>
 3b2:	09 94       	ijmp

000003b4 <LisWriteCfg>:
 3b4:	4f 92       	push	r4
 3b6:	5f 92       	push	r5
 3b8:	6f 92       	push	r6
 3ba:	7f 92       	push	r7
 3bc:	8f 92       	push	r8
 3be:	9f 92       	push	r9
 3c0:	af 92       	push	r10
 3c2:	bf 92       	push	r11
 3c4:	cf 92       	push	r12
 3c6:	df 92       	push	r13
 3c8:	ef 92       	push	r14
 3ca:	ff 92       	push	r15
 3cc:	0f 93       	push	r16
 3ce:	1f 93       	push	r17
 3d0:	cf 93       	push	r28
 3d2:	df 93       	push	r29
 3d4:	4c 01       	movw	r8, r24
 3d6:	e0 91 30 01 	lds	r30, 0x0130	; 0x800130 <Pwm_tifr0>
 3da:	f0 91 31 01 	lds	r31, 0x0131	; 0x800131 <Pwm_tifr0+0x1>
 3de:	80 81       	ld	r24, Z
 3e0:	21 e0       	ldi	r18, 0x01	; 1
 3e2:	30 e0       	ldi	r19, 0x00	; 0
 3e4:	00 90 26 01 	lds	r0, 0x0126	; 0x800126 <Pwm_Ocf0b>
 3e8:	02 c0       	rjmp	.+4      	; 0x3ee <LisWriteCfg+0x3a>
 3ea:	22 0f       	add	r18, r18
 3ec:	33 1f       	adc	r19, r19
 3ee:	0a 94       	dec	r0
 3f0:	e2 f7       	brpl	.-8      	; 0x3ea <LisWriteCfg+0x36>
 3f2:	f2 2e       	mov	r15, r18
 3f4:	82 2b       	or	r24, r18
 3f6:	80 83       	st	Z, r24
 3f8:	80 81       	ld	r24, Z
 3fa:	90 e0       	ldi	r25, 0x00	; 0
 3fc:	82 23       	and	r24, r18
 3fe:	93 23       	and	r25, r19
 400:	89 2b       	or	r24, r25
 402:	d1 f3       	breq	.-12     	; 0x3f8 <LisWriteCfg+0x44>
 404:	80 81       	ld	r24, Z
 406:	82 2b       	or	r24, r18
 408:	80 83       	st	Z, r24
 40a:	a0 90 3e 01 	lds	r10, 0x013E	; 0x80013e <Lis_port2>
 40e:	b0 90 3f 01 	lds	r11, 0x013F	; 0x80013f <Lis_port2+0x1>
 412:	d5 01       	movw	r26, r10
 414:	4c 91       	ld	r20, X
 416:	81 e0       	ldi	r24, 0x01	; 1
 418:	90 e0       	ldi	r25, 0x00	; 0
 41a:	2c 01       	movw	r4, r24
 41c:	00 90 39 01 	lds	r0, 0x0139	; 0x800139 <Lis_PixSelect>
 420:	02 c0       	rjmp	.+4      	; 0x426 <__LOCK_REGION_LENGTH__+0x26>
 422:	44 0c       	add	r4, r4
 424:	55 1c       	adc	r5, r5
 426:	0a 94       	dec	r0
 428:	e2 f7       	brpl	.-8      	; 0x422 <__LOCK_REGION_LENGTH__+0x22>
 42a:	44 29       	or	r20, r4
 42c:	4c 93       	st	X, r20
 42e:	ac 01       	movw	r20, r24
 430:	00 90 27 01 	lds	r0, 0x0127	; 0x800127 <Pwm_Ocf0a>
 434:	02 c0       	rjmp	.+4      	; 0x43a <__LOCK_REGION_LENGTH__+0x3a>
 436:	44 0f       	add	r20, r20
 438:	55 1f       	adc	r21, r21
 43a:	0a 94       	dec	r0
 43c:	e2 f7       	brpl	.-8      	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
 43e:	e4 2e       	mov	r14, r20
 440:	a0 91 40 01 	lds	r26, 0x0140	; 0x800140 <Lis_port1>
 444:	b0 91 41 01 	lds	r27, 0x0141	; 0x800141 <Lis_port1+0x1>
 448:	00 90 37 01 	lds	r0, 0x0137	; 0x800137 <Lis_Rst>
 44c:	02 c0       	rjmp	.+4      	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
 44e:	88 0f       	add	r24, r24
 450:	99 1f       	adc	r25, r25
 452:	0a 94       	dec	r0
 454:	e2 f7       	brpl	.-8      	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
 456:	c8 2e       	mov	r12, r24
 458:	d8 2e       	mov	r13, r24
 45a:	d0 94       	com	r13
 45c:	84 01       	movw	r16, r8
 45e:	0c 5f       	subi	r16, 0xFC	; 252
 460:	1f 4f       	sbci	r17, 0xFF	; 255
 462:	34 01       	movw	r6, r8
 464:	cf ef       	ldi	r28, 0xFF	; 255
 466:	6c 1a       	sub	r6, r28
 468:	7c 0a       	sbc	r7, r28
 46a:	e8 01       	movw	r28, r16
 46c:	8a 91       	ld	r24, -Y
 46e:	8e 01       	movw	r16, r28
 470:	c8 2f       	mov	r28, r24
 472:	d0 e0       	ldi	r29, 0x00	; 0
 474:	60 e0       	ldi	r22, 0x00	; 0
 476:	70 e0       	ldi	r23, 0x00	; 0
 478:	ce 01       	movw	r24, r28
 47a:	06 2e       	mov	r0, r22
 47c:	02 c0       	rjmp	.+4      	; 0x482 <__LOCK_REGION_LENGTH__+0x82>
 47e:	95 95       	asr	r25
 480:	87 95       	ror	r24
 482:	0a 94       	dec	r0
 484:	e2 f7       	brpl	.-8      	; 0x47e <__LOCK_REGION_LENGTH__+0x7e>
 486:	80 ff       	sbrs	r24, 0
 488:	6b c0       	rjmp	.+214    	; 0x560 <__LOCK_REGION_LENGTH__+0x160>
 48a:	8c 91       	ld	r24, X
 48c:	8c 29       	or	r24, r12
 48e:	8c 93       	st	X, r24
 490:	80 81       	ld	r24, Z
 492:	8e 29       	or	r24, r14
 494:	80 83       	st	Z, r24
 496:	80 81       	ld	r24, Z
 498:	90 e0       	ldi	r25, 0x00	; 0
 49a:	84 23       	and	r24, r20
 49c:	95 23       	and	r25, r21
 49e:	89 2b       	or	r24, r25
 4a0:	d1 f3       	breq	.-12     	; 0x496 <__LOCK_REGION_LENGTH__+0x96>
 4a2:	80 81       	ld	r24, Z
 4a4:	8e 29       	or	r24, r14
 4a6:	80 83       	st	Z, r24
 4a8:	80 81       	ld	r24, Z
 4aa:	8f 29       	or	r24, r15
 4ac:	80 83       	st	Z, r24
 4ae:	80 81       	ld	r24, Z
 4b0:	90 e0       	ldi	r25, 0x00	; 0
 4b2:	82 23       	and	r24, r18
 4b4:	93 23       	and	r25, r19
 4b6:	89 2b       	or	r24, r25
 4b8:	d1 f3       	breq	.-12     	; 0x4ae <__LOCK_REGION_LENGTH__+0xae>
 4ba:	80 81       	ld	r24, Z
 4bc:	8f 29       	or	r24, r15
 4be:	80 83       	st	Z, r24
 4c0:	6f 5f       	subi	r22, 0xFF	; 255
 4c2:	7f 4f       	sbci	r23, 0xFF	; 255
 4c4:	68 30       	cpi	r22, 0x08	; 8
 4c6:	71 05       	cpc	r23, r1
 4c8:	b9 f6       	brne	.-82     	; 0x478 <__LOCK_REGION_LENGTH__+0x78>
 4ca:	60 16       	cp	r6, r16
 4cc:	71 06       	cpc	r7, r17
 4ce:	69 f6       	brne	.-102    	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
 4d0:	e4 01       	movw	r28, r8
 4d2:	88 81       	ld	r24, Y
 4d4:	c8 2f       	mov	r28, r24
 4d6:	d0 e0       	ldi	r29, 0x00	; 0
 4d8:	60 e0       	ldi	r22, 0x00	; 0
 4da:	70 e0       	ldi	r23, 0x00	; 0
 4dc:	ce 01       	movw	r24, r28
 4de:	06 2e       	mov	r0, r22
 4e0:	02 c0       	rjmp	.+4      	; 0x4e6 <__LOCK_REGION_LENGTH__+0xe6>
 4e2:	95 95       	asr	r25
 4e4:	87 95       	ror	r24
 4e6:	0a 94       	dec	r0
 4e8:	e2 f7       	brpl	.-8      	; 0x4e2 <__LOCK_REGION_LENGTH__+0xe2>
 4ea:	80 ff       	sbrs	r24, 0
 4ec:	3d c0       	rjmp	.+122    	; 0x568 <__LOCK_REGION_LENGTH__+0x168>
 4ee:	8c 91       	ld	r24, X
 4f0:	8c 29       	or	r24, r12
 4f2:	8c 93       	st	X, r24
 4f4:	80 81       	ld	r24, Z
 4f6:	8e 29       	or	r24, r14
 4f8:	80 83       	st	Z, r24
 4fa:	80 81       	ld	r24, Z
 4fc:	90 e0       	ldi	r25, 0x00	; 0
 4fe:	84 23       	and	r24, r20
 500:	95 23       	and	r25, r21
 502:	89 2b       	or	r24, r25
 504:	d1 f3       	breq	.-12     	; 0x4fa <__LOCK_REGION_LENGTH__+0xfa>
 506:	80 81       	ld	r24, Z
 508:	8e 29       	or	r24, r14
 50a:	80 83       	st	Z, r24
 50c:	80 81       	ld	r24, Z
 50e:	8f 29       	or	r24, r15
 510:	80 83       	st	Z, r24
 512:	80 81       	ld	r24, Z
 514:	90 e0       	ldi	r25, 0x00	; 0
 516:	82 23       	and	r24, r18
 518:	93 23       	and	r25, r19
 51a:	89 2b       	or	r24, r25
 51c:	d1 f3       	breq	.-12     	; 0x512 <__LOCK_REGION_LENGTH__+0x112>
 51e:	80 81       	ld	r24, Z
 520:	8f 29       	or	r24, r15
 522:	80 83       	st	Z, r24
 524:	6f 5f       	subi	r22, 0xFF	; 255
 526:	7f 4f       	sbci	r23, 0xFF	; 255
 528:	64 30       	cpi	r22, 0x04	; 4
 52a:	71 05       	cpc	r23, r1
 52c:	b9 f6       	brne	.-82     	; 0x4dc <__LOCK_REGION_LENGTH__+0xdc>
 52e:	8c 91       	ld	r24, X
 530:	d8 22       	and	r13, r24
 532:	dc 92       	st	X, r13
 534:	f5 01       	movw	r30, r10
 536:	80 81       	ld	r24, Z
 538:	40 94       	com	r4
 53a:	48 22       	and	r4, r24
 53c:	40 82       	st	Z, r4
 53e:	df 91       	pop	r29
 540:	cf 91       	pop	r28
 542:	1f 91       	pop	r17
 544:	0f 91       	pop	r16
 546:	ff 90       	pop	r15
 548:	ef 90       	pop	r14
 54a:	df 90       	pop	r13
 54c:	cf 90       	pop	r12
 54e:	bf 90       	pop	r11
 550:	af 90       	pop	r10
 552:	9f 90       	pop	r9
 554:	8f 90       	pop	r8
 556:	7f 90       	pop	r7
 558:	6f 90       	pop	r6
 55a:	5f 90       	pop	r5
 55c:	4f 90       	pop	r4
 55e:	08 95       	ret
 560:	8c 91       	ld	r24, X
 562:	8d 21       	and	r24, r13
 564:	8c 93       	st	X, r24
 566:	94 cf       	rjmp	.-216    	; 0x490 <__LOCK_REGION_LENGTH__+0x90>
 568:	8c 91       	ld	r24, X
 56a:	8d 21       	and	r24, r13
 56c:	8c 93       	st	X, r24
 56e:	c2 cf       	rjmp	.-124    	; 0x4f4 <__LOCK_REGION_LENGTH__+0xf4>

00000570 <LisInit>:
    ClearBit(Lis_port2, Lis_PixSelect);
}

static void SetPixSelectAsOutput(void)
{
    SetBit(Lis_ddr2, Lis_PixSelect);
 570:	e0 91 42 01 	lds	r30, 0x0142	; 0x800142 <Lis_ddr2>
 574:	f0 91 43 01 	lds	r31, 0x0143	; 0x800143 <Lis_ddr2+0x1>
/* | 2019-03-04 WIP: inline version of ReadWriteBits | */
/* --------------------------------------------------- */

inline void SetBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port |= 1<<bit;
 578:	40 81       	ld	r20, Z
 57a:	81 e0       	ldi	r24, 0x01	; 1
 57c:	90 e0       	ldi	r25, 0x00	; 0
 57e:	9c 01       	movw	r18, r24
 580:	00 90 39 01 	lds	r0, 0x0139	; 0x800139 <Lis_PixSelect>
 584:	02 c0       	rjmp	.+4      	; 0x58a <LisInit+0x1a>
 586:	22 0f       	add	r18, r18
 588:	33 1f       	adc	r19, r19
 58a:	0a 94       	dec	r0
 58c:	e2 f7       	brpl	.-8      	; 0x586 <LisInit+0x16>
 58e:	34 2f       	mov	r19, r20
 590:	32 2b       	or	r19, r18
 592:	30 83       	st	Z, r19
{
    ClearBit(Lis_ddr1, Lis_Sync);
}
static void PixSelectIdleLow(void)
{
    ClearBit(Lis_port2, Lis_PixSelect);
 594:	e0 91 3e 01 	lds	r30, 0x013E	; 0x80013e <Lis_port2>
 598:	f0 91 3f 01 	lds	r31, 0x013F	; 0x80013f <Lis_port2+0x1>
}
inline void ClearBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port &= ~(1<<bit);
 59c:	30 81       	ld	r19, Z
 59e:	20 95       	com	r18
 5a0:	23 23       	and	r18, r19
 5a2:	20 83       	st	Z, r18
{
    SetBit(Lis_ddr2, Lis_PixSelect);
}
static void SetClkAsOutput(void)
{
    SetBit(Lis_ddr1, Lis_Clk);
 5a4:	e0 91 44 01 	lds	r30, 0x0144	; 0x800144 <Lis_ddr1>
 5a8:	f0 91 45 01 	lds	r31, 0x0145	; 0x800145 <Lis_ddr1+0x1>
/* | 2019-03-04 WIP: inline version of ReadWriteBits | */
/* --------------------------------------------------- */

inline void SetBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port |= 1<<bit;
 5ac:	40 81       	ld	r20, Z
 5ae:	9c 01       	movw	r18, r24
 5b0:	00 90 38 01 	lds	r0, 0x0138	; 0x800138 <Lis_Clk>
 5b4:	02 c0       	rjmp	.+4      	; 0x5ba <LisInit+0x4a>
 5b6:	22 0f       	add	r18, r18
 5b8:	33 1f       	adc	r19, r19
 5ba:	0a 94       	dec	r0
 5bc:	e2 f7       	brpl	.-8      	; 0x5b6 <LisInit+0x46>
 5be:	24 2b       	or	r18, r20
 5c0:	20 83       	st	Z, r18
 5c2:	40 81       	ld	r20, Z
 5c4:	9c 01       	movw	r18, r24
 5c6:	00 90 37 01 	lds	r0, 0x0137	; 0x800137 <Lis_Rst>
 5ca:	02 c0       	rjmp	.+4      	; 0x5d0 <LisInit+0x60>
 5cc:	22 0f       	add	r18, r18
 5ce:	33 1f       	adc	r19, r19
 5d0:	0a 94       	dec	r0
 5d2:	e2 f7       	brpl	.-8      	; 0x5cc <LisInit+0x5c>
 5d4:	34 2f       	mov	r19, r20
 5d6:	32 2b       	or	r19, r18
 5d8:	30 83       	st	Z, r19
{
    ClearBit(Lis_port2, Lis_PixSelect);
}
static void RstIdleLowAfterPowerUp(void)
{
    ClearBit(Lis_port1, Lis_Rst);
 5da:	a0 91 40 01 	lds	r26, 0x0140	; 0x800140 <Lis_port1>
 5de:	b0 91 41 01 	lds	r27, 0x0141	; 0x800141 <Lis_port1+0x1>
}
inline void ClearBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port &= ~(1<<bit);
 5e2:	3c 91       	ld	r19, X
 5e4:	20 95       	com	r18
 5e6:	23 23       	and	r18, r19
 5e8:	2c 93       	st	X, r18
 5ea:	20 81       	ld	r18, Z
 5ec:	00 90 36 01 	lds	r0, 0x0136	; 0x800136 <Lis_Sync>
 5f0:	02 c0       	rjmp	.+4      	; 0x5f6 <LisInit+0x86>
 5f2:	88 0f       	add	r24, r24
 5f4:	99 1f       	adc	r25, r25
 5f6:	0a 94       	dec	r0
 5f8:	e2 f7       	brpl	.-8      	; 0x5f2 <LisInit+0x82>
 5fa:	80 95       	com	r24
 5fc:	82 23       	and	r24, r18
 5fe:	80 83       	st	Z, r24
    PixSelectIdleLow();
    SetClkAsOutput();
    SetRstAsOutput();
    RstIdleLowAfterPowerUp();
    SetSyncAsInput();
    LisRunClkAt50kHz();
 600:	e0 91 12 01 	lds	r30, 0x0112	; 0x800112 <LisRunClkAt50kHz>
 604:	f0 91 13 01 	lds	r31, 0x0113	; 0x800113 <LisRunClkAt50kHz+0x1>
 608:	09 95       	icall
    LisClkOn();
 60a:	e0 91 10 01 	lds	r30, 0x0110	; 0x800110 <LisClkOn>
 60e:	f0 91 11 01 	lds	r31, 0x0111	; 0x800111 <LisClkOn+0x1>
 612:	09 94       	ijmp

00000614 <ResetCounterAtTop>:
#include "Pwm.h"
#include "ReadWriteBits.h"
static void ResetCounterAtTop(void)
{
    SetBit(Pwm_tccr0a, Pwm_Wgm00);
 614:	e0 91 34 01 	lds	r30, 0x0134	; 0x800134 <Pwm_tccr0a>
 618:	f0 91 35 01 	lds	r31, 0x0135	; 0x800135 <Pwm_tccr0a+0x1>
/* | 2019-03-04 WIP: inline version of ReadWriteBits | */
/* --------------------------------------------------- */

inline void SetBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port |= 1<<bit;
 61c:	40 81       	ld	r20, Z
 61e:	81 e0       	ldi	r24, 0x01	; 1
 620:	90 e0       	ldi	r25, 0x00	; 0
 622:	9c 01       	movw	r18, r24
 624:	00 90 2f 01 	lds	r0, 0x012F	; 0x80012f <Pwm_Wgm00>
 628:	02 c0       	rjmp	.+4      	; 0x62e <ResetCounterAtTop+0x1a>
 62a:	22 0f       	add	r18, r18
 62c:	33 1f       	adc	r19, r19
 62e:	0a 94       	dec	r0
 630:	e2 f7       	brpl	.-8      	; 0x62a <ResetCounterAtTop+0x16>
 632:	24 2b       	or	r18, r20
 634:	20 83       	st	Z, r18
 636:	20 81       	ld	r18, Z
 638:	00 90 2e 01 	lds	r0, 0x012E	; 0x80012e <Pwm_Wgm01>
 63c:	02 c0       	rjmp	.+4      	; 0x642 <ResetCounterAtTop+0x2e>
 63e:	88 0f       	add	r24, r24
 640:	99 1f       	adc	r25, r25
 642:	0a 94       	dec	r0
 644:	e2 f7       	brpl	.-8      	; 0x63e <ResetCounterAtTop+0x2a>
 646:	82 2b       	or	r24, r18
 648:	80 83       	st	Z, r24
 64a:	08 95       	ret

0000064c <TopIsOcr0a>:
}
void (*PwmResetCounterAtTop)(void) = ResetCounterAtTop;

static void TopIsOcr0a(void)
{
    SetBit(Pwm_tccr0b, Pwm_Wgm02);
 64c:	e0 91 32 01 	lds	r30, 0x0132	; 0x800132 <Pwm_tccr0b>
 650:	f0 91 33 01 	lds	r31, 0x0133	; 0x800133 <Pwm_tccr0b+0x1>
 654:	20 81       	ld	r18, Z
 656:	81 e0       	ldi	r24, 0x01	; 1
 658:	90 e0       	ldi	r25, 0x00	; 0
 65a:	00 90 2d 01 	lds	r0, 0x012D	; 0x80012d <Pwm_Wgm02>
 65e:	02 c0       	rjmp	.+4      	; 0x664 <TopIsOcr0a+0x18>
 660:	88 0f       	add	r24, r24
 662:	99 1f       	adc	r25, r25
 664:	0a 94       	dec	r0
 666:	e2 f7       	brpl	.-8      	; 0x660 <TopIsOcr0a+0x14>
 668:	82 2b       	or	r24, r18
 66a:	80 83       	st	Z, r24
 66c:	08 95       	ret

0000066e <PwmClkIsCpuClk_Implementation>:
}
void (*PwmTopIsOcr0a)(void) = TopIsOcr0a;

static void PwmClkIsCpuClk_Implementation(void)
{
    SetBit  (Pwm_tccr0b, Pwm_Cs00);
 66e:	e0 91 32 01 	lds	r30, 0x0132	; 0x800132 <Pwm_tccr0b>
 672:	f0 91 33 01 	lds	r31, 0x0133	; 0x800133 <Pwm_tccr0b+0x1>
 676:	40 81       	ld	r20, Z
 678:	81 e0       	ldi	r24, 0x01	; 1
 67a:	90 e0       	ldi	r25, 0x00	; 0
 67c:	9c 01       	movw	r18, r24
 67e:	00 90 2c 01 	lds	r0, 0x012C	; 0x80012c <Pwm_Cs00>
 682:	02 c0       	rjmp	.+4      	; 0x688 <PwmClkIsCpuClk_Implementation+0x1a>
 684:	22 0f       	add	r18, r18
 686:	33 1f       	adc	r19, r19
 688:	0a 94       	dec	r0
 68a:	e2 f7       	brpl	.-8      	; 0x684 <PwmClkIsCpuClk_Implementation+0x16>
 68c:	24 2b       	or	r18, r20
 68e:	20 83       	st	Z, r18
}
inline void ClearBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port &= ~(1<<bit);
 690:	30 81       	ld	r19, Z
 692:	ac 01       	movw	r20, r24
 694:	00 90 2b 01 	lds	r0, 0x012B	; 0x80012b <Pwm_Cs01>
 698:	02 c0       	rjmp	.+4      	; 0x69e <PwmClkIsCpuClk_Implementation+0x30>
 69a:	44 0f       	add	r20, r20
 69c:	55 1f       	adc	r21, r21
 69e:	0a 94       	dec	r0
 6a0:	e2 f7       	brpl	.-8      	; 0x69a <PwmClkIsCpuClk_Implementation+0x2c>
 6a2:	24 2f       	mov	r18, r20
 6a4:	20 95       	com	r18
 6a6:	23 23       	and	r18, r19
 6a8:	20 83       	st	Z, r18
 6aa:	20 81       	ld	r18, Z
 6ac:	00 90 2a 01 	lds	r0, 0x012A	; 0x80012a <Pwm_Cs02>
 6b0:	02 c0       	rjmp	.+4      	; 0x6b6 <PwmClkIsCpuClk_Implementation+0x48>
 6b2:	88 0f       	add	r24, r24
 6b4:	99 1f       	adc	r25, r25
 6b6:	0a 94       	dec	r0
 6b8:	e2 f7       	brpl	.-8      	; 0x6b2 <PwmClkIsCpuClk_Implementation+0x44>
 6ba:	80 95       	com	r24
 6bc:	82 23       	and	r24, r18
 6be:	80 83       	st	Z, r24
 6c0:	08 95       	ret

000006c2 <EnableOutputSetUntilMatch>:
}
void (*PwmClkIsCpuClk)(void) = PwmClkIsCpuClk_Implementation;

static void EnableOutputSetUntilMatch(void)
{
    ClearBit(Pwm_tccr0a, Pwm_Com0b0);
 6c2:	e0 91 34 01 	lds	r30, 0x0134	; 0x800134 <Pwm_tccr0a>
 6c6:	f0 91 35 01 	lds	r31, 0x0135	; 0x800135 <Pwm_tccr0a+0x1>
 6ca:	30 81       	ld	r19, Z
 6cc:	81 e0       	ldi	r24, 0x01	; 1
 6ce:	90 e0       	ldi	r25, 0x00	; 0
 6d0:	ac 01       	movw	r20, r24
 6d2:	00 90 29 01 	lds	r0, 0x0129	; 0x800129 <Pwm_Com0b0>
 6d6:	02 c0       	rjmp	.+4      	; 0x6dc <EnableOutputSetUntilMatch+0x1a>
 6d8:	44 0f       	add	r20, r20
 6da:	55 1f       	adc	r21, r21
 6dc:	0a 94       	dec	r0
 6de:	e2 f7       	brpl	.-8      	; 0x6d8 <EnableOutputSetUntilMatch+0x16>
 6e0:	24 2f       	mov	r18, r20
 6e2:	20 95       	com	r18
 6e4:	23 23       	and	r18, r19
 6e6:	20 83       	st	Z, r18
/* | 2019-03-04 WIP: inline version of ReadWriteBits | */
/* --------------------------------------------------- */

inline void SetBit(uint8_t volatile * const port, uint8_t const bit)
{
    *port |= 1<<bit;
 6e8:	20 81       	ld	r18, Z
 6ea:	00 90 28 01 	lds	r0, 0x0128	; 0x800128 <Pwm_Com0b1>
 6ee:	02 c0       	rjmp	.+4      	; 0x6f4 <EnableOutputSetUntilMatch+0x32>
 6f0:	88 0f       	add	r24, r24
 6f2:	99 1f       	adc	r25, r25
 6f4:	0a 94       	dec	r0
 6f6:	e2 f7       	brpl	.-8      	; 0x6f0 <EnableOutputSetUntilMatch+0x2e>
 6f8:	82 2b       	or	r24, r18
 6fa:	80 83       	st	Z, r24
 6fc:	08 95       	ret

000006fe <SensorCfgLis>:
void SpiSlaveWrite_StatusOk(sensor_cmd_key valid_cmd)
{
                             // | nbytes  | data           |
    uint8_t const StatusOk[] = {0x00, 0x02, 0x00, valid_cmd };
    SpiSlaveSendBytes(StatusOk,4);
}
 6fe:	cf 93       	push	r28
 700:	df 93       	push	r29
 702:	00 d0       	rcall	.+0      	; 0x704 <SensorCfgLis+0x6>
 704:	00 d0       	rcall	.+0      	; 0x706 <SensorCfgLis+0x8>
 706:	cd b7       	in	r28, 0x3d	; 61
 708:	de b7       	in	r29, 0x3e	; 62
 70a:	8f e0       	ldi	r24, 0x0F	; 15
 70c:	89 83       	std	Y+1, r24	; 0x01
 70e:	8f ef       	ldi	r24, 0xFF	; 255
 710:	8a 83       	std	Y+2, r24	; 0x02
 712:	8b 83       	std	Y+3, r24	; 0x03
 714:	89 ef       	ldi	r24, 0xF9	; 249
 716:	8c 83       	std	Y+4, r24	; 0x04
 718:	ce 01       	movw	r24, r28
 71a:	01 96       	adiw	r24, 0x01	; 1
 71c:	0e 94 da 01 	call	0x3b4	; 0x3b4 <LisWriteCfg>
 720:	0f 90       	pop	r0
 722:	0f 90       	pop	r0
 724:	0f 90       	pop	r0
 726:	0f 90       	pop	r0
 728:	df 91       	pop	r29
 72a:	cf 91       	pop	r28
 72c:	08 95       	ret

0000072e <SensorLed1Red>:
 72e:	cf 93       	push	r28
 730:	df 93       	push	r29
 732:	00 d0       	rcall	.+0      	; 0x734 <SensorLed1Red+0x6>
 734:	00 d0       	rcall	.+0      	; 0x736 <SensorLed1Red+0x8>
 736:	cd b7       	in	r28, 0x3d	; 61
 738:	de b7       	in	r29, 0x3e	; 62
 73a:	e0 91 68 01 	lds	r30, 0x0168	; 0x800168 <BiColorLed_port>
 73e:	f0 91 69 01 	lds	r31, 0x0169	; 0x800169 <BiColorLed_port+0x1>
 742:	20 81       	ld	r18, Z
 744:	81 e0       	ldi	r24, 0x01	; 1
 746:	90 e0       	ldi	r25, 0x00	; 0
 748:	00 90 67 01 	lds	r0, 0x0167	; 0x800167 <status_led1>
 74c:	02 c0       	rjmp	.+4      	; 0x752 <SensorLed1Red+0x24>
 74e:	88 0f       	add	r24, r24
 750:	99 1f       	adc	r25, r25
 752:	0a 94       	dec	r0
 754:	e2 f7       	brpl	.-8      	; 0x74e <SensorLed1Red+0x20>
 756:	82 2b       	or	r24, r18
 758:	80 83       	st	Z, r24
 75a:	19 82       	std	Y+1, r1	; 0x01
 75c:	82 e0       	ldi	r24, 0x02	; 2
 75e:	8a 83       	std	Y+2, r24	; 0x02
 760:	1b 82       	std	Y+3, r1	; 0x03
 762:	81 e0       	ldi	r24, 0x01	; 1
 764:	8c 83       	std	Y+4, r24	; 0x04
 766:	64 e0       	ldi	r22, 0x04	; 4
 768:	70 e0       	ldi	r23, 0x00	; 0
 76a:	ce 01       	movw	r24, r28
 76c:	01 96       	adiw	r24, 0x01	; 1
 76e:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <SpiSlaveSendBytes>
 772:	0f 90       	pop	r0
 774:	0f 90       	pop	r0
 776:	0f 90       	pop	r0
 778:	0f 90       	pop	r0
 77a:	df 91       	pop	r29
 77c:	cf 91       	pop	r28
 77e:	08 95       	ret

00000780 <SensorLed2Red>:
 780:	cf 93       	push	r28
 782:	df 93       	push	r29
 784:	00 d0       	rcall	.+0      	; 0x786 <SensorLed2Red+0x6>
 786:	00 d0       	rcall	.+0      	; 0x788 <SensorLed2Red+0x8>
 788:	cd b7       	in	r28, 0x3d	; 61
 78a:	de b7       	in	r29, 0x3e	; 62
 78c:	e0 91 68 01 	lds	r30, 0x0168	; 0x800168 <BiColorLed_port>
 790:	f0 91 69 01 	lds	r31, 0x0169	; 0x800169 <BiColorLed_port+0x1>
 794:	20 81       	ld	r18, Z
 796:	81 e0       	ldi	r24, 0x01	; 1
 798:	90 e0       	ldi	r25, 0x00	; 0
 79a:	00 90 66 01 	lds	r0, 0x0166	; 0x800166 <status_led2>
 79e:	02 c0       	rjmp	.+4      	; 0x7a4 <SensorLed2Red+0x24>
 7a0:	88 0f       	add	r24, r24
 7a2:	99 1f       	adc	r25, r25
 7a4:	0a 94       	dec	r0
 7a6:	e2 f7       	brpl	.-8      	; 0x7a0 <SensorLed2Red+0x20>
 7a8:	82 2b       	or	r24, r18
 7aa:	80 83       	st	Z, r24
 7ac:	19 82       	std	Y+1, r1	; 0x01
 7ae:	82 e0       	ldi	r24, 0x02	; 2
 7b0:	8a 83       	std	Y+2, r24	; 0x02
 7b2:	1b 82       	std	Y+3, r1	; 0x03
 7b4:	83 e0       	ldi	r24, 0x03	; 3
 7b6:	8c 83       	std	Y+4, r24	; 0x04
 7b8:	64 e0       	ldi	r22, 0x04	; 4
 7ba:	70 e0       	ldi	r23, 0x00	; 0
 7bc:	ce 01       	movw	r24, r28
 7be:	01 96       	adiw	r24, 0x01	; 1
 7c0:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <SpiSlaveSendBytes>
 7c4:	0f 90       	pop	r0
 7c6:	0f 90       	pop	r0
 7c8:	0f 90       	pop	r0
 7ca:	0f 90       	pop	r0
 7cc:	df 91       	pop	r29
 7ce:	cf 91       	pop	r28
 7d0:	08 95       	ret

000007d2 <SensorLed1Green>:
 7d2:	cf 93       	push	r28
 7d4:	df 93       	push	r29
 7d6:	00 d0       	rcall	.+0      	; 0x7d8 <SensorLed1Green+0x6>
 7d8:	00 d0       	rcall	.+0      	; 0x7da <SensorLed1Green+0x8>
 7da:	cd b7       	in	r28, 0x3d	; 61
 7dc:	de b7       	in	r29, 0x3e	; 62
 7de:	e0 91 68 01 	lds	r30, 0x0168	; 0x800168 <BiColorLed_port>
 7e2:	f0 91 69 01 	lds	r31, 0x0169	; 0x800169 <BiColorLed_port+0x1>
 7e6:	20 81       	ld	r18, Z
 7e8:	81 e0       	ldi	r24, 0x01	; 1
 7ea:	90 e0       	ldi	r25, 0x00	; 0
 7ec:	00 90 67 01 	lds	r0, 0x0167	; 0x800167 <status_led1>
 7f0:	02 c0       	rjmp	.+4      	; 0x7f6 <SensorLed1Green+0x24>
 7f2:	88 0f       	add	r24, r24
 7f4:	99 1f       	adc	r25, r25
 7f6:	0a 94       	dec	r0
 7f8:	e2 f7       	brpl	.-8      	; 0x7f2 <SensorLed1Green+0x20>
 7fa:	80 95       	com	r24
 7fc:	82 23       	and	r24, r18
 7fe:	80 83       	st	Z, r24
 800:	19 82       	std	Y+1, r1	; 0x01
 802:	82 e0       	ldi	r24, 0x02	; 2
 804:	8a 83       	std	Y+2, r24	; 0x02
 806:	1b 82       	std	Y+3, r1	; 0x03
 808:	1c 82       	std	Y+4, r1	; 0x04
 80a:	64 e0       	ldi	r22, 0x04	; 4
 80c:	70 e0       	ldi	r23, 0x00	; 0
 80e:	ce 01       	movw	r24, r28
 810:	01 96       	adiw	r24, 0x01	; 1
 812:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <SpiSlaveSendBytes>
 816:	0f 90       	pop	r0
 818:	0f 90       	pop	r0
 81a:	0f 90       	pop	r0
 81c:	0f 90       	pop	r0
 81e:	df 91       	pop	r29
 820:	cf 91       	pop	r28
 822:	08 95       	ret

00000824 <SensorLed2Green>:
 824:	cf 93       	push	r28
 826:	df 93       	push	r29
 828:	00 d0       	rcall	.+0      	; 0x82a <SensorLed2Green+0x6>
 82a:	00 d0       	rcall	.+0      	; 0x82c <SensorLed2Green+0x8>
 82c:	cd b7       	in	r28, 0x3d	; 61
 82e:	de b7       	in	r29, 0x3e	; 62
 830:	e0 91 68 01 	lds	r30, 0x0168	; 0x800168 <BiColorLed_port>
 834:	f0 91 69 01 	lds	r31, 0x0169	; 0x800169 <BiColorLed_port+0x1>
 838:	20 81       	ld	r18, Z
 83a:	81 e0       	ldi	r24, 0x01	; 1
 83c:	90 e0       	ldi	r25, 0x00	; 0
 83e:	00 90 66 01 	lds	r0, 0x0166	; 0x800166 <status_led2>
 842:	02 c0       	rjmp	.+4      	; 0x848 <SensorLed2Green+0x24>
 844:	88 0f       	add	r24, r24
 846:	99 1f       	adc	r25, r25
 848:	0a 94       	dec	r0
 84a:	e2 f7       	brpl	.-8      	; 0x844 <SensorLed2Green+0x20>
 84c:	80 95       	com	r24
 84e:	82 23       	and	r24, r18
 850:	80 83       	st	Z, r24
 852:	19 82       	std	Y+1, r1	; 0x01
 854:	82 e0       	ldi	r24, 0x02	; 2
 856:	8a 83       	std	Y+2, r24	; 0x02
 858:	1b 82       	std	Y+3, r1	; 0x03
 85a:	8c 83       	std	Y+4, r24	; 0x04
 85c:	64 e0       	ldi	r22, 0x04	; 4
 85e:	70 e0       	ldi	r23, 0x00	; 0
 860:	ce 01       	movw	r24, r28
 862:	01 96       	adiw	r24, 0x01	; 1
 864:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <SpiSlaveSendBytes>
 868:	0f 90       	pop	r0
 86a:	0f 90       	pop	r0
 86c:	0f 90       	pop	r0
 86e:	0f 90       	pop	r0
 870:	df 91       	pop	r29
 872:	cf 91       	pop	r28
 874:	08 95       	ret

00000876 <LookupSensorCmd>:
 876:	85 30       	cpi	r24, 0x05	; 5
 878:	48 f4       	brcc	.+18     	; 0x88c <LookupSensorCmd+0x16>
 87a:	e8 2f       	mov	r30, r24
 87c:	f0 e0       	ldi	r31, 0x00	; 0
 87e:	ee 0f       	add	r30, r30
 880:	ff 1f       	adc	r31, r31
 882:	e4 5e       	subi	r30, 0xE4	; 228
 884:	fe 4f       	sbci	r31, 0xFE	; 254
 886:	80 81       	ld	r24, Z
 888:	91 81       	ldd	r25, Z+1	; 0x01
 88a:	08 95       	ret
 88c:	80 e0       	ldi	r24, 0x00	; 0
 88e:	90 e0       	ldi	r25, 0x00	; 0
 890:	08 95       	ret

00000892 <SpiSlaveWrite_StatusInvalid>:
void SpiSlaveWrite_StatusInvalid(sensor_cmd_key invalid_cmd)
{                                  // | nbytes  |   data          |
 892:	cf 93       	push	r28
 894:	df 93       	push	r29
 896:	00 d0       	rcall	.+0      	; 0x898 <SpiSlaveWrite_StatusInvalid+0x6>
 898:	00 d0       	rcall	.+0      	; 0x89a <SpiSlaveWrite_StatusInvalid+0x8>
 89a:	cd b7       	in	r28, 0x3d	; 61
 89c:	de b7       	in	r29, 0x3e	; 62
    uint8_t const StatusInvalid[] = { 0x00, 0x02, 0xFF, invalid_cmd };
 89e:	19 82       	std	Y+1, r1	; 0x01
 8a0:	92 e0       	ldi	r25, 0x02	; 2
 8a2:	9a 83       	std	Y+2, r25	; 0x02
 8a4:	9f ef       	ldi	r25, 0xFF	; 255
 8a6:	9b 83       	std	Y+3, r25	; 0x03
 8a8:	8c 83       	std	Y+4, r24	; 0x04
    SpiSlaveSendBytes(StatusInvalid,4);
 8aa:	64 e0       	ldi	r22, 0x04	; 4
 8ac:	70 e0       	ldi	r23, 0x00	; 0
 8ae:	ce 01       	movw	r24, r28
 8b0:	01 96       	adiw	r24, 0x01	; 1
 8b2:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <SpiSlaveSendBytes>
}
 8b6:	0f 90       	pop	r0
 8b8:	0f 90       	pop	r0
 8ba:	0f 90       	pop	r0
 8bc:	0f 90       	pop	r0
 8be:	df 91       	pop	r29
 8c0:	cf 91       	pop	r28
 8c2:	08 95       	ret

000008c4 <main>:
    uint8_t *pfour_bits = &four_bits;
    if (BitIsSet(pfour_bits, 0)) BiColorLedRed(status_led1);
    if (BitIsSet(pfour_bits, 1)) BiColorLedRed(status_led2);
    if (BitIsSet(pfour_bits, 2)) BiColorLedRed(status_led3);
    if (BitIsSet(pfour_bits, 3)) BiColorLedRed(status_led4);
}
 8c4:	38 9a       	sbi	0x07, 0	; 7
 8c6:	39 9a       	sbi	0x07, 1	; 7
 8c8:	3a 9a       	sbi	0x07, 2	; 7
 8ca:	3b 9a       	sbi	0x07, 3	; 7
 8cc:	0e 94 c3 00 	call	0x186	; 0x186 <SpiSlaveInit>
 8d0:	0e 94 2a 01 	call	0x254	; 0x254 <UartSpiInit>
 8d4:	0e 94 b8 02 	call	0x570	; 0x570 <LisInit>
 8d8:	e0 91 06 01 	lds	r30, 0x0106	; 0x800106 <SpiTransferIsDone>
 8dc:	f0 91 07 01 	lds	r31, 0x0107	; 0x800107 <SpiTransferIsDone+0x1>
 8e0:	09 95       	icall
 8e2:	88 23       	and	r24, r24
 8e4:	c9 f3       	breq	.-14     	; 0x8d8 <main+0x14>
 8e6:	ce b5       	in	r28, 0x2e	; 46
 8e8:	8c 2f       	mov	r24, r28
 8ea:	0e 94 3b 04 	call	0x876	; 0x876 <LookupSensorCmd>
 8ee:	00 97       	sbiw	r24, 0x00	; 0
 8f0:	19 f0       	breq	.+6      	; 0x8f8 <main+0x34>
 8f2:	fc 01       	movw	r30, r24
 8f4:	09 95       	icall
 8f6:	f0 cf       	rjmp	.-32     	; 0x8d8 <main+0x14>
 8f8:	8c 2f       	mov	r24, r28
 8fa:	0e 94 49 04 	call	0x892	; 0x892 <SpiSlaveWrite_StatusInvalid>
 8fe:	ec cf       	rjmp	.-40     	; 0x8d8 <main+0x14>

00000900 <__vector_17>:
void SPI_read_in_ISR_and_show_data_on_debug_leds(void);
/* =====[ Move control over the SPI ISR into the test code ]===== */
typedef void (SPI_ISR_task)(void); SPI_ISR_task *DoTaskForThisTest;
//
ISR(SPI_STC_vect)
{
 900:	1f 92       	push	r1
 902:	0f 92       	push	r0
 904:	0f b6       	in	r0, 0x3f	; 63
 906:	0f 92       	push	r0
 908:	11 24       	eor	r1, r1
 90a:	2f 93       	push	r18
 90c:	3f 93       	push	r19
 90e:	4f 93       	push	r20
 910:	5f 93       	push	r21
 912:	6f 93       	push	r22
 914:	7f 93       	push	r23
 916:	8f 93       	push	r24
 918:	9f 93       	push	r25
 91a:	af 93       	push	r26
 91c:	bf 93       	push	r27
 91e:	ef 93       	push	r30
 920:	ff 93       	push	r31
    DoTaskForThisTest(); // fptr assigned in test code
 922:	e0 91 6a 01 	lds	r30, 0x016A	; 0x80016a <__data_end>
 926:	f0 91 6b 01 	lds	r31, 0x016B	; 0x80016b <__data_end+0x1>
 92a:	09 95       	icall
}
 92c:	ff 91       	pop	r31
 92e:	ef 91       	pop	r30
 930:	bf 91       	pop	r27
 932:	af 91       	pop	r26
 934:	9f 91       	pop	r25
 936:	8f 91       	pop	r24
 938:	7f 91       	pop	r23
 93a:	6f 91       	pop	r22
 93c:	5f 91       	pop	r21
 93e:	4f 91       	pop	r20
 940:	3f 91       	pop	r19
 942:	2f 91       	pop	r18
 944:	0f 90       	pop	r0
 946:	0f be       	out	0x3f, r0	; 63
 948:	0f 90       	pop	r0
 94a:	1f 90       	pop	r1
 94c:	18 95       	reti

0000094e <__vector_14>:
ISR(TIMER0_COMPA_vect)
{
 94e:	1f 92       	push	r1
 950:	0f 92       	push	r0
 952:	0f b6       	in	r0, 0x3f	; 63
 954:	0f 92       	push	r0
 956:	11 24       	eor	r1, r1
    // high-level delay:
    /* SetBit(Lis_port1, Lis_Rst); */
    // low-level delay:
    PORTD |= 1<<PD6;    // set bit: Rst High
 958:	5e 9a       	sbi	0x0b, 6	; 11
    // delay is 1.8us-2us from redge to Rst High
}
 95a:	0f 90       	pop	r0
 95c:	0f be       	out	0x3f, r0	; 63
 95e:	0f 90       	pop	r0
 960:	1f 90       	pop	r1
 962:	18 95       	reti

00000964 <__vector_15>:
ISR(TIMER0_COMPB_vect)
{
 964:	1f 92       	push	r1
 966:	0f 92       	push	r0
 968:	0f b6       	in	r0, 0x3f	; 63
 96a:	0f 92       	push	r0
 96c:	11 24       	eor	r1, r1
    // high-level delay:
    /* ClearBit(Lis_port1, Lis_Rst); */
    // low-level delay:
    PORTD &= ~(1<<PD6); // clear bit: Rst Low
 96e:	5e 98       	cbi	0x0b, 6	; 11
    // delay is 1.8us-2us from fedge to Rst low
} 
 970:	0f 90       	pop	r0
 972:	0f be       	out	0x3f, r0	; 63
 974:	0f 90       	pop	r0
 976:	1f 90       	pop	r1
 978:	18 95       	reti

0000097a <_exit>:
 97a:	f8 94       	cli

0000097c <__stop_program>:
 97c:	ff cf       	rjmp	.-2      	; 0x97c <__stop_program>
