u1_3_connect_a,CLK_OBS_EN_3,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,FPGA_SNDN_1P8_MS<0>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_3_connect_a,FPGA_SNDN_1P8_MS<1>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_3_connect_a,FPGA_SNDN_GPIO10,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,FPGA_SNDN_GPIO11,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,FPGA_SNDN_GPIO12,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,FPGA_SNDN_GPIO13,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,FPGA_SNDN_GPIO14,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,FPGA_SNDN_GPIO15,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,FPGA_SNDN_GPIO16,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,FPGA_SNDN_GPIO17,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,FPGA_SNDN_GPIO18,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,FPGA_SNDN_GPIO19,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,FPGA_SNDN_GPIO20,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,FPGA_SNDN_GPIO21,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,FPGA_SNDN_GPIO5,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,FPGA_SNDN_GPIO6,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,FPGA_SNDN_GPIO7,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,FPGA_SNDN_GPIO8,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,FPGA_SNDN_GPIO9,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,FPGA_SNDN_HW_I2C_SCL,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,FPGA_SNDN_HW_I2C_SDA,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_3_connect_a,JTAG_CABLE_PRSNT_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_3_connect_a,JTAG_TDI_HDR_CPLD1_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_3_connect_a,JTAG_TDO_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_3_connect_a,JTAG_TMS_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_3_connect_a,JTAG_TRST_L_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_3_connect_a,PLL_OBS_EN_3,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,SNDN_CORE_FREQ_SEL_0,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_3_connect_a,SNDN_CORE_FREQ_SEL_1,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_3_connect_a,SNDN_CORE_PLL_BYP,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,SNDN_CORE_PLL_RST_L,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_3_connect_a,SNDN_CORE_RESET_L,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_3_connect_a,SNDN_CPU2JTAG_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_3_connect_a,SNDN_EXTLOOP_EN,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,SNDN_JTAG2CPU_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_3_connect_a,SNDN_PCIE_CORE_RST_L,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_3_connect_a,SNDN_PCIE_PE_RST_L,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_3_connect_a,SNDN_PCIE_PLL_BYP,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,SNDN_PCIE_PLL_RST_L,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_3_connect_a,SNDN_USR_DRV_EN,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_a,SRT_JTAG_TCK_HDR_3V3,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[???;GND],
u1_3_connect_a,TEST_ENABLE_3,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_b,FPGA_SNDN_1P8_MS<0>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_3_connect_b,FPGA_SNDN_1P8_MS<1>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_3_connect_b,JTAG_CABLE_PRSNT_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_3_connect_b,JTAG_TDI_HDR_CPLD1_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_3_connect_b,JTAG_TDO_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_3_connect_b,JTAG_TMS_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_3_connect_b,JTAG_TRST_L_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_3_connect_b,SNDN_CPU2JTAG_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_3_connect_b,SNDN_EXTLOOP_EN,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_b,SNDN_JTAG2CPU_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_3_connect_b,SNDN_PTP_SYNC_MASTER,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_3_connect_b,SNDN_PTP_SYNC_SLAVE,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_3_connect_b,SRT_JTAG_TCK_HDR_3V3,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[???;GND],
u1_3_connect_b,TEST_ENABLE_3,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_3_connect_b,UNNAMED_4103_AVC8T245_I56_OE,!!!CHECK, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.8V;2.5V;GND],
u1_3_connect_b,UNNAMED_4103_AVC8T245_I60_OE,!!!CHECK, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.8V;2.5V;GND],
u1_3_connect_b,UNNAMED_4103_PCA9617_I144_EN,!!!CHECK, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.8V;2.5V;GND],
u1_rt1_2_connect,CONFIG_IO0_PULLUP_RT1_2,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;1.0V;2.5V;GND],
u1_rt1_2_connect,EEPROM_LOAD0_EN_RT1_2,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;1.0V;2.5V;GND],
u1_rt1_2_connect,FPGA_SNDN_1P8_MS<0>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_rt1_2_connect,FPGA_SNDN_1P8_MS<1>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_rt1_2_connect,JTAG_CABLE_PRSNT_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt1_2_connect,JTAG_TDI_HDR_CPLD1_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt1_2_connect,JTAG_TDO_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt1_2_connect,JTAG_TMS_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt1_2_connect,JTAG_TRST_L_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt1_2_connect,RT1_ADDR<1>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;1.0V;2.5V;GND],
u1_rt1_2_connect,RT1_ADDR<2>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;1.0V;2.5V;GND],
u1_rt1_2_connect,RT1_ADDR<3>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;1.0V;2.5V;GND],
u1_rt1_2_connect,RT1_ADDR<4>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;1.0V;2.5V;GND],
u1_rt1_2_connect,RT1_M4_0_3_SYNCE_CLK,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.1V;2.5V;3.3V;GND],
u1_rt1_2_connect,RT1_M4_4_7_SYNCE_CLK,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.1V;2.5V;3.3V;GND],
u1_rt1_2_connect,RT1_MDIO_SCL,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[2.5V;GND],
u1_rt1_2_connect,RT1_MDIO_SDA,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[2.5V;GND],
u1_rt1_2_connect,SNDN_CPU2JTAG_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_rt1_2_connect,SNDN_EXTLOOP_EN,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_rt1_2_connect,SNDN_JTAG2CPU_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_rt1_2_connect,SRT_JTAG_TCK_HDR_3V3,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[???;GND],
u1_rt1_2_connect,TEST_ENABLE_3,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_rt3_4_connect,CONFIG_IO0_PULLUP_RT3_4,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;1.0V;2.5V;GND],
u1_rt3_4_connect,EEPROM_LOAD0_EN_RT3_4,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;1.0V;2.5V;GND],
u1_rt3_4_connect,FPGA_SNDN_1P8_MS<0>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_rt3_4_connect,FPGA_SNDN_1P8_MS<1>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_rt3_4_connect,JTAG_CABLE_PRSNT_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt3_4_connect,JTAG_TDI_HDR_CPLD1_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt3_4_connect,JTAG_TDO_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt3_4_connect,JTAG_TMS_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt3_4_connect,JTAG_TRST_L_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt3_4_connect,RT3_ADDR<1>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;1.0V;2.5V;GND],
u1_rt3_4_connect,RT3_ADDR<2>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;1.0V;2.5V;GND],
u1_rt3_4_connect,RT3_ADDR<3>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;1.0V;2.5V;GND],
u1_rt3_4_connect,RT3_ADDR<4>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;1.0V;2.5V;GND],
u1_rt3_4_connect,RT3_M4_0_3_SYNCE_CLK,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.1V;2.5V;3.3V;GND],
u1_rt3_4_connect,RT3_M4_4_7_SYNCE_CLK,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.1V;2.5V;3.3V;GND],
u1_rt3_4_connect,RT3_MDIO_SCL,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[2.5V;GND],
u1_rt3_4_connect,RT3_MDIO_SDA,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[2.5V;GND],
u1_rt3_4_connect,SNDN_CPU2JTAG_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_rt3_4_connect,SNDN_EXTLOOP_EN,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_rt3_4_connect,SNDN_JTAG2CPU_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_rt3_4_connect,SRT_JTAG_TCK_HDR_3V3,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[???;GND],
u1_rt3_4_connect,TEST_ENABLE_3,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_rt5_6_connect,CONFIG_IO0_PULLUP_RT5_6,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u1_rt5_6_connect,EEPROM_LOAD0_EN_RT5_6,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u1_rt5_6_connect,FPGA_SNDN_1P8_MS<0>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_rt5_6_connect,FPGA_SNDN_1P8_MS<1>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_rt5_6_connect,JTAG_CABLE_PRSNT_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt5_6_connect,JTAG_TDI_HDR_CPLD1_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt5_6_connect,JTAG_TDO_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt5_6_connect,JTAG_TMS_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt5_6_connect,JTAG_TRST_L_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt5_6_connect,RT5_ADDR<1>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u1_rt5_6_connect,RT5_ADDR<2>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u1_rt5_6_connect,RT5_ADDR<3>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u1_rt5_6_connect,RT5_ADDR<4>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u1_rt5_6_connect,RT5_M4_0_3_SYNCE_CLK,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.1V;2.5V;3.3V;GND],
u1_rt5_6_connect,RT5_M4_4_7_SYNCE_CLK,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.1V;2.5V;3.3V;GND],
u1_rt5_6_connect,RT5_MDIO_SCL,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[2.5V;GND],
u1_rt5_6_connect,RT5_MDIO_SDA,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[2.5V;GND],
u1_rt5_6_connect,SNDN_CPU2JTAG_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_rt5_6_connect,SNDN_EXTLOOP_EN,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_rt5_6_connect,SNDN_JTAG2CPU_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_rt5_6_connect,SRT_JTAG_TCK_HDR_3V3,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[???;GND],
u1_rt5_6_connect,TEST_ENABLE_3,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_rt7_8_connect,CONFIG_IO0_PULLUP_RT7_8,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u1_rt7_8_connect,EEPROM_LOAD0_EN_RT7_8,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u1_rt7_8_connect,FPGA_SNDN_1P8_MS<0>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_rt7_8_connect,FPGA_SNDN_1P8_MS<1>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_rt7_8_connect,JTAG_CABLE_PRSNT_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt7_8_connect,JTAG_TDI_HDR_CPLD1_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt7_8_connect,JTAG_TDO_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt7_8_connect,JTAG_TMS_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt7_8_connect,JTAG_TRST_L_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt7_8_connect,RT7_ADDR<1>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u1_rt7_8_connect,RT7_ADDR<2>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u1_rt7_8_connect,RT7_ADDR<3>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u1_rt7_8_connect,RT7_ADDR<4>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u1_rt7_8_connect,RT7_M4_0_3_SYNCE_CLK,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.1V;2.5V;3.3V;GND],
u1_rt7_8_connect,RT7_M4_4_7_SYNCE_CLK,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.1V;2.5V;3.3V;GND],
u1_rt7_8_connect,RT7_MDIO_SCL,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[2.5V;GND],
u1_rt7_8_connect,RT7_MDIO_SDA,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[2.5V;GND],
u1_rt7_8_connect,SNDN_CPU2JTAG_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_rt7_8_connect,SNDN_EXTLOOP_EN,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_rt7_8_connect,SNDN_JTAG2CPU_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_rt7_8_connect,SRT_JTAG_TCK_HDR_3V3,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[???;GND],
u1_rt7_8_connect,TEST_ENABLE_3,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_rt9_connect,CONFIG_IO_PULLUP_RT9,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u1_rt9_connect,EEPROM_LOAD_EN_RT9,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u1_rt9_connect,FPGA_SNDN_1P8_MS<0>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_rt9_connect,FPGA_SNDN_1P8_MS<1>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_rt9_connect,JTAG_CABLE_PRSNT_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt9_connect,JTAG_TDI_HDR_CPLD1_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt9_connect,JTAG_TDO_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt9_connect,JTAG_TMS_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt9_connect,JTAG_TRST_L_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rt9_connect,RT9_ADDR<1>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u1_rt9_connect,RT9_ADDR<2>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u1_rt9_connect,RT9_ADDR<3>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u1_rt9_connect,RT9_ADDR<4>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u1_rt9_connect,RT9_M4_0_3_SYNCE_CLK,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.1V;2.5V;3.3V;GND],
u1_rt9_connect,RT9_M4_4_7_SYNCE_CLK,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.1V;2.5V;3.3V;GND],
u1_rt9_connect,RT9_MDIO_SCL,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[2.5V;GND],
u1_rt9_connect,RT9_MDIO_SDA,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[2.5V;GND],
u1_rt9_connect,SNDN_CPU2JTAG_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_rt9_connect,SNDN_EXTLOOP_EN,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u1_rt9_connect,SNDN_JTAG2CPU_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u1_rt9_connect,SRT_JTAG_TCK_HDR_3V3,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[???;GND],
u1_rt9_connect,TEST_ENABLE_3,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u29_connect,CPLD1_FPGA_DATA,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,CPLD1_FPGA_SPI_MISO,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,CPLD1_JTAGEN,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,CPLD1_STROBE,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_CPLD1_SPI_CS_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_CPLD1_SPI_MOSI,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_CPLD1_SPI_SCK,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_CPLD_RST_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_GRN_L<0>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_GRN_L<10>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_GRN_L<11>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_GRN_L<12>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_GRN_L<1>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_GRN_L<2>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_GRN_L<3>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_GRN_L<4>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_GRN_L<5>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_GRN_L<6>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_GRN_L<7>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_GRN_L<8>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_GRN_L<9>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_YEL_L<0>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_YEL_L<10>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_YEL_L<11>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_YEL_L<12>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_YEL_L<1>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_YEL_L<2>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_YEL_L<3>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_YEL_L<4>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_YEL_L<5>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_YEL_L<6>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_YEL_L<7>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_YEL_L<8>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_LED_YEL_L<9>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_TX_DISABLE<0>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_TX_DISABLE<10>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_TX_DISABLE<11>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_TX_DISABLE<12>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_TX_DISABLE<1>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_TX_DISABLE<2>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_TX_DISABLE<3>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_TX_DISABLE<4>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_TX_DISABLE<5>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_TX_DISABLE<6>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_TX_DISABLE<7>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_TX_DISABLE<8>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SFP_TX_DISABLE<9>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,FPGA_SNDN_1P8_MS<0>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u29_connect,FPGA_SNDN_1P8_MS<1>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u29_connect,JTAG_CABLE_PRSNT_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,JTAG_TDI_HDR_CPLD1_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,JTAG_TDO_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,JTAG_TMS_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,JTAG_TRST_L_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_MOD_ABS_FPGA<0>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_MOD_ABS_FPGA<10>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_MOD_ABS_FPGA<11>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_MOD_ABS_FPGA<12>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_MOD_ABS_FPGA<1>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_MOD_ABS_FPGA<2>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_MOD_ABS_FPGA<3>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_MOD_ABS_FPGA<4>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_MOD_ABS_FPGA<5>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_MOD_ABS_FPGA<6>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_MOD_ABS_FPGA<7>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_MOD_ABS_FPGA<8>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_MOD_ABS_FPGA<9>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_RX_LOS_FPGA<0>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_RX_LOS_FPGA<10>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_RX_LOS_FPGA<11>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_RX_LOS_FPGA<12>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_RX_LOS_FPGA<1>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_RX_LOS_FPGA<2>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_RX_LOS_FPGA<3>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_RX_LOS_FPGA<4>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_RX_LOS_FPGA<5>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_RX_LOS_FPGA<6>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_RX_LOS_FPGA<7>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_RX_LOS_FPGA<8>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_RX_LOS_FPGA<9>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_TX_FAULT_FPGA<0>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_TX_FAULT_FPGA<10>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_TX_FAULT_FPGA<11>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_TX_FAULT_FPGA<12>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_TX_FAULT_FPGA<1>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_TX_FAULT_FPGA<2>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_TX_FAULT_FPGA<3>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_TX_FAULT_FPGA<4>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_TX_FAULT_FPGA<5>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_TX_FAULT_FPGA<6>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_TX_FAULT_FPGA<7>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_TX_FAULT_FPGA<8>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SFP_TX_FAULT_FPGA<9>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_connect,SNDN_CPU2JTAG_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u29_connect,SNDN_EXTLOOP_EN,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u29_connect,SNDN_JTAG2CPU_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u29_connect,SRT_JTAG_TCK_HDR_3V3,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[???;GND],
u29_connect,TEST_ENABLE_3,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u29_connect,UNNAMED_4124_LCMXO2640U_I290_PT17CINITM,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_u1_3,FPGA_SNDN_1P8_MS<0>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u29_u1_3,FPGA_SNDN_1P8_MS<1>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u29_u1_3,JTAG_CABLE_PRSNT_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_u1_3,JTAG_TDI_HDR_CPLD1_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_u1_3,JTAG_TDO_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_u1_3,JTAG_TMS_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_u1_3,JTAG_TRST_L_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_u1_3,SNDN_CPU2JTAG_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u29_u1_3,SNDN_EXTLOOP_EN,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u29_u1_3,SNDN_JTAG2CPU_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u29_u1_3,SRT_JTAG_TCK_HDR_3V3,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[???;GND],
u29_u1_3,TEST_ENABLE_3,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u29_u1_3_aio,FPGA_SNDN_1P8_MS<0>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u29_u1_3_aio,FPGA_SNDN_1P8_MS<1>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u29_u1_3_aio,JTAG_CABLE_PRSNT_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_u1_3_aio,JTAG_TDI_HDR_CPLD1_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_u1_3_aio,JTAG_TDO_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_u1_3_aio,JTAG_TMS_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_u1_3_aio,JTAG_TRST_L_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_u1_3_aio,SNDN_CPU2JTAG_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u29_u1_3_aio,SNDN_EXTLOOP_EN,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u29_u1_3_aio,SNDN_JTAG2CPU_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u29_u1_3_aio,SRT_JTAG_TCK_HDR_3V3,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[???;GND],
u29_u1_3_aio,TEST_ENABLE_3,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u29_u1_3_dis,FPGA_SNDN_1P8_MS<0>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u29_u1_3_dis,FPGA_SNDN_1P8_MS<1>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u29_u1_3_dis,JTAG_CABLE_PRSNT_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_u1_3_dis,JTAG_TDI_HDR_CPLD1_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_u1_3_dis,JTAG_TDO_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_u1_3_dis,JTAG_TMS_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_u1_3_dis,JTAG_TRST_L_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u29_u1_3_dis,SNDN_CPU2JTAG_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u29_u1_3_dis,SNDN_EXTLOOP_EN,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u29_u1_3_dis,SNDN_JTAG2CPU_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u29_u1_3_dis,SRT_JTAG_TCK_HDR_3V3,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[???;GND],
u29_u1_3_dis,TEST_ENABLE_3,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u2_rt1_2_connect,CONFIG_IO1_PULLUP_RT1_2,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;1.0V;2.5V;GND],
u2_rt1_2_connect,EEPROM_LOAD1_EN_RT1_2,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;1.0V;2.5V;GND],
u2_rt1_2_connect,FPGA_SNDN_1P8_MS<0>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u2_rt1_2_connect,FPGA_SNDN_1P8_MS<1>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u2_rt1_2_connect,JTAG_CABLE_PRSNT_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u2_rt1_2_connect,JTAG_TDI_HDR_CPLD1_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u2_rt1_2_connect,JTAG_TDO_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u2_rt1_2_connect,JTAG_TMS_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u2_rt1_2_connect,JTAG_TRST_L_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u2_rt1_2_connect,RT2_ADDR<1>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;1.0V;2.5V;GND],
u2_rt1_2_connect,RT2_ADDR<2>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;1.0V;2.5V;GND],
u2_rt1_2_connect,RT2_ADDR<3>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;1.0V;2.5V;GND],
u2_rt1_2_connect,RT2_ADDR<4>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;1.0V;2.5V;GND],
u2_rt1_2_connect,RT2_M4_0_3_SYNCE_CLK,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.1V;2.5V;3.3V;GND],
u2_rt1_2_connect,RT2_M4_4_7_SYNCE_CLK,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.1V;2.5V;3.3V;GND],
u2_rt1_2_connect,RT2_MDIO_SCL,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[2.5V;GND],
u2_rt1_2_connect,RT2_MDIO_SDA,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[2.5V;GND],
u2_rt1_2_connect,SNDN_CPU2JTAG_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u2_rt1_2_connect,SNDN_EXTLOOP_EN,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u2_rt1_2_connect,SNDN_JTAG2CPU_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u2_rt1_2_connect,SRT_JTAG_TCK_HDR_3V3,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[???;GND],
u2_rt1_2_connect,TEST_ENABLE_3,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u2_rt3_4_connect,CONFIG_IO1_PULLUP_RT3_4,!!!CHECK, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[???;GND],
u2_rt3_4_connect,EEPROM_LOAD1_EN_RT3_4,!!!CHECK, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[???;GND],
u2_rt3_4_connect,FPGA_SNDN_1P8_MS<0>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u2_rt3_4_connect,FPGA_SNDN_1P8_MS<1>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u2_rt3_4_connect,JTAG_CABLE_PRSNT_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u2_rt3_4_connect,JTAG_TDI_HDR_CPLD1_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u2_rt3_4_connect,JTAG_TDO_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u2_rt3_4_connect,JTAG_TMS_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u2_rt3_4_connect,JTAG_TRST_L_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u2_rt3_4_connect,RT4_ADDR<1>,!!!CHECK, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[???;GND],
u2_rt3_4_connect,RT4_ADDR<2>,!!!CHECK, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[???;GND],
u2_rt3_4_connect,RT4_ADDR<3>,!!!CHECK, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[???;GND],
u2_rt3_4_connect,RT4_ADDR<4>,!!!CHECK, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[???;GND],
u2_rt3_4_connect,RT4_M4_0_3_SYNCE_CLK,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.1V;2.5V;3.3V;GND],
u2_rt3_4_connect,RT4_M4_4_7_SYNCE_CLK,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.1V;2.5V;3.3V;GND],
u2_rt3_4_connect,RT4_MDIO_SCL,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.1V;2.5V;3.3V;GND],
u2_rt3_4_connect,RT4_MDIO_SDA,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.1V;2.5V;3.3V;GND],
u2_rt3_4_connect,SNDN_CPU2JTAG_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u2_rt3_4_connect,SNDN_EXTLOOP_EN,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u2_rt3_4_connect,SNDN_JTAG2CPU_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u2_rt3_4_connect,SRT_JTAG_TCK_HDR_3V3,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[???;GND],
u2_rt3_4_connect,TEST_ENABLE_3,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u2_rt5_6_connect,CONFIG_IO1_PULLUP_RT5_6,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u2_rt5_6_connect,EEPROM_LOAD1_EN_RT5_6,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u2_rt5_6_connect,FPGA_SNDN_1P8_MS<0>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u2_rt5_6_connect,FPGA_SNDN_1P8_MS<1>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u2_rt5_6_connect,JTAG_CABLE_PRSNT_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u2_rt5_6_connect,JTAG_TDI_HDR_CPLD1_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u2_rt5_6_connect,JTAG_TDO_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u2_rt5_6_connect,JTAG_TMS_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u2_rt5_6_connect,JTAG_TRST_L_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u2_rt5_6_connect,RT6_ADDR<1>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u2_rt5_6_connect,RT6_ADDR<2>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u2_rt5_6_connect,RT6_ADDR<3>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u2_rt5_6_connect,RT6_ADDR<4>,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1V;2.5V;GND],
u2_rt5_6_connect,RT6_M4_0_3_SYNCE_CLK,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.1V;2.5V;3.3V;GND],
u2_rt5_6_connect,RT6_M4_4_7_SYNCE_CLK,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.1V;2.5V;3.3V;GND],
u2_rt5_6_connect,RT6_MDIO_SCL,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[2.5V;GND],
u2_rt5_6_connect,RT6_MDIO_SDA,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[2.5V;GND],
u2_rt5_6_connect,SNDN_CPU2JTAG_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u2_rt5_6_connect,SNDN_EXTLOOP_EN,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u2_rt5_6_connect,SNDN_JTAG2CPU_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u2_rt5_6_connect,SRT_JTAG_TCK_HDR_3V3,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[???;GND],
u2_rt5_6_connect,TEST_ENABLE_3,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u2_rt7_8_connect,CONFIG_IO1_PULLUP_RT7_8,!!!GOOD, LVT_2V5",[1V;2.5V;GND],
u2_rt7_8_connect,EEPROM_LOAD1_EN_RT7_8,!!!GOOD, LVT_2V5",[1V;2.5V;GND],
u2_rt7_8_connect,FPGA_SNDN_1P8_MS<0>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u2_rt7_8_connect,FPGA_SNDN_1P8_MS<1>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u2_rt7_8_connect,JTAG_CABLE_PRSNT_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u2_rt7_8_connect,JTAG_TDI_HDR_CPLD1_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u2_rt7_8_connect,JTAG_TDO_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u2_rt7_8_connect,JTAG_TMS_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u2_rt7_8_connect,JTAG_TRST_L_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u2_rt7_8_connect,RT8_ADDR<1>,!!!GOOD, LVT_2V5",[1V;2.5V;GND],
u2_rt7_8_connect,RT8_ADDR<2>,!!!GOOD, LVT_2V5",[1V;2.5V;GND],
u2_rt7_8_connect,RT8_ADDR<3>,!!!GOOD, LVT_2V5",[1V;2.5V;GND],
u2_rt7_8_connect,RT8_ADDR<4>,!!!GOOD, LVT_2V5",[1V;2.5V;GND],
u2_rt7_8_connect,RT8_M4_0_3_SYNCE_CLK,!!!GOOD, LVT_2V5",[1.1V;2.5V;3.3V;GND],
u2_rt7_8_connect,RT8_M4_4_7_SYNCE_CLK,!!!GOOD, LVT_2V5",[1.1V;2.5V;3.3V;GND],
u2_rt7_8_connect,RT8_MDIO_SCL,!!!GOOD, LVT_2V5",[2.5V;GND],
u2_rt7_8_connect,RT8_MDIO_SDA,!!!GOOD, LVT_2V5",[2.5V;GND],
u2_rt7_8_connect,SNDN_CPU2JTAG_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u2_rt7_8_connect,SNDN_EXTLOOP_EN,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u2_rt7_8_connect,SNDN_JTAG2CPU_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u2_rt7_8_connect,SRT_JTAG_TCK_HDR_3V3,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[???;GND],
u2_rt7_8_connect,TEST_ENABLE_3,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u30_connect,CPLD2_FPGA_DATA,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,CPLD2_FPGA_SPI_MISO,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,CPLD2_JTAGEN,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,CPLD2_STROBE,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_CPLD2_SPI_CS_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_CPLD2_SPI_MOSI,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_CPLD2_SPI_SCK,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_CPLD_RST_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_GRN_L<13>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_GRN_L<14>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_GRN_L<15>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_GRN_L<16>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_GRN_L<17>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_GRN_L<18>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_GRN_L<19>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_GRN_L<20>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_GRN_L<21>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_GRN_L<22>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_GRN_L<23>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_GRN_L<24>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_GRN_L<25>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_YEL_L<13>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_YEL_L<14>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_YEL_L<15>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_YEL_L<16>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_YEL_L<17>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_YEL_L<18>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_YEL_L<19>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_YEL_L<20>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_YEL_L<21>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_YEL_L<22>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_YEL_L<23>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_YEL_L<24>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_LED_YEL_L<25>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_TX_DISABLE<13>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_TX_DISABLE<14>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_TX_DISABLE<15>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_TX_DISABLE<16>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_TX_DISABLE<17>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_TX_DISABLE<18>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_TX_DISABLE<19>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_TX_DISABLE<20>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_TX_DISABLE<21>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_TX_DISABLE<22>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_TX_DISABLE<23>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_TX_DISABLE<24>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SFP_TX_DISABLE<25>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,FPGA_SNDN_1P8_MS<0>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u30_connect,FPGA_SNDN_1P8_MS<1>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u30_connect,JTAG_CABLE_PRSNT_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,JTAG_TDI_HDR_CPLD1_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,JTAG_TDO_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,JTAG_TMS_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,JTAG_TRST_L_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_MOD_ABS_FPGA<13>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_MOD_ABS_FPGA<14>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_MOD_ABS_FPGA<15>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_MOD_ABS_FPGA<16>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_MOD_ABS_FPGA<17>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_MOD_ABS_FPGA<18>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_MOD_ABS_FPGA<19>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_MOD_ABS_FPGA<20>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_MOD_ABS_FPGA<21>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_MOD_ABS_FPGA<22>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_MOD_ABS_FPGA<23>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_MOD_ABS_FPGA<24>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_MOD_ABS_FPGA<25>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_RX_LOS_FPGA<13>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_RX_LOS_FPGA<14>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_RX_LOS_FPGA<15>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_RX_LOS_FPGA<16>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_RX_LOS_FPGA<17>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_RX_LOS_FPGA<18>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_RX_LOS_FPGA<19>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_RX_LOS_FPGA<20>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_RX_LOS_FPGA<21>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_RX_LOS_FPGA<22>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_RX_LOS_FPGA<23>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_RX_LOS_FPGA<24>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_RX_LOS_FPGA<25>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_TX_FAULT_FPGA<13>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_TX_FAULT_FPGA<14>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_TX_FAULT_FPGA<15>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_TX_FAULT_FPGA<16>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_TX_FAULT_FPGA<17>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_TX_FAULT_FPGA<18>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_TX_FAULT_FPGA<19>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_TX_FAULT_FPGA<20>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_TX_FAULT_FPGA<21>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_TX_FAULT_FPGA<22>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_TX_FAULT_FPGA<23>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_TX_FAULT_FPGA<24>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SFP_TX_FAULT_FPGA<25>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u30_connect,SNDN_CPU2JTAG_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u30_connect,SNDN_EXTLOOP_EN,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u30_connect,SNDN_JTAG2CPU_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u30_connect,SRT_JTAG_TCK_HDR_3V3,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[???;GND],
u30_connect,TEST_ENABLE_3,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u30_connect,UNNAMED_4125_LCMXO2640U_I148_PT17CINITM,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,CPLD3_FPGA_DATA,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,CPLD3_FPGA_SPI_MISO,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,CPLD3_JTAGEN,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,CPLD3_STROBE,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_CPLD3_SPI_CS_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_CPLD3_SPI_MOSI,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_CPLD3_SPI_SCK,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_CPLD_RST_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_GRN_L<35>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_GRN_L<36>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_GRN_L<37>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_GRN_L<38>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_GRN_L<39>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_GRN_L<40>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_GRN_L<41>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_GRN_L<42>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_GRN_L<43>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_GRN_L<44>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_GRN_L<45>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_GRN_L<46>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_GRN_L<47>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_YEL_L<35>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_YEL_L<36>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_YEL_L<37>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_YEL_L<38>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_YEL_L<39>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_YEL_L<40>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_YEL_L<41>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_YEL_L<42>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_YEL_L<43>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_YEL_L<44>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_YEL_L<45>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_YEL_L<46>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_LED_YEL_L<47>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_TX_DISABLE<35>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_TX_DISABLE<36>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_TX_DISABLE<37>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_TX_DISABLE<38>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_TX_DISABLE<39>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_TX_DISABLE<40>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_TX_DISABLE<41>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_TX_DISABLE<42>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_TX_DISABLE<43>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_TX_DISABLE<44>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_TX_DISABLE<45>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_TX_DISABLE<46>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SFP_TX_DISABLE<47>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,FPGA_SNDN_1P8_MS<0>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u37_connect,FPGA_SNDN_1P8_MS<1>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u37_connect,JTAG_CABLE_PRSNT_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,JTAG_TDI_HDR_CPLD1_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,JTAG_TDO_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,JTAG_TMS_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,JTAG_TRST_L_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_MOD_ABS_FPGA<35>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_MOD_ABS_FPGA<36>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_MOD_ABS_FPGA<37>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_MOD_ABS_FPGA<38>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_MOD_ABS_FPGA<39>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_MOD_ABS_FPGA<40>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_MOD_ABS_FPGA<41>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_MOD_ABS_FPGA<42>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_MOD_ABS_FPGA<43>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_MOD_ABS_FPGA<44>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_MOD_ABS_FPGA<45>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_MOD_ABS_FPGA<46>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_MOD_ABS_FPGA<47>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_RX_LOS_FPGA<35>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_RX_LOS_FPGA<36>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_RX_LOS_FPGA<37>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_RX_LOS_FPGA<38>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_RX_LOS_FPGA<39>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_RX_LOS_FPGA<40>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_RX_LOS_FPGA<41>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_RX_LOS_FPGA<42>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_RX_LOS_FPGA<43>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_RX_LOS_FPGA<44>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_RX_LOS_FPGA<45>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_RX_LOS_FPGA<46>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_RX_LOS_FPGA<47>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_TX_FAULT_FPGA<35>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_TX_FAULT_FPGA<36>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_TX_FAULT_FPGA<37>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_TX_FAULT_FPGA<38>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_TX_FAULT_FPGA<39>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_TX_FAULT_FPGA<40>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_TX_FAULT_FPGA<41>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_TX_FAULT_FPGA<42>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_TX_FAULT_FPGA<43>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_TX_FAULT_FPGA<44>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_TX_FAULT_FPGA<45>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_TX_FAULT_FPGA<46>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SFP_TX_FAULT_FPGA<47>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u37_connect,SNDN_CPU2JTAG_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u37_connect,SNDN_EXTLOOP_EN,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u37_connect,SNDN_JTAG2CPU_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u37_connect,SRT_JTAG_TCK_HDR_3V3,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[???;GND],
u37_connect,TEST_ENABLE_3,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u37_connect,UNNAMED_4126_LCMXO2640U_I151_PT17CINITM,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,CPLD4_FPGA_DATA,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,CPLD4_FPGA_SPI_MISO,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,CPLD4_JTAGEN,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_CPLD4_SPI_CS_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_CPLD4_SPI_MOSI,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_CPLD4_SPI_SCK,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_CPLD_RST_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_SFP_LED_GRN_L<26>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_SFP_LED_GRN_L<27>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_SFP_LED_GRN_L<28>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_SFP_LED_GRN_L<29>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_SFP_LED_GRN_L<30>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_SFP_LED_GRN_L<31>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_SFP_LED_GRN_L<32>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_SFP_LED_YEL_L<26>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_SFP_LED_YEL_L<27>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_SFP_LED_YEL_L<28>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_SFP_LED_YEL_L<29>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_SFP_LED_YEL_L<30>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_SFP_LED_YEL_L<31>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_SFP_LED_YEL_L<32>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_SFP_TX_DISABLE<26>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_SFP_TX_DISABLE<27>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_SFP_TX_DISABLE<28>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_SFP_TX_DISABLE<29>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_SFP_TX_DISABLE<30>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_SFP_TX_DISABLE<31>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_SFP_TX_DISABLE<32>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,FPGA_SNDN_1P8_MS<0>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u38_connect,FPGA_SNDN_1P8_MS<1>,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u38_connect,JTAG_CABLE_PRSNT_L,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,JTAG_TDI_HDR_CPLD1_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,JTAG_TDO_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,JTAG_TMS_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,JTAG_TRST_L_HDR_3V3,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_INT_L<0>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_INT_L<1>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_INT_L<2>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_INT_L<3>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_INT_L<4>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_INT_L<5>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_LED_GRN_L<0>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_LED_GRN_L<1>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_LED_GRN_L<2>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_LED_GRN_L<3>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_LED_GRN_L<4>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_LED_GRN_L<5>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_LED_YEL_L<0>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_LED_YEL_L<1>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_LED_YEL_L<2>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_LED_YEL_L<3>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_LED_YEL_L<4>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_LED_YEL_L<5>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_LPMODE<0>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_LPMODE<1>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_LPMODE<2>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_LPMODE<3>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_LPMODE<4>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_LPMODE<5>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_MOD_ABS<0>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_MOD_ABS<1>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_MOD_ABS<2>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_MOD_ABS<3>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_MOD_ABS<4>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_MOD_ABS<5>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_RST_L<0>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_RST_L<1>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_RST_L<2>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_RST_L<3>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_RST_L<4>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,QSFP_RST_L<5>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,SFP_MOD_ABS_FPGA<26>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,SFP_MOD_ABS_FPGA<27>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,SFP_MOD_ABS_FPGA<28>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,SFP_MOD_ABS_FPGA<29>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,SFP_MOD_ABS_FPGA<30>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,SFP_MOD_ABS_FPGA<31>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,SFP_MOD_ABS_FPGA<32>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,SFP_RX_LOS_FPGA<26>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,SFP_RX_LOS_FPGA<27>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,SFP_RX_LOS_FPGA<28>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,SFP_RX_LOS_FPGA<29>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,SFP_RX_LOS_FPGA<30>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,SFP_RX_LOS_FPGA<31>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,SFP_RX_LOS_FPGA<32>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,SFP_TX_FAULT_FPGA<26>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,SFP_TX_FAULT_FPGA<27>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,SFP_TX_FAULT_FPGA<28>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,SFP_TX_FAULT_FPGA<29>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,SFP_TX_FAULT_FPGA<30>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,SFP_TX_FAULT_FPGA<31>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,SFP_TX_FAULT_FPGA<32>,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u38_connect,SNDN_CPU2JTAG_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u38_connect,SNDN_EXTLOOP_EN,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u38_connect,SNDN_JTAG2CPU_EN,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u38_connect,SRT_JTAG_TCK_HDR_3V3,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[???;GND],
u38_connect,TEST_ENABLE_3,!!!CHECK, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[0.875V;0.9V;1.2V;1.8V;GND],
u38_connect,UNNAMED_4127_LCMXO2640U_I273_PT17CINITM,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u49_u49_dis,JTAG_TDI_MIFPGA_3V3,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[1.1V;2.5V;3.3V;GND],
u49_u49_dis,JTAG_TDO_MIFPGA_3V3,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[1.1V;2.5V;3.3V;GND],
u49_u49_dis,JTAG_TMS_MIFPGA_3V3,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[1.1V;2.5V;3.3V;GND],
u49_u49_dis,SRT_JTAG_TCK_MIFPGA_3V3,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[???;GND],
u10,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u103,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u106,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u107,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u108,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u115,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u116,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u12,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u138,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u13_pm,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u14,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u15_5v,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[12.0V;GND],
u16_3v3,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[12.0V;GND],
u19,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_1v2s,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[12.0V;GND],
u1_5,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rtv1,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_rtv2,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u1_sf0,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[12.0V;GND],
u1_sf1,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[12.0V;GND],
u20,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u21,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u23,,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[GND;XXXX],
u24%capture_id,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;XXXX],
u24%status_check,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;XXXX],
u24,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;XXXX],
u25,,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u26,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u27,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u31,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u32,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u35,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u36,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u3_a%digital,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u4,,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;GND],
u40,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u41,,!!!GOOD, LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1],[1.8V;2.5V;GND],
u42,,!!!CHECK, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.8V;2.5V;GND],family LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1] on All_B
u43,,!!!CHECK, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[1.8V;2.5V;GND],family LVT_1V8[dh=1.8;dl=0;rh=1.2;rl=1] on All_B
u45,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u46,,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[2.5V;GND],
u48,,!!!GOOD, LVT_2V5[dh=2.5;dl=0;rh=1.4;rl=1],[2.5V;GND],
u50,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u55,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u56,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u57,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u59,,!!!CHECK, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[1.8V;3.3V;GND],
u6,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u61,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u7,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u72,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u8,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
u96,,!!!GOOD, LVT[dh=3;dl=0.1;rh=1.8;rl=1],[3.3V;GND],
