# MIPS32-modelling-and-pipelining
In this project designed a datapath for MIPS32 processor and included a pipelined version of datapath and here we have taken reduced set of instructions for simplifying and done a complete behavioral verilog modelling of the processor.
