Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Aug  4 18:27:06 2023
| Host         : DESKTOP-B5G40IL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BldcDriver_timing_summary_routed.rpt -pb BldcDriver_timing_summary_routed.pb -rpx BldcDriver_timing_summary_routed.rpx -warn_on_violation
| Design       : BldcDriver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    34          
TIMING-16  Warning           Large setup violation          73          
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (41)
5. checking no_input_delay (6)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: dbc/squareWare/out_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segDisp/squareWare/out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (41)
-------------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.163     -216.233                     86                  651        0.067        0.000                      0                  651       -1.155       -2.558                       3                   334  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  CLKFB      {0.000 5.000}        10.000          100.000         
  CLKOUT0    {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.163     -183.925                     66                  629        0.067        0.000                      0                  629        3.000        0.000                       0                   312  
  CLKFB                                                                                                                                                         8.751        0.000                       0                     2  
  CLKOUT0          -5.424      -32.308                     20                   20        0.247        0.000                      0                   20       -1.155       -2.558                       3                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   CLKOUT0            -4.890       -4.890                      1                    1        0.192        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.193        0.000                      0                    2        1.048        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLKFB                       
(none)        CLKOUT0                     
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           66  Failing Endpoints,  Worst Slack       -8.163ns,  Total Violation     -183.925ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.163ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[4][0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        18.168ns  (logic 7.067ns (38.898%)  route 11.101ns (61.102%))
  Logic Levels:           24  (CARRY4=10 LUT4=3 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 19.787 - 15.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.572    10.093    bldcUart/clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.524    10.617 f  bldcUart/setData_reg[4]/Q
                         net (fo=12, routed)          0.714    11.332    bldcUart/setData_reg[8]_0[4]
    SLICE_X53Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.456 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=105, routed)         0.800    12.256    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I1_O)        0.124    12.380 r  bldcUart/msgBuffer[4][3]_i_185/O
                         net (fo=53, routed)          0.946    13.326    bldcUart/msgBuffer[4][3]_i_185_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.450 r  bldcUart/msgBuffer[4][3]_i_226/O
                         net (fo=1, routed)           0.000    13.450    bldcUart/msgBuffer[4][3]_i_226_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.982 r  bldcUart/msgBuffer_reg[4][3]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.982    bldcUart/msgBuffer_reg[4][3]_i_194_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.096 r  bldcUart/msgBuffer_reg[4][3]_i_171/CO[3]
                         net (fo=40, routed)          1.197    15.293    bldcUart/msgBuffer_reg[4][3]_i_171_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I2_O)        0.124    15.417 r  bldcUart/msgBuffer[4][3]_i_180/O
                         net (fo=2, routed)           0.421    15.838    bldcUart/msgBuffer[4][3]_i_180_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.962 r  bldcUart/msgBuffer[4][3]_i_184/O
                         net (fo=1, routed)           0.000    15.962    bldcUart/msgBuffer[4][3]_i_184_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.494 r  bldcUart/msgBuffer_reg[4][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    16.494    bldcUart/msgBuffer_reg[4][3]_i_160_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.608 r  bldcUart/msgBuffer_reg[4][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.608    bldcUart/msgBuffer_reg[4][3]_i_143_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.942 r  bldcUart/msgBuffer_reg[4][3]_i_136/O[1]
                         net (fo=10, routed)          0.842    17.784    bldcUart/msgBuffer_reg[4][3]_i_136_n_6
    SLICE_X51Y7          LUT4 (Prop_lut4_I1_O)        0.303    18.087 r  bldcUart/msgBuffer[4][3]_i_149/O
                         net (fo=1, routed)           0.000    18.087    bldcUart/msgBuffer[4][3]_i_149_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.727 r  bldcUart/msgBuffer_reg[4][3]_i_135/O[3]
                         net (fo=3, routed)           0.604    19.331    bldcUart/msgBuffer_reg[4][3]_i_135_n_4
    SLICE_X50Y8          LUT4 (Prop_lut4_I2_O)        0.306    19.637 r  bldcUart/msgBuffer[4][3]_i_141/O
                         net (fo=1, routed)           0.000    19.637    bldcUart/msgBuffer[4][3]_i_141_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.215 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[2]
                         net (fo=1, routed)           0.536    20.751    bldcUart/msgBuffer_reg[4][3]_i_101_n_5
    SLICE_X47Y8          LUT6 (Prop_lut6_I5_O)        0.301    21.052 r  bldcUart/msgBuffer[4][3]_i_64/O
                         net (fo=1, routed)           0.000    21.052    bldcUart/msgBuffer[4][3]_i_64_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.632 r  bldcUart/msgBuffer_reg[4][3]_i_35/O[2]
                         net (fo=231, routed)         0.960    22.592    bldcUart/msgBuffer_reg[4][3]_i_35_n_5
    SLICE_X44Y4          LUT6 (Prop_lut6_I2_O)        0.302    22.894 r  bldcUart/msgBuffer[4][3]_i_67_replica_comp/O
                         net (fo=6, routed)           0.474    23.368    bldcUart/msgBuffer[4][3]_i_67_n_0_repN
    SLICE_X42Y4          LUT6 (Prop_lut6_I1_O)        0.124    23.492 r  bldcUart/msgBuffer[4][3]_i_37/O
                         net (fo=112, routed)         0.602    24.093    bldcUart/msgBuffer[4][3]_i_37_n_0
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    24.217 r  bldcUart/msgBuffer[4][3]_i_11/O
                         net (fo=90, routed)          0.974    25.191    bldcUart/msgBuffer[4][3]_i_11_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.741 r  bldcUart/msgBuffer_reg[4][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.741    bldcUart/msgBuffer_reg[4][3]_i_25_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.858 f  bldcUart/msgBuffer_reg[4][3]_i_8/CO[3]
                         net (fo=4, routed)           1.447    27.306    bldcUart/p_76_in
    SLICE_X47Y10         LUT6 (Prop_lut6_I0_O)        0.124    27.430 r  bldcUart/msgBuffer[4][2]_i_4_comp/O
                         net (fo=1, routed)           0.422    27.852    bldcUart/msgBuffer[4][2]_i_4_n_0_repN
    SLICE_X46Y10         LUT6 (Prop_lut6_I2_O)        0.124    27.976 r  bldcUart/msgBuffer[4][0]_i_2_comp/O
                         net (fo=1, routed)           0.162    28.137    bldcUart/msgBuffer[4][0]_i_2_n_0
    SLICE_X46Y10         LUT6 (Prop_lut6_I4_O)        0.124    28.261 r  bldcUart/msgBuffer[4][0]_i_1_comp/O
                         net (fo=1, routed)           0.000    28.261    bldcUart/msgBuffer[4][0]_i_1_n_0
    SLICE_X46Y10         FDRE                                         r  bldcUart/msgBuffer_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.446    19.787    bldcUart/clk_IBUF_BUFG
    SLICE_X46Y10         FDRE                                         r  bldcUart/msgBuffer_reg[4][0]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.047    
                         clock uncertainty           -0.035    20.012    
    SLICE_X46Y10         FDRE (Setup_fdre_C_D)        0.086    20.098    bldcUart/msgBuffer_reg[4][0]
  -------------------------------------------------------------------
                         required time                         20.098    
                         arrival time                         -28.261    
  -------------------------------------------------------------------
                         slack                                 -8.163    

Slack (VIOLATED) :        -8.091ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[4][1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        18.043ns  (logic 7.135ns (39.544%)  route 10.908ns (60.456%))
  Logic Levels:           25  (CARRY4=11 LUT2=1 LUT4=4 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 19.787 - 15.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.572    10.093    bldcUart/clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.524    10.617 f  bldcUart/setData_reg[4]/Q
                         net (fo=12, routed)          0.714    11.332    bldcUart/setData_reg[8]_0[4]
    SLICE_X53Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.456 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=105, routed)         0.800    12.256    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I1_O)        0.124    12.380 r  bldcUart/msgBuffer[4][3]_i_185/O
                         net (fo=53, routed)          0.946    13.326    bldcUart/msgBuffer[4][3]_i_185_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.450 r  bldcUart/msgBuffer[4][3]_i_226/O
                         net (fo=1, routed)           0.000    13.450    bldcUart/msgBuffer[4][3]_i_226_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.982 r  bldcUart/msgBuffer_reg[4][3]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.982    bldcUart/msgBuffer_reg[4][3]_i_194_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.096 r  bldcUart/msgBuffer_reg[4][3]_i_171/CO[3]
                         net (fo=40, routed)          1.197    15.293    bldcUart/msgBuffer_reg[4][3]_i_171_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I2_O)        0.124    15.417 r  bldcUart/msgBuffer[4][3]_i_180/O
                         net (fo=2, routed)           0.421    15.838    bldcUart/msgBuffer[4][3]_i_180_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.962 r  bldcUart/msgBuffer[4][3]_i_184/O
                         net (fo=1, routed)           0.000    15.962    bldcUart/msgBuffer[4][3]_i_184_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.494 r  bldcUart/msgBuffer_reg[4][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    16.494    bldcUart/msgBuffer_reg[4][3]_i_160_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.608 r  bldcUart/msgBuffer_reg[4][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.608    bldcUart/msgBuffer_reg[4][3]_i_143_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.942 r  bldcUart/msgBuffer_reg[4][3]_i_136/O[1]
                         net (fo=10, routed)          0.842    17.784    bldcUart/msgBuffer_reg[4][3]_i_136_n_6
    SLICE_X51Y7          LUT4 (Prop_lut4_I1_O)        0.303    18.087 r  bldcUart/msgBuffer[4][3]_i_149/O
                         net (fo=1, routed)           0.000    18.087    bldcUart/msgBuffer[4][3]_i_149_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.727 r  bldcUart/msgBuffer_reg[4][3]_i_135/O[3]
                         net (fo=3, routed)           0.604    19.331    bldcUart/msgBuffer_reg[4][3]_i_135_n_4
    SLICE_X50Y8          LUT4 (Prop_lut4_I2_O)        0.306    19.637 r  bldcUart/msgBuffer[4][3]_i_141/O
                         net (fo=1, routed)           0.000    19.637    bldcUart/msgBuffer[4][3]_i_141_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.215 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[2]
                         net (fo=1, routed)           0.536    20.751    bldcUart/msgBuffer_reg[4][3]_i_101_n_5
    SLICE_X47Y8          LUT6 (Prop_lut6_I5_O)        0.301    21.052 r  bldcUart/msgBuffer[4][3]_i_64/O
                         net (fo=1, routed)           0.000    21.052    bldcUart/msgBuffer[4][3]_i_64_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.632 r  bldcUart/msgBuffer_reg[4][3]_i_35/O[2]
                         net (fo=231, routed)         0.960    22.592    bldcUart/msgBuffer_reg[4][3]_i_35_n_5
    SLICE_X44Y4          LUT6 (Prop_lut6_I2_O)        0.302    22.894 r  bldcUart/msgBuffer[4][3]_i_67_replica_comp/O
                         net (fo=6, routed)           0.474    23.368    bldcUart/msgBuffer[4][3]_i_67_n_0_repN
    SLICE_X42Y4          LUT6 (Prop_lut6_I1_O)        0.124    23.492 r  bldcUart/msgBuffer[4][3]_i_37/O
                         net (fo=112, routed)         0.602    24.093    bldcUart/msgBuffer[4][3]_i_37_n_0
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    24.217 r  bldcUart/msgBuffer[4][3]_i_11/O
                         net (fo=90, routed)          0.753    24.970    bldcUart/msgBuffer[4][3]_i_11_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.477 r  bldcUart/msgBuffer_reg[4][2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    25.477    bldcUart/msgBuffer_reg[4][2]_i_69_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.591 r  bldcUart/msgBuffer_reg[4][2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.591    bldcUart/msgBuffer_reg[4][2]_i_31_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.705 r  bldcUart/msgBuffer_reg[4][2]_i_15/CO[3]
                         net (fo=4, routed)           1.038    26.743    bldcUart/p_70_in
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.124    26.867 f  bldcUart/msgBuffer[4][1]_i_4/O
                         net (fo=2, routed)           0.438    27.305    bldcUart/msgBuffer[4][1]_i_4_n_0
    SLICE_X51Y14         LUT4 (Prop_lut4_I2_O)        0.124    27.429 r  bldcUart/msgBuffer[4][1]_i_3_comp/O
                         net (fo=1, routed)           0.583    28.012    bldcUart/msgBuffer[4][1]_i_3_n_0_repN
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124    28.136 r  bldcUart/msgBuffer[4][1]_i_1_comp/O
                         net (fo=1, routed)           0.000    28.136    bldcUart/msgBuffer[1]
    SLICE_X48Y14         FDRE                                         r  bldcUart/msgBuffer_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.446    19.787    bldcUart/clk_IBUF_BUFG
    SLICE_X48Y14         FDRE                                         r  bldcUart/msgBuffer_reg[4][1]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.047    
                         clock uncertainty           -0.035    20.012    
    SLICE_X48Y14         FDRE (Setup_fdre_C_D)        0.034    20.046    bldcUart/msgBuffer_reg[4][1]
  -------------------------------------------------------------------
                         required time                         20.046    
                         arrival time                         -28.136    
  -------------------------------------------------------------------
                         slack                                 -8.091    

Slack (VIOLATED) :        -8.011ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[4][2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        17.981ns  (logic 7.011ns (38.991%)  route 10.970ns (61.009%))
  Logic Levels:           24  (CARRY4=11 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 19.790 - 15.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.572    10.093    bldcUart/clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.524    10.617 f  bldcUart/setData_reg[4]/Q
                         net (fo=12, routed)          0.714    11.332    bldcUart/setData_reg[8]_0[4]
    SLICE_X53Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.456 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=105, routed)         0.800    12.256    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I1_O)        0.124    12.380 r  bldcUart/msgBuffer[4][3]_i_185/O
                         net (fo=53, routed)          0.946    13.326    bldcUart/msgBuffer[4][3]_i_185_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.450 r  bldcUart/msgBuffer[4][3]_i_226/O
                         net (fo=1, routed)           0.000    13.450    bldcUart/msgBuffer[4][3]_i_226_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.982 r  bldcUart/msgBuffer_reg[4][3]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.982    bldcUart/msgBuffer_reg[4][3]_i_194_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.096 r  bldcUart/msgBuffer_reg[4][3]_i_171/CO[3]
                         net (fo=40, routed)          1.197    15.293    bldcUart/msgBuffer_reg[4][3]_i_171_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I2_O)        0.124    15.417 r  bldcUart/msgBuffer[4][3]_i_180/O
                         net (fo=2, routed)           0.421    15.838    bldcUart/msgBuffer[4][3]_i_180_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.962 r  bldcUart/msgBuffer[4][3]_i_184/O
                         net (fo=1, routed)           0.000    15.962    bldcUart/msgBuffer[4][3]_i_184_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.494 r  bldcUart/msgBuffer_reg[4][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    16.494    bldcUart/msgBuffer_reg[4][3]_i_160_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.608 r  bldcUart/msgBuffer_reg[4][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.608    bldcUart/msgBuffer_reg[4][3]_i_143_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.942 r  bldcUart/msgBuffer_reg[4][3]_i_136/O[1]
                         net (fo=10, routed)          0.842    17.784    bldcUart/msgBuffer_reg[4][3]_i_136_n_6
    SLICE_X51Y7          LUT4 (Prop_lut4_I1_O)        0.303    18.087 r  bldcUart/msgBuffer[4][3]_i_149/O
                         net (fo=1, routed)           0.000    18.087    bldcUart/msgBuffer[4][3]_i_149_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.727 r  bldcUart/msgBuffer_reg[4][3]_i_135/O[3]
                         net (fo=3, routed)           0.604    19.331    bldcUart/msgBuffer_reg[4][3]_i_135_n_4
    SLICE_X50Y8          LUT4 (Prop_lut4_I2_O)        0.306    19.637 r  bldcUart/msgBuffer[4][3]_i_141/O
                         net (fo=1, routed)           0.000    19.637    bldcUart/msgBuffer[4][3]_i_141_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.215 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[2]
                         net (fo=1, routed)           0.536    20.751    bldcUart/msgBuffer_reg[4][3]_i_101_n_5
    SLICE_X47Y8          LUT6 (Prop_lut6_I5_O)        0.301    21.052 r  bldcUart/msgBuffer[4][3]_i_64/O
                         net (fo=1, routed)           0.000    21.052    bldcUart/msgBuffer[4][3]_i_64_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.632 r  bldcUart/msgBuffer_reg[4][3]_i_35/O[2]
                         net (fo=231, routed)         0.960    22.592    bldcUart/msgBuffer_reg[4][3]_i_35_n_5
    SLICE_X44Y4          LUT6 (Prop_lut6_I2_O)        0.302    22.894 r  bldcUart/msgBuffer[4][3]_i_67_replica_comp/O
                         net (fo=6, routed)           0.474    23.368    bldcUart/msgBuffer[4][3]_i_67_n_0_repN
    SLICE_X42Y4          LUT6 (Prop_lut6_I1_O)        0.124    23.492 r  bldcUart/msgBuffer[4][3]_i_37/O
                         net (fo=112, routed)         0.602    24.093    bldcUart/msgBuffer[4][3]_i_37_n_0
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.124    24.217 r  bldcUart/msgBuffer[4][3]_i_11/O
                         net (fo=90, routed)          0.753    24.970    bldcUart/msgBuffer[4][3]_i_11_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.477 r  bldcUart/msgBuffer_reg[4][2]_i_94/CO[3]
                         net (fo=1, routed)           0.000    25.477    bldcUart/msgBuffer_reg[4][2]_i_94_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.591 r  bldcUart/msgBuffer_reg[4][2]_i_53/CO[3]
                         net (fo=1, routed)           0.000    25.591    bldcUart/msgBuffer_reg[4][2]_i_53_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.705 r  bldcUart/msgBuffer_reg[4][2]_i_20/CO[3]
                         net (fo=3, routed)           1.539    27.245    bldcUart/p_67_in
    SLICE_X51Y11         LUT6 (Prop_lut6_I5_O)        0.124    27.369 r  bldcUart/msgBuffer[4][2]_i_4/O
                         net (fo=2, routed)           0.582    27.950    bldcUart/msgBuffer[4][2]_i_4_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I2_O)        0.124    28.074 r  bldcUart/msgBuffer[4][2]_i_1/O
                         net (fo=1, routed)           0.000    28.074    bldcUart/msgBuffer[2]
    SLICE_X51Y11         FDRE                                         r  bldcUart/msgBuffer_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.449    19.790    bldcUart/clk_IBUF_BUFG
    SLICE_X51Y11         FDRE                                         r  bldcUart/msgBuffer_reg[4][2]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.064    
                         clock uncertainty           -0.035    20.029    
    SLICE_X51Y11         FDRE (Setup_fdre_C_D)        0.034    20.063    bldcUart/msgBuffer_reg[4][2]
  -------------------------------------------------------------------
                         required time                         20.063    
                         arrival time                         -28.074    
  -------------------------------------------------------------------
                         slack                                 -8.011    

Slack (VIOLATED) :        -7.567ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[2][0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        17.529ns  (logic 7.353ns (41.949%)  route 10.176ns (58.051%))
  Logic Levels:           26  (CARRY4=16 LUT2=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 19.784 - 15.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.572    10.093    bldcUart/clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.524    10.617 f  bldcUart/setData_reg[4]/Q
                         net (fo=12, routed)          0.714    11.332    bldcUart/setData_reg[8]_0[4]
    SLICE_X53Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.456 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=105, routed)         0.876    12.332    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I1_O)        0.124    12.456 r  bldcUart/msgBuffer[4][3]_i_61/O
                         net (fo=41, routed)          0.738    13.193    bldcUart/msgBuffer[4][3]_i_61_n_0
    SLICE_X50Y0          LUT5 (Prop_lut5_I3_O)        0.124    13.317 r  bldcUart/msgBuffer[2][1]_i_322/O
                         net (fo=1, routed)           0.915    14.232    bldcUart/msgBuffer[2][1]_i_322_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.617 r  bldcUart/msgBuffer_reg[2][1]_i_293/CO[3]
                         net (fo=1, routed)           0.000    14.617    bldcUart/msgBuffer_reg[2][1]_i_293_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.839 r  bldcUart/msgBuffer_reg[2][1]_i_263/O[0]
                         net (fo=2, routed)           0.416    15.255    bldcUart/msgBuffer_reg[2][1]_i_263_n_7
    SLICE_X41Y2          LUT2 (Prop_lut2_I1_O)        0.299    15.554 r  bldcUart/msgBuffer[2][1]_i_305/O
                         net (fo=2, routed)           0.491    16.045    bldcUart/msgBuffer[2][1]_i_305_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.571 r  bldcUart/msgBuffer_reg[2][1]_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.571    bldcUart/msgBuffer_reg[2][1]_i_269_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.685 r  bldcUart/msgBuffer_reg[2][1]_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.685    bldcUart/msgBuffer_reg[2][1]_i_240_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.799 r  bldcUart/msgBuffer_reg[2][1]_i_211/CO[3]
                         net (fo=1, routed)           0.000    16.799    bldcUart/msgBuffer_reg[2][1]_i_211_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.021 r  bldcUart/msgBuffer_reg[2][1]_i_177/O[0]
                         net (fo=3, routed)           0.770    17.791    bldcUart/msgBuffer_reg[2][1]_i_177_n_7
    SLICE_X36Y2          LUT3 (Prop_lut3_I0_O)        0.299    18.090 r  bldcUart/msgBuffer[2][1]_i_169/O
                         net (fo=1, routed)           0.486    18.575    bldcUart/msgBuffer[2][1]_i_169_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.082 r  bldcUart/msgBuffer_reg[2][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.082    bldcUart/msgBuffer_reg[2][1]_i_152_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.196 r  bldcUart/msgBuffer_reg[2][1]_i_144/CO[3]
                         net (fo=1, routed)           0.000    19.196    bldcUart/msgBuffer_reg[2][1]_i_144_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.530 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=2, routed)           0.612    20.143    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    20.873 r  bldcUart/msgBuffer_reg[2][1]_i_117/O[1]
                         net (fo=1, routed)           0.407    21.280    bldcUart/msgBuffer_reg[2][1]_i_117_n_6
    SLICE_X39Y6          LUT6 (Prop_lut6_I5_O)        0.306    21.586 r  bldcUart/msgBuffer[2][1]_i_81/O
                         net (fo=1, routed)           0.000    21.586    bldcUart/msgBuffer[2][1]_i_81_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.987 r  bldcUart/msgBuffer_reg[2][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.987    bldcUart/msgBuffer_reg[2][1]_i_46_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.209 r  bldcUart/msgBuffer_reg[2][1]_i_47/O[0]
                         net (fo=299, routed)         0.724    22.933    bldcUart/msgBuffer_reg[2][1]_i_47_n_7
    SLICE_X37Y5          LUT5 (Prop_lut5_I3_O)        0.299    23.232 r  bldcUart/msgBuffer[2][1]_i_112/O
                         net (fo=4, routed)           0.853    24.086    bldcUart/msgBuffer[2][1]_i_112_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    24.636 r  bldcUart/msgBuffer_reg[2][1]_i_73/CO[3]
                         net (fo=1, routed)           0.000    24.636    bldcUart/msgBuffer_reg[2][1]_i_73_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.753 r  bldcUart/msgBuffer_reg[2][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.753    bldcUart/msgBuffer_reg[2][1]_i_41_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.870 r  bldcUart/msgBuffer_reg[2][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.870    bldcUart/msgBuffer_reg[2][1]_i_11_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.987 r  bldcUart/msgBuffer_reg[2][1]_i_5/CO[3]
                         net (fo=3, routed)           1.428    26.415    bldcUart/p_18_in
    SLICE_X30Y9          LUT6 (Prop_lut6_I1_O)        0.124    26.539 r  bldcUart/msgBuffer[2][0]_i_5/O
                         net (fo=1, routed)           0.745    27.284    bldcUart/msgBuffer[2][0]_i_5_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I4_O)        0.124    27.408 r  bldcUart/msgBuffer[2][0]_i_3/O
                         net (fo=1, routed)           0.000    27.408    bldcUart/msgBuffer[2][0]_i_3_n_0
    SLICE_X34Y7          MUXF7 (Prop_muxf7_I1_O)      0.214    27.622 r  bldcUart/msgBuffer_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.000    27.622    bldcUart/msgBuffer_reg[2][0]_i_1_n_0
    SLICE_X34Y7          FDRE                                         r  bldcUart/msgBuffer_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.443    19.784    bldcUart/clk_IBUF_BUFG
    SLICE_X34Y7          FDRE                                         r  bldcUart/msgBuffer_reg[2][0]/C  (IS_INVERTED)
                         clock pessimism              0.188    19.972    
                         clock uncertainty           -0.035    19.937    
    SLICE_X34Y7          FDRE (Setup_fdre_C_D)        0.118    20.055    bldcUart/msgBuffer_reg[2][0]
  -------------------------------------------------------------------
                         required time                         20.055    
                         arrival time                         -27.622    
  -------------------------------------------------------------------
                         slack                                 -7.567    

Slack (VIOLATED) :        -7.398ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[2][1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        17.321ns  (logic 7.211ns (41.631%)  route 10.110ns (58.369%))
  Logic Levels:           26  (CARRY4=16 LUT2=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 19.781 - 15.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.572    10.093    bldcUart/clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.524    10.617 f  bldcUart/setData_reg[4]/Q
                         net (fo=12, routed)          0.714    11.332    bldcUart/setData_reg[8]_0[4]
    SLICE_X53Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.456 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=105, routed)         0.876    12.332    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I1_O)        0.124    12.456 r  bldcUart/msgBuffer[4][3]_i_61/O
                         net (fo=41, routed)          0.738    13.193    bldcUart/msgBuffer[4][3]_i_61_n_0
    SLICE_X50Y0          LUT5 (Prop_lut5_I3_O)        0.124    13.317 r  bldcUart/msgBuffer[2][1]_i_322/O
                         net (fo=1, routed)           0.915    14.232    bldcUart/msgBuffer[2][1]_i_322_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.617 r  bldcUart/msgBuffer_reg[2][1]_i_293/CO[3]
                         net (fo=1, routed)           0.000    14.617    bldcUart/msgBuffer_reg[2][1]_i_293_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.839 r  bldcUart/msgBuffer_reg[2][1]_i_263/O[0]
                         net (fo=2, routed)           0.416    15.255    bldcUart/msgBuffer_reg[2][1]_i_263_n_7
    SLICE_X41Y2          LUT2 (Prop_lut2_I1_O)        0.299    15.554 r  bldcUart/msgBuffer[2][1]_i_305/O
                         net (fo=2, routed)           0.491    16.045    bldcUart/msgBuffer[2][1]_i_305_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.571 r  bldcUart/msgBuffer_reg[2][1]_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.571    bldcUart/msgBuffer_reg[2][1]_i_269_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.685 r  bldcUart/msgBuffer_reg[2][1]_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.685    bldcUart/msgBuffer_reg[2][1]_i_240_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.799 r  bldcUart/msgBuffer_reg[2][1]_i_211/CO[3]
                         net (fo=1, routed)           0.000    16.799    bldcUart/msgBuffer_reg[2][1]_i_211_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.021 r  bldcUart/msgBuffer_reg[2][1]_i_177/O[0]
                         net (fo=3, routed)           0.770    17.791    bldcUart/msgBuffer_reg[2][1]_i_177_n_7
    SLICE_X36Y2          LUT3 (Prop_lut3_I0_O)        0.299    18.090 r  bldcUart/msgBuffer[2][1]_i_169/O
                         net (fo=1, routed)           0.486    18.575    bldcUart/msgBuffer[2][1]_i_169_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.082 r  bldcUart/msgBuffer_reg[2][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.082    bldcUart/msgBuffer_reg[2][1]_i_152_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.196 r  bldcUart/msgBuffer_reg[2][1]_i_144/CO[3]
                         net (fo=1, routed)           0.000    19.196    bldcUart/msgBuffer_reg[2][1]_i_144_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.530 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=2, routed)           0.612    20.143    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    20.873 r  bldcUart/msgBuffer_reg[2][1]_i_117/O[1]
                         net (fo=1, routed)           0.407    21.280    bldcUart/msgBuffer_reg[2][1]_i_117_n_6
    SLICE_X39Y6          LUT6 (Prop_lut6_I5_O)        0.306    21.586 r  bldcUart/msgBuffer[2][1]_i_81/O
                         net (fo=1, routed)           0.000    21.586    bldcUart/msgBuffer[2][1]_i_81_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.987 r  bldcUart/msgBuffer_reg[2][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.987    bldcUart/msgBuffer_reg[2][1]_i_46_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.209 r  bldcUart/msgBuffer_reg[2][1]_i_47/O[0]
                         net (fo=299, routed)         1.052    23.261    bldcUart/msgBuffer_reg[2][1]_i_47_n_7
    SLICE_X30Y8          LUT6 (Prop_lut6_I1_O)        0.299    23.560 r  bldcUart/msgBuffer[2][1]_i_120/O
                         net (fo=4, routed)           0.524    24.084    bldcUart/msgBuffer[2][1]_i_120_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.591 r  bldcUart/msgBuffer_reg[2][2]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.591    bldcUart/msgBuffer_reg[2][2]_i_70_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.705 r  bldcUart/msgBuffer_reg[2][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.705    bldcUart/msgBuffer_reg[2][2]_i_40_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.819 r  bldcUart/msgBuffer_reg[2][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.819    bldcUart/msgBuffer_reg[2][2]_i_11_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.933 f  bldcUart/msgBuffer_reg[2][2]_i_5/CO[3]
                         net (fo=3, routed)           1.418    26.350    bldcUart/p_16_in
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.124    26.474 f  bldcUart/msgBuffer[2][2]_i_3/O
                         net (fo=3, routed)           0.527    27.001    bldcUart/msgBuffer[2][2]_i_3_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.124    27.125 f  bldcUart/msgBuffer[2][1]_i_3/O
                         net (fo=1, routed)           0.165    27.290    bldcUart/msgBuffer[2][1]_i_3_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I1_O)        0.124    27.414 r  bldcUart/msgBuffer[2][1]_i_1/O
                         net (fo=1, routed)           0.000    27.414    bldcUart/msgBuffer[2][1]_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  bldcUart/msgBuffer_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.440    19.781    bldcUart/clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  bldcUart/msgBuffer_reg[2][1]/C  (IS_INVERTED)
                         clock pessimism              0.188    19.969    
                         clock uncertainty           -0.035    19.934    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)        0.082    20.016    bldcUart/msgBuffer_reg[2][1]
  -------------------------------------------------------------------
                         required time                         20.016    
                         arrival time                         -27.414    
  -------------------------------------------------------------------
                         slack                                 -7.398    

Slack (VIOLATED) :        -7.317ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[2][2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        17.241ns  (logic 7.148ns (41.459%)  route 10.093ns (58.541%))
  Logic Levels:           24  (CARRY4=15 LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 19.781 - 15.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.572    10.093    bldcUart/clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.524    10.617 f  bldcUart/setData_reg[4]/Q
                         net (fo=12, routed)          0.714    11.332    bldcUart/setData_reg[8]_0[4]
    SLICE_X53Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.456 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=105, routed)         0.876    12.332    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I1_O)        0.124    12.456 r  bldcUart/msgBuffer[4][3]_i_61/O
                         net (fo=41, routed)          0.738    13.193    bldcUart/msgBuffer[4][3]_i_61_n_0
    SLICE_X50Y0          LUT5 (Prop_lut5_I3_O)        0.124    13.317 r  bldcUart/msgBuffer[2][1]_i_322/O
                         net (fo=1, routed)           0.915    14.232    bldcUart/msgBuffer[2][1]_i_322_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.617 r  bldcUart/msgBuffer_reg[2][1]_i_293/CO[3]
                         net (fo=1, routed)           0.000    14.617    bldcUart/msgBuffer_reg[2][1]_i_293_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.839 r  bldcUart/msgBuffer_reg[2][1]_i_263/O[0]
                         net (fo=2, routed)           0.416    15.255    bldcUart/msgBuffer_reg[2][1]_i_263_n_7
    SLICE_X41Y2          LUT2 (Prop_lut2_I1_O)        0.299    15.554 r  bldcUart/msgBuffer[2][1]_i_305/O
                         net (fo=2, routed)           0.491    16.045    bldcUart/msgBuffer[2][1]_i_305_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.571 r  bldcUart/msgBuffer_reg[2][1]_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.571    bldcUart/msgBuffer_reg[2][1]_i_269_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.685 r  bldcUart/msgBuffer_reg[2][1]_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.685    bldcUart/msgBuffer_reg[2][1]_i_240_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.799 r  bldcUart/msgBuffer_reg[2][1]_i_211/CO[3]
                         net (fo=1, routed)           0.000    16.799    bldcUart/msgBuffer_reg[2][1]_i_211_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.021 r  bldcUart/msgBuffer_reg[2][1]_i_177/O[0]
                         net (fo=3, routed)           0.770    17.791    bldcUart/msgBuffer_reg[2][1]_i_177_n_7
    SLICE_X36Y2          LUT3 (Prop_lut3_I0_O)        0.299    18.090 r  bldcUart/msgBuffer[2][1]_i_169/O
                         net (fo=1, routed)           0.486    18.575    bldcUart/msgBuffer[2][1]_i_169_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.082 r  bldcUart/msgBuffer_reg[2][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.082    bldcUart/msgBuffer_reg[2][1]_i_152_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.196 r  bldcUart/msgBuffer_reg[2][1]_i_144/CO[3]
                         net (fo=1, routed)           0.000    19.196    bldcUart/msgBuffer_reg[2][1]_i_144_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.530 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=2, routed)           0.612    20.143    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    20.873 r  bldcUart/msgBuffer_reg[2][1]_i_117/O[1]
                         net (fo=1, routed)           0.407    21.280    bldcUart/msgBuffer_reg[2][1]_i_117_n_6
    SLICE_X39Y6          LUT6 (Prop_lut6_I5_O)        0.306    21.586 r  bldcUart/msgBuffer[2][1]_i_81/O
                         net (fo=1, routed)           0.000    21.586    bldcUart/msgBuffer[2][1]_i_81_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.834 r  bldcUart/msgBuffer_reg[2][1]_i_46/O[3]
                         net (fo=299, routed)         1.061    22.895    bldcUart/msgBuffer_reg[2][1]_i_46_n_4
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.306    23.201 r  bldcUart/msgBuffer[2][1]_i_111/O
                         net (fo=4, routed)           0.949    24.150    bldcUart/msgBuffer[2][1]_i_111_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    24.783 r  bldcUart/msgBuffer_reg[2][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.783    bldcUart/msgBuffer_reg[2][3]_i_46_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.897 r  bldcUart/msgBuffer_reg[2][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.897    bldcUart/msgBuffer_reg[2][3]_i_26_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.011 r  bldcUart/msgBuffer_reg[2][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.011    bldcUart/msgBuffer_reg[2][3]_i_7_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.239 f  bldcUart/msgBuffer_reg[2][3]_i_3/CO[2]
                         net (fo=2, routed)           0.669    25.908    bldcUart/p_21_in
    SLICE_X33Y3          LUT5 (Prop_lut5_I1_O)        0.313    26.221 r  bldcUart/msgBuffer[2][3]_i_2/O
                         net (fo=3, routed)           0.990    27.211    bldcUart/msgBuffer[2][3]_i_2_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I2_O)        0.124    27.335 r  bldcUart/msgBuffer[2][2]_i_1/O
                         net (fo=1, routed)           0.000    27.335    bldcUart/msgBuffer[2][2]_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  bldcUart/msgBuffer_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.440    19.781    bldcUart/clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  bldcUart/msgBuffer_reg[2][2]/C  (IS_INVERTED)
                         clock pessimism              0.188    19.969    
                         clock uncertainty           -0.035    19.934    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)        0.084    20.018    bldcUart/msgBuffer_reg[2][2]
  -------------------------------------------------------------------
                         required time                         20.018    
                         arrival time                         -27.335    
  -------------------------------------------------------------------
                         slack                                 -7.317    

Slack (VIOLATED) :        -7.285ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[4][3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        17.227ns  (logic 6.899ns (40.048%)  route 10.328ns (59.952%))
  Logic Levels:           24  (CARRY4=12 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 19.778 - 15.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.572    10.093    bldcUart/clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.524    10.617 f  bldcUart/setData_reg[4]/Q
                         net (fo=12, routed)          0.714    11.332    bldcUart/setData_reg[8]_0[4]
    SLICE_X53Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.456 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=105, routed)         0.800    12.256    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I1_O)        0.124    12.380 r  bldcUart/msgBuffer[4][3]_i_185/O
                         net (fo=53, routed)          0.946    13.326    bldcUart/msgBuffer[4][3]_i_185_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.450 r  bldcUart/msgBuffer[4][3]_i_226/O
                         net (fo=1, routed)           0.000    13.450    bldcUart/msgBuffer[4][3]_i_226_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.982 r  bldcUart/msgBuffer_reg[4][3]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.982    bldcUart/msgBuffer_reg[4][3]_i_194_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.096 r  bldcUart/msgBuffer_reg[4][3]_i_171/CO[3]
                         net (fo=40, routed)          1.197    15.293    bldcUart/msgBuffer_reg[4][3]_i_171_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I2_O)        0.124    15.417 r  bldcUart/msgBuffer[4][3]_i_180/O
                         net (fo=2, routed)           0.421    15.838    bldcUart/msgBuffer[4][3]_i_180_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.962 r  bldcUart/msgBuffer[4][3]_i_184/O
                         net (fo=1, routed)           0.000    15.962    bldcUart/msgBuffer[4][3]_i_184_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.494 r  bldcUart/msgBuffer_reg[4][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    16.494    bldcUart/msgBuffer_reg[4][3]_i_160_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.608 r  bldcUart/msgBuffer_reg[4][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.608    bldcUart/msgBuffer_reg[4][3]_i_143_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.942 r  bldcUart/msgBuffer_reg[4][3]_i_136/O[1]
                         net (fo=10, routed)          0.842    17.784    bldcUart/msgBuffer_reg[4][3]_i_136_n_6
    SLICE_X51Y7          LUT4 (Prop_lut4_I1_O)        0.303    18.087 r  bldcUart/msgBuffer[4][3]_i_149/O
                         net (fo=1, routed)           0.000    18.087    bldcUart/msgBuffer[4][3]_i_149_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.727 r  bldcUart/msgBuffer_reg[4][3]_i_135/O[3]
                         net (fo=3, routed)           0.604    19.331    bldcUart/msgBuffer_reg[4][3]_i_135_n_4
    SLICE_X50Y8          LUT4 (Prop_lut4_I2_O)        0.306    19.637 r  bldcUart/msgBuffer[4][3]_i_141/O
                         net (fo=1, routed)           0.000    19.637    bldcUart/msgBuffer[4][3]_i_141_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.215 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[2]
                         net (fo=1, routed)           0.536    20.751    bldcUart/msgBuffer_reg[4][3]_i_101_n_5
    SLICE_X47Y8          LUT6 (Prop_lut6_I5_O)        0.301    21.052 r  bldcUart/msgBuffer[4][3]_i_64/O
                         net (fo=1, routed)           0.000    21.052    bldcUart/msgBuffer[4][3]_i_64_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.632 f  bldcUart/msgBuffer_reg[4][3]_i_35/O[2]
                         net (fo=231, routed)         0.925    22.557    bldcUart/msgBuffer_reg[4][3]_i_35_n_5
    SLICE_X47Y5          LUT4 (Prop_lut4_I0_O)        0.302    22.859 r  bldcUart/msgBuffer[4][3]_i_133/O
                         net (fo=35, routed)          0.515    23.374    bldcUart/msgBuffer[4][3]_i_133_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I5_O)        0.124    23.498 r  bldcUart/msgBuffer[4][3]_i_131/O
                         net (fo=24, routed)          0.697    24.195    bldcUart/msgBuffer[4][3]_i_131_n_0
    SLICE_X47Y5          LUT6 (Prop_lut6_I2_O)        0.124    24.319 r  bldcUart/msgBuffer[4][3]_i_84/O
                         net (fo=3, routed)           0.886    25.205    bldcUart/msgBuffer[4][3]_i_84_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.601 r  bldcUart/msgBuffer_reg[4][3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.601    bldcUart/msgBuffer_reg[4][3]_i_55_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.718 r  bldcUart/msgBuffer_reg[4][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.718    bldcUart/msgBuffer_reg[4][3]_i_30_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.835 r  bldcUart/msgBuffer_reg[4][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.835    bldcUart/msgBuffer_reg[4][3]_i_10_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.952 r  bldcUart/msgBuffer_reg[4][3]_i_5/CO[3]
                         net (fo=3, routed)           1.244    27.196    bldcUart/p_79_in
    SLICE_X39Y17         LUT6 (Prop_lut6_I2_O)        0.124    27.320 r  bldcUart/msgBuffer[4][3]_i_2/O
                         net (fo=1, routed)           0.000    27.320    bldcUart/msgBuffer[3]
    SLICE_X39Y17         FDRE                                         r  bldcUart/msgBuffer_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.437    19.778    bldcUart/clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  bldcUart/msgBuffer_reg[4][3]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.038    
                         clock uncertainty           -0.035    20.003    
    SLICE_X39Y17         FDRE (Setup_fdre_C_D)        0.032    20.035    bldcUart/msgBuffer_reg[4][3]
  -------------------------------------------------------------------
                         required time                         20.035    
                         arrival time                         -27.320    
  -------------------------------------------------------------------
                         slack                                 -7.285    

Slack (VIOLATED) :        -7.135ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[3][0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        17.077ns  (logic 6.557ns (38.396%)  route 10.520ns (61.603%))
  Logic Levels:           25  (CARRY4=12 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 19.776 - 15.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.572    10.093    bldcUart/clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.524    10.617 f  bldcUart/setData_reg[4]/Q
                         net (fo=12, routed)          0.714    11.332    bldcUart/setData_reg[8]_0[4]
    SLICE_X53Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.456 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=105, routed)         0.400    11.856    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X50Y1          LUT5 (Prop_lut5_I2_O)        0.124    11.980 r  bldcUart/msgBuffer[4][3]_i_62/O
                         net (fo=63, routed)          1.142    13.121    bldcUart/msgBuffer[4][3]_i_62_n_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I3_O)        0.124    13.245 r  bldcUart/msgBuffer[3][3]_i_326/O
                         net (fo=1, routed)           0.545    13.790    bldcUart/msgBuffer[3][3]_i_326_n_0
    SLICE_X55Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.175 r  bldcUart/msgBuffer_reg[3][3]_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.175    bldcUart/msgBuffer_reg[3][3]_i_318_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.488 r  bldcUart/msgBuffer_reg[3][3]_i_299/O[3]
                         net (fo=2, routed)           0.689    15.177    bldcUart/msgBuffer_reg[3][3]_i_299_n_4
    SLICE_X55Y5          LUT2 (Prop_lut2_I0_O)        0.299    15.476 r  bldcUart/msgBuffer[3][3]_i_257/O
                         net (fo=2, routed)           0.645    16.122    bldcUart/msgBuffer[3][3]_i_257_n_0
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.332    16.454 r  bldcUart/msgBuffer[3][3]_i_261/O
                         net (fo=1, routed)           0.000    16.454    bldcUart/msgBuffer[3][3]_i_261_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.986 r  bldcUart/msgBuffer_reg[3][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    16.986    bldcUart/msgBuffer_reg[3][3]_i_216_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.100 r  bldcUart/msgBuffer_reg[3][3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    17.100    bldcUart/msgBuffer_reg[3][3]_i_192_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.214 r  bldcUart/msgBuffer_reg[3][3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    17.214    bldcUart/msgBuffer_reg[3][3]_i_176_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.328 r  bldcUart/msgBuffer_reg[3][3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    17.328    bldcUart/msgBuffer_reg[3][3]_i_166_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.641 r  bldcUart/msgBuffer_reg[3][3]_i_161/O[3]
                         net (fo=3, routed)           0.973    18.614    bldcUart/msgBuffer_reg[3][3]_i_161_n_4
    SLICE_X56Y12         LUT4 (Prop_lut4_I1_O)        0.306    18.920 r  bldcUart/msgBuffer[3][3]_i_164/O
                         net (fo=1, routed)           0.000    18.920    bldcUart/msgBuffer[3][3]_i_164_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.498 r  bldcUart/msgBuffer_reg[3][3]_i_160/O[2]
                         net (fo=1, routed)           0.453    19.951    bldcUart/msgBuffer_reg[3][3]_i_160_n_5
    SLICE_X54Y12         LUT5 (Prop_lut5_I4_O)        0.301    20.252 r  bldcUart/msgBuffer[3][3]_i_124/O
                         net (fo=1, routed)           0.000    20.252    bldcUart/msgBuffer[3][3]_i_124_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.507 f  bldcUart/msgBuffer_reg[3][3]_i_83/O[3]
                         net (fo=6, routed)           0.381    20.888    bldcUart/msgBuffer_reg[3][3]_i_83_n_4
    SLICE_X52Y12         LUT6 (Prop_lut6_I5_O)        0.307    21.195 r  bldcUart/msgBuffer[3][3]_i_86/O
                         net (fo=30, routed)          0.875    22.070    bldcUart/msgBuffer[3][3]_i_86_n_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I5_O)        0.124    22.194 f  bldcUart/msgBuffer[3][1]_i_49/O
                         net (fo=150, routed)         1.110    23.304    bldcUart/msgBuffer[3][1]_i_49_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I2_O)        0.124    23.428 r  bldcUart/msgBuffer[3][1]_i_102/O
                         net (fo=1, routed)           0.000    23.428    bldcUart/msgBuffer[3][1]_i_102_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.978 r  bldcUart/msgBuffer_reg[3][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.978    bldcUart/msgBuffer_reg[3][1]_i_59_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.092 r  bldcUart/msgBuffer_reg[3][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.092    bldcUart/msgBuffer_reg[3][1]_i_23_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.206 r  bldcUart/msgBuffer_reg[3][1]_i_7/CO[3]
                         net (fo=2, routed)           1.683    25.888    bldcUart/p_33_in
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.124    26.012 f  bldcUart/msgBuffer[3][0]_i_4/O
                         net (fo=1, routed)           0.474    26.486    bldcUart/msgBuffer[3][0]_i_4_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    26.610 f  bldcUart/msgBuffer[3][0]_i_2/O
                         net (fo=1, routed)           0.437    27.046    bldcUart/msgBuffer[3][0]_i_2_n_0
    SLICE_X37Y18         LUT5 (Prop_lut5_I0_O)        0.124    27.170 r  bldcUart/msgBuffer[3][0]_i_1/O
                         net (fo=1, routed)           0.000    27.170    bldcUart/msgBuffer[3][0]_i_1_n_0
    SLICE_X37Y18         FDRE                                         r  bldcUart/msgBuffer_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.435    19.776    bldcUart/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  bldcUart/msgBuffer_reg[3][0]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.036    
                         clock uncertainty           -0.035    20.001    
    SLICE_X37Y18         FDRE (Setup_fdre_C_D)        0.034    20.035    bldcUart/msgBuffer_reg[3][0]
  -------------------------------------------------------------------
                         required time                         20.035    
                         arrival time                         -27.170    
  -------------------------------------------------------------------
                         slack                                 -7.135    

Slack (VIOLATED) :        -6.929ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[2][3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        16.879ns  (logic 7.148ns (42.350%)  route 9.731ns (57.650%))
  Logic Levels:           24  (CARRY4=15 LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 19.786 - 15.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.572    10.093    bldcUart/clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.524    10.617 f  bldcUart/setData_reg[4]/Q
                         net (fo=12, routed)          0.714    11.332    bldcUart/setData_reg[8]_0[4]
    SLICE_X53Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.456 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=105, routed)         0.876    12.332    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I1_O)        0.124    12.456 r  bldcUart/msgBuffer[4][3]_i_61/O
                         net (fo=41, routed)          0.738    13.193    bldcUart/msgBuffer[4][3]_i_61_n_0
    SLICE_X50Y0          LUT5 (Prop_lut5_I3_O)        0.124    13.317 r  bldcUart/msgBuffer[2][1]_i_322/O
                         net (fo=1, routed)           0.915    14.232    bldcUart/msgBuffer[2][1]_i_322_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.617 r  bldcUart/msgBuffer_reg[2][1]_i_293/CO[3]
                         net (fo=1, routed)           0.000    14.617    bldcUart/msgBuffer_reg[2][1]_i_293_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.839 r  bldcUart/msgBuffer_reg[2][1]_i_263/O[0]
                         net (fo=2, routed)           0.416    15.255    bldcUart/msgBuffer_reg[2][1]_i_263_n_7
    SLICE_X41Y2          LUT2 (Prop_lut2_I1_O)        0.299    15.554 r  bldcUart/msgBuffer[2][1]_i_305/O
                         net (fo=2, routed)           0.491    16.045    bldcUart/msgBuffer[2][1]_i_305_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.571 r  bldcUart/msgBuffer_reg[2][1]_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.571    bldcUart/msgBuffer_reg[2][1]_i_269_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.685 r  bldcUart/msgBuffer_reg[2][1]_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.685    bldcUart/msgBuffer_reg[2][1]_i_240_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.799 r  bldcUart/msgBuffer_reg[2][1]_i_211/CO[3]
                         net (fo=1, routed)           0.000    16.799    bldcUart/msgBuffer_reg[2][1]_i_211_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.021 r  bldcUart/msgBuffer_reg[2][1]_i_177/O[0]
                         net (fo=3, routed)           0.770    17.791    bldcUart/msgBuffer_reg[2][1]_i_177_n_7
    SLICE_X36Y2          LUT3 (Prop_lut3_I0_O)        0.299    18.090 r  bldcUart/msgBuffer[2][1]_i_169/O
                         net (fo=1, routed)           0.486    18.575    bldcUart/msgBuffer[2][1]_i_169_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.082 r  bldcUart/msgBuffer_reg[2][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.082    bldcUart/msgBuffer_reg[2][1]_i_152_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.196 r  bldcUart/msgBuffer_reg[2][1]_i_144/CO[3]
                         net (fo=1, routed)           0.000    19.196    bldcUart/msgBuffer_reg[2][1]_i_144_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.530 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=2, routed)           0.612    20.143    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    20.873 r  bldcUart/msgBuffer_reg[2][1]_i_117/O[1]
                         net (fo=1, routed)           0.407    21.280    bldcUart/msgBuffer_reg[2][1]_i_117_n_6
    SLICE_X39Y6          LUT6 (Prop_lut6_I5_O)        0.306    21.586 r  bldcUart/msgBuffer[2][1]_i_81/O
                         net (fo=1, routed)           0.000    21.586    bldcUart/msgBuffer[2][1]_i_81_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.834 r  bldcUart/msgBuffer_reg[2][1]_i_46/O[3]
                         net (fo=299, routed)         1.061    22.895    bldcUart/msgBuffer_reg[2][1]_i_46_n_4
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.306    23.201 r  bldcUart/msgBuffer[2][1]_i_111/O
                         net (fo=4, routed)           0.949    24.150    bldcUart/msgBuffer[2][1]_i_111_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    24.783 r  bldcUart/msgBuffer_reg[2][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.783    bldcUart/msgBuffer_reg[2][3]_i_46_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.897 r  bldcUart/msgBuffer_reg[2][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.897    bldcUart/msgBuffer_reg[2][3]_i_26_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.011 r  bldcUart/msgBuffer_reg[2][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.011    bldcUart/msgBuffer_reg[2][3]_i_7_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.239 r  bldcUart/msgBuffer_reg[2][3]_i_3/CO[2]
                         net (fo=2, routed)           0.669    25.908    bldcUart/p_21_in
    SLICE_X33Y3          LUT5 (Prop_lut5_I1_O)        0.313    26.221 f  bldcUart/msgBuffer[2][3]_i_2/O
                         net (fo=3, routed)           0.627    26.848    bldcUart/msgBuffer[2][3]_i_2_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I5_O)        0.124    26.972 r  bldcUart/msgBuffer[2][3]_i_1/O
                         net (fo=1, routed)           0.000    26.972    bldcUart/msgBuffer[2][3]_i_1_n_0
    SLICE_X37Y5          FDRE                                         r  bldcUart/msgBuffer_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.445    19.786    bldcUart/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  bldcUart/msgBuffer_reg[2][3]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.046    
                         clock uncertainty           -0.035    20.011    
    SLICE_X37Y5          FDRE (Setup_fdre_C_D)        0.032    20.043    bldcUart/msgBuffer_reg[2][3]
  -------------------------------------------------------------------
                         required time                         20.043    
                         arrival time                         -26.972    
  -------------------------------------------------------------------
                         slack                                 -6.929    

Slack (VIOLATED) :        -6.914ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[3][1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        16.854ns  (logic 6.391ns (37.919%)  route 10.463ns (62.080%))
  Logic Levels:           24  (CARRY4=11 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 19.775 - 15.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.572    10.093    bldcUart/clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.524    10.617 f  bldcUart/setData_reg[4]/Q
                         net (fo=12, routed)          0.714    11.332    bldcUart/setData_reg[8]_0[4]
    SLICE_X53Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.456 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=105, routed)         0.400    11.856    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X50Y1          LUT5 (Prop_lut5_I2_O)        0.124    11.980 r  bldcUart/msgBuffer[4][3]_i_62/O
                         net (fo=63, routed)          1.142    13.121    bldcUart/msgBuffer[4][3]_i_62_n_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I3_O)        0.124    13.245 r  bldcUart/msgBuffer[3][3]_i_326/O
                         net (fo=1, routed)           0.545    13.790    bldcUart/msgBuffer[3][3]_i_326_n_0
    SLICE_X55Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.175 r  bldcUart/msgBuffer_reg[3][3]_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.175    bldcUart/msgBuffer_reg[3][3]_i_318_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.488 r  bldcUart/msgBuffer_reg[3][3]_i_299/O[3]
                         net (fo=2, routed)           0.689    15.177    bldcUart/msgBuffer_reg[3][3]_i_299_n_4
    SLICE_X55Y5          LUT2 (Prop_lut2_I0_O)        0.299    15.476 r  bldcUart/msgBuffer[3][3]_i_257/O
                         net (fo=2, routed)           0.645    16.122    bldcUart/msgBuffer[3][3]_i_257_n_0
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.332    16.454 r  bldcUart/msgBuffer[3][3]_i_261/O
                         net (fo=1, routed)           0.000    16.454    bldcUart/msgBuffer[3][3]_i_261_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.986 r  bldcUart/msgBuffer_reg[3][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    16.986    bldcUart/msgBuffer_reg[3][3]_i_216_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.100 r  bldcUart/msgBuffer_reg[3][3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    17.100    bldcUart/msgBuffer_reg[3][3]_i_192_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.214 r  bldcUart/msgBuffer_reg[3][3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    17.214    bldcUart/msgBuffer_reg[3][3]_i_176_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.328 r  bldcUart/msgBuffer_reg[3][3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    17.328    bldcUart/msgBuffer_reg[3][3]_i_166_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.641 r  bldcUart/msgBuffer_reg[3][3]_i_161/O[3]
                         net (fo=3, routed)           0.973    18.614    bldcUart/msgBuffer_reg[3][3]_i_161_n_4
    SLICE_X56Y12         LUT4 (Prop_lut4_I1_O)        0.306    18.920 r  bldcUart/msgBuffer[3][3]_i_164/O
                         net (fo=1, routed)           0.000    18.920    bldcUart/msgBuffer[3][3]_i_164_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.498 r  bldcUart/msgBuffer_reg[3][3]_i_160/O[2]
                         net (fo=1, routed)           0.453    19.951    bldcUart/msgBuffer_reg[3][3]_i_160_n_5
    SLICE_X54Y12         LUT5 (Prop_lut5_I4_O)        0.301    20.252 r  bldcUart/msgBuffer[3][3]_i_124/O
                         net (fo=1, routed)           0.000    20.252    bldcUart/msgBuffer[3][3]_i_124_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.507 f  bldcUart/msgBuffer_reg[3][3]_i_83/O[3]
                         net (fo=6, routed)           0.381    20.888    bldcUart/msgBuffer_reg[3][3]_i_83_n_4
    SLICE_X52Y12         LUT6 (Prop_lut6_I5_O)        0.307    21.195 r  bldcUart/msgBuffer[3][3]_i_86/O
                         net (fo=30, routed)          0.732    21.927    bldcUart/msgBuffer[3][3]_i_86_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124    22.051 f  bldcUart/msgBuffer[3][2]_i_138/O
                         net (fo=99, routed)          1.457    23.509    bldcUart/msgBuffer[3][2]_i_138_n_0
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.152    23.661 r  bldcUart/msgBuffer[3][2]_i_160/O
                         net (fo=1, routed)           0.000    23.661    bldcUart/msgBuffer[3][2]_i_160_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    24.131 r  bldcUart/msgBuffer_reg[3][2]_i_84/CO[3]
                         net (fo=1, routed)           0.000    24.131    bldcUart/msgBuffer_reg[3][2]_i_84_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.245 f  bldcUart/msgBuffer_reg[3][2]_i_27/CO[3]
                         net (fo=2, routed)           1.272    25.516    bldcUart/p_40_in
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.124    25.640 f  bldcUart/msgBuffer[3][2]_i_4/O
                         net (fo=3, routed)           0.795    26.435    bldcUart/msgBuffer[3][2]_i_4_n_0
    SLICE_X37Y19         LUT5 (Prop_lut5_I0_O)        0.124    26.559 f  bldcUart/msgBuffer[3][1]_i_2/O
                         net (fo=1, routed)           0.264    26.823    bldcUart/msgBuffer[3][1]_i_2_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.947 r  bldcUart/msgBuffer[3][1]_i_1/O
                         net (fo=1, routed)           0.000    26.947    bldcUart/msgBuffer[3][1]_i_1_n_0
    SLICE_X37Y19         FDRE                                         r  bldcUart/msgBuffer_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.434    19.775    bldcUart/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  bldcUart/msgBuffer_reg[3][1]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.035    
                         clock uncertainty           -0.035    20.000    
    SLICE_X37Y19         FDRE (Setup_fdre_C_D)        0.034    20.034    bldcUart/msgBuffer_reg[3][1]
  -------------------------------------------------------------------
                         required time                         20.034    
                         arrival time                         -26.947    
  -------------------------------------------------------------------
                         slack                                 -6.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 bldcUart/inReq_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/RDEN_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.430ns  (logic 0.191ns (44.430%)  route 0.239ns (55.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.563     6.446    bldcUart/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  bldcUart/inReq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.146     6.592 r  bldcUart/inReq_reg/Q
                         net (fo=5, routed)           0.239     6.831    uin/FIFO_SYNC_MACRO_inst/uinReq
    SLICE_X37Y3          LUT6 (Prop_lut6_I1_O)        0.045     6.876 r  uin/FIFO_SYNC_MACRO_inst/RDEN_i_1__0/O
                         net (fo=1, routed)           0.000     6.876    uin/FIFO_SYNC_MACRO_inst_n_18
    SLICE_X37Y3          FDRE                                         r  uin/RDEN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.832     6.959    uin/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  uin/RDEN_reg/C  (IS_INVERTED)
                         clock pessimism             -0.249     6.710    
    SLICE_X37Y3          FDRE (Hold_fdre_C_D)         0.099     6.809    uin/RDEN_reg
  -------------------------------------------------------------------
                         required time                         -6.809    
                         arrival time                           6.876    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bldcUart/inReq_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/FSM_sequential_reqState_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.431ns  (logic 0.191ns (44.326%)  route 0.240ns (55.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.563     6.446    bldcUart/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  bldcUart/inReq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.146     6.592 r  bldcUart/inReq_reg/Q
                         net (fo=5, routed)           0.240     6.832    uin/FIFO_SYNC_MACRO_inst/uinReq
    SLICE_X37Y3          LUT5 (Prop_lut5_I3_O)        0.045     6.877 r  uin/FIFO_SYNC_MACRO_inst/FSM_sequential_reqState[0]_i_1/O
                         net (fo=1, routed)           0.000     6.877    uin/FIFO_SYNC_MACRO_inst_n_19
    SLICE_X37Y3          FDRE                                         r  uin/FSM_sequential_reqState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.832     6.959    uin/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  uin/FSM_sequential_reqState_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.249     6.710    
    SLICE_X37Y3          FDRE (Hold_fdre_C_D)         0.098     6.808    uin/FSM_sequential_reqState_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.808    
                         arrival time                           6.877    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[0][3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[2][3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.434ns  (logic 0.212ns (48.898%)  route 0.222ns (51.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.563     6.446    bldcUart/clk_IBUF_BUFG
    SLICE_X30Y6          FDRE                                         r  bldcUart/buffer_reg[0][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.167     6.613 r  bldcUart/buffer_reg[0][3]/Q
                         net (fo=4, routed)           0.222     6.835    bldcUart/buffer_reg[0]_5[3]
    SLICE_X37Y5          LUT6 (Prop_lut6_I4_O)        0.045     6.880 r  bldcUart/msgBuffer[2][3]_i_1/O
                         net (fo=1, routed)           0.000     6.880    bldcUart/msgBuffer[2][3]_i_1_n_0
    SLICE_X37Y5          FDRE                                         r  bldcUart/msgBuffer_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.832     6.959    bldcUart/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  bldcUart/msgBuffer_reg[2][3]/C  (IS_INVERTED)
                         clock pessimism             -0.249     6.710    
    SLICE_X37Y5          FDRE (Hold_fdre_C_D)         0.098     6.808    bldcUart/msgBuffer_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -6.808    
                         arrival time                           6.880    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 uin/DI_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.595%)  route 0.324ns (66.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.568     1.451    uin/clk_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  uin/DI_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.164     1.615 r  uin/DI_reg[7]/Q
                         net (fo=1, routed)           0.324     1.939    uin/FIFO_SYNC_MACRO_inst/Q[7]
    RAMB18_X1Y2          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.878     2.006    uin/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X1Y2          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.528    
    RAMB18_X1Y2          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[7])
                                                      0.296     1.824    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bldcUart/setData_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/ampData_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.462ns  (logic 0.146ns (31.634%)  route 0.316ns (68.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.563     6.446    bldcUart/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  bldcUart/setData_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.146     6.592 r  bldcUart/setData_reg[0]/Q
                         net (fo=59, routed)          0.316     6.908    bldcUart/setData_reg[8]_0[0]
    SLICE_X36Y2          FDRE                                         r  bldcUart/ampData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.833     6.960    bldcUart/clk_IBUF_BUFG
    SLICE_X36Y2          FDRE                                         r  bldcUart/ampData_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.249     6.711    
    SLICE_X36Y2          FDRE (Hold_fdre_C_D)         0.070     6.781    bldcUart/ampData_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.781    
                         arrival time                           6.908    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uin/DI_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.164ns (32.666%)  route 0.338ns (67.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.569     1.452    uin/clk_IBUF_BUFG
    SLICE_X56Y1          FDRE                                         r  uin/DI_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y1          FDRE (Prop_fdre_C_Q)         0.164     1.616 r  uin/DI_reg[5]/Q
                         net (fo=1, routed)           0.338     1.954    uin/FIFO_SYNC_MACRO_inst/Q[5]
    RAMB18_X1Y2          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.878     2.006    uin/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X1Y2          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.528    
    RAMB18_X1Y2          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[5])
                                                      0.296     1.824    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 bldcUart/ampData_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/setData1024_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.509ns  (logic 0.256ns (50.249%)  route 0.253ns (49.751%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.564     6.447    bldcUart/clk_IBUF_BUFG
    SLICE_X37Y2          FDRE                                         r  bldcUart/ampData_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.146     6.593 r  bldcUart/ampData_reg[1]/Q
                         net (fo=10, routed)          0.253     6.847    bldcUart/ampData[1]
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.045     6.892 r  bldcUart/setData1024[1]_i_3/O
                         net (fo=1, routed)           0.000     6.892    bldcUart/setData1024[1]_i_3_n_0
    SLICE_X31Y2          MUXF7 (Prop_muxf7_I1_O)      0.065     6.957 r  bldcUart/setData1024_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.957    bldcUart/setData1024_reg[1]_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  bldcUart/setData1024_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.833     6.960    bldcUart/clk_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  bldcUart/setData1024_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.249     6.711    
    SLICE_X31Y2          FDRE (Hold_fdre_C_D)         0.112     6.823    bldcUart/setData1024_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.823    
                         arrival time                           6.957    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 bldcUart/inReq_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/ack_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.516ns  (logic 0.191ns (37.023%)  route 0.325ns (62.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.563     6.446    bldcUart/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  bldcUart/inReq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.146     6.592 r  bldcUart/inReq_reg/Q
                         net (fo=5, routed)           0.325     6.917    uin/uinReq
    SLICE_X37Y3          LUT4 (Prop_lut4_I2_O)        0.045     6.962 r  uin/ack_i_1/O
                         net (fo=1, routed)           0.000     6.962    uin/ack_i_1_n_0
    SLICE_X37Y3          FDRE                                         r  uin/ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.832     6.959    uin/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  uin/ack_reg/C  (IS_INVERTED)
                         clock pessimism             -0.249     6.710    
    SLICE_X37Y3          FDRE (Hold_fdre_C_D)         0.114     6.824    uin/ack_reg
  -------------------------------------------------------------------
                         required time                         -6.824    
                         arrival time                           6.962    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[3][4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[1][4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.502ns  (logic 0.212ns (42.262%)  route 0.290ns (57.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 6.954 - 5.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 6.444 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.561     6.444    bldcUart/clk_IBUF_BUFG
    SLICE_X30Y11         FDRE                                         r  bldcUart/buffer_reg[3][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.167     6.611 r  bldcUart/buffer_reg[3][4]/Q
                         net (fo=4, routed)           0.290     6.901    bldcUart/buffer_reg[3]_4[4]
    SLICE_X36Y13         LUT6 (Prop_lut6_I3_O)        0.045     6.946 r  bldcUart/msgBuffer[1][4]_i_1/O
                         net (fo=1, routed)           0.000     6.946    bldcUart/msgBuffer[1][4]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  bldcUart/msgBuffer_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.827     6.954    bldcUart/clk_IBUF_BUFG
    SLICE_X36Y13         FDRE                                         r  bldcUart/msgBuffer_reg[1][4]/C  (IS_INVERTED)
                         clock pessimism             -0.249     6.705    
    SLICE_X36Y13         FDRE (Hold_fdre_C_D)         0.098     6.803    bldcUart/msgBuffer_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -6.803    
                         arrival time                           6.946    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 bldcUart/inReq_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/FSM_sequential_reqState_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.516ns  (logic 0.191ns (37.023%)  route 0.325ns (62.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.563     6.446    bldcUart/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  bldcUart/inReq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.146     6.592 r  bldcUart/inReq_reg/Q
                         net (fo=5, routed)           0.325     6.917    uin/uinReq
    SLICE_X37Y3          LUT3 (Prop_lut3_I1_O)        0.045     6.962 r  uin/FSM_sequential_reqState[1]_i_1/O
                         net (fo=1, routed)           0.000     6.962    uin/FSM_sequential_reqState[1]_i_1_n_0
    SLICE_X37Y3          FDRE                                         r  uin/FSM_sequential_reqState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.832     6.959    uin/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  uin/FSM_sequential_reqState_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.249     6.710    
    SLICE_X37Y3          FDRE (Hold_fdre_C_D)         0.099     6.809    uin/FSM_sequential_reqState_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.809    
                         arrival time                           6.962    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/RDCLK    n/a            2.576         10.000      7.424      RAMB18_X1Y2     uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK    n/a            2.576         10.000      7.424      RAMB18_X1Y2     uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK    n/a            2.576         10.000      7.424      RAMB18_X2Y2     uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK    n/a            2.576         10.000      7.424      RAMB18_X2Y2     uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X33Y17    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X33Y17    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X46Y16    ampData_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X40Y13    ampData_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y17    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y17    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y17    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y17    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X46Y16    ampData_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X46Y16    ampData_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X40Y13    ampData_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X40Y13    ampData_reg[1]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y17    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y17    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y17    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y17    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X46Y16    ampData_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X46Y16    ampData_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X40Y13    ampData_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X40Y13    ampData_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFB
  To Clock:  CLKFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ghzPll/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :           20  Failing Endpoints,  Worst Slack       -5.424ns,  Total Violation      -32.308ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            3  Failing Endpoints,  Worst Slack       -1.155ns,  Total Violation       -2.558ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.424ns  (required time - arrival time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/D_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLKOUT0 rise@1.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        6.353ns  (logic 1.670ns (26.287%)  route 4.683ns (73.713%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.089ns = ( 9.089 - 1.000 ) 
    Source Clock Delay      (SCD):    8.620ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.598     5.119    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.661     8.620    modPwm/COUNTER_TC_MACRO_inst/clk1Ghz
    DSP48_X1Y1           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CLK_P[46])
                                                      0.434     9.054 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[46]
                         net (fo=1, routed)           1.355    10.408    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[46]
    SLICE_X59Y2          LUT4 (Prop_lut4_I2_O)        0.124    10.532 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_13/O
                         net (fo=1, routed)           0.432    10.965    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_13_n_0
    SLICE_X59Y0          LUT5 (Prop_lut5_I4_O)        0.124    11.089 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_8/O
                         net (fo=2, routed)           0.697    11.785    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_8_n_0
    SLICE_X59Y0          LUT6 (Prop_lut6_I3_O)        0.124    11.909 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10/O
                         net (fo=9, routed)           0.446    12.356    modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    12.480 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_1/O
                         net (fo=1, routed)           1.753    14.233    modPwm/COUNTER_TC_MACRO_inst_n_12
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.631 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.631    modPwm/D0_carry__0_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.745    modPwm/D0_carry__1_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.973 r  modPwm/D0_carry__2/CO[2]
                         net (fo=1, routed)           0.000    14.973    modPwm/D0_carry__2_n_1
    SLICE_X58Y3          FDRE                                         r  modPwm/D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.479     5.820    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.903 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     7.480    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.571 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.518     9.089    modPwm/clk1Ghz
    SLICE_X58Y3          FDRE                                         r  modPwm/D_reg/C
                         clock pessimism              0.468     9.557    
                         clock uncertainty           -0.055     9.502    
    SLICE_X58Y3          FDRE (Setup_fdre_C_D)        0.046     9.548    modPwm/D_reg
  -------------------------------------------------------------------
                         required time                          9.548    
                         arrival time                         -14.973    
  -------------------------------------------------------------------
                         slack                                 -5.424    

Slack (VIOLATED) :        -3.889ns  (required time - arrival time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLKOUT0 rise@1.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 0.930ns (21.208%)  route 3.455ns (78.792%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.112ns = ( 9.112 - 1.000 ) 
    Source Clock Delay      (SCD):    8.620ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.598     5.119    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.661     8.620    modPwm/COUNTER_TC_MACRO_inst/clk1Ghz
    DSP48_X1Y1           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CLK_P[46])
                                                      0.434     9.054 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[46]
                         net (fo=1, routed)           1.355    10.408    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[46]
    SLICE_X59Y2          LUT4 (Prop_lut4_I2_O)        0.124    10.532 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_13/O
                         net (fo=1, routed)           0.432    10.965    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_13_n_0
    SLICE_X59Y0          LUT5 (Prop_lut5_I4_O)        0.124    11.089 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_8/O
                         net (fo=2, routed)           0.728    11.816    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_8_n_0
    SLICE_X59Y3          LUT4 (Prop_lut4_I2_O)        0.124    11.940 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_2/O
                         net (fo=1, routed)           0.390    12.330    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_2_n_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.551    13.005    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X1Y1           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.479     5.820    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.903 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     7.480    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.571 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.542     9.112    modPwm/COUNTER_TC_MACRO_inst/clk1Ghz
    DSP48_X1Y1           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.507     9.620    
                         clock uncertainty           -0.055     9.565    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.449     9.116    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                         -13.005    
  -------------------------------------------------------------------
                         slack                                 -3.889    

Slack (VIOLATED) :        -3.889ns  (required time - arrival time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLKOUT0 rise@1.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 0.930ns (21.208%)  route 3.455ns (78.792%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.112ns = ( 9.112 - 1.000 ) 
    Source Clock Delay      (SCD):    8.620ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.598     5.119    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.661     8.620    modPwm/COUNTER_TC_MACRO_inst/clk1Ghz
    DSP48_X1Y1           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CLK_P[46])
                                                      0.434     9.054 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[46]
                         net (fo=1, routed)           1.355    10.408    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[46]
    SLICE_X59Y2          LUT4 (Prop_lut4_I2_O)        0.124    10.532 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_13/O
                         net (fo=1, routed)           0.432    10.965    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_13_n_0
    SLICE_X59Y0          LUT5 (Prop_lut5_I4_O)        0.124    11.089 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_8/O
                         net (fo=2, routed)           0.728    11.816    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_8_n_0
    SLICE_X59Y3          LUT4 (Prop_lut4_I2_O)        0.124    11.940 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_2/O
                         net (fo=1, routed)           0.390    12.330    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_2_n_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.551    13.005    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X1Y1           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.479     5.820    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.903 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     7.480    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.571 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.542     9.112    modPwm/COUNTER_TC_MACRO_inst/clk1Ghz
    DSP48_X1Y1           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.507     9.620    
                         clock uncertainty           -0.055     9.565    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -0.449     9.116    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                         -13.005    
  -------------------------------------------------------------------
                         slack                                 -3.889    

Slack (VIOLATED) :        -3.757ns  (required time - arrival time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLKOUT0 rise@1.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.930ns (21.863%)  route 3.324ns (78.137%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.112ns = ( 9.112 - 1.000 ) 
    Source Clock Delay      (SCD):    8.620ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.598     5.119    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.661     8.620    modPwm/COUNTER_TC_MACRO_inst/clk1Ghz
    DSP48_X1Y1           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CLK_P[46])
                                                      0.434     9.054 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[46]
                         net (fo=1, routed)           1.355    10.408    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[46]
    SLICE_X59Y2          LUT4 (Prop_lut4_I2_O)        0.124    10.532 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_13/O
                         net (fo=1, routed)           0.432    10.965    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_13_n_0
    SLICE_X59Y0          LUT5 (Prop_lut5_I4_O)        0.124    11.089 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_8/O
                         net (fo=2, routed)           0.728    11.816    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_8_n_0
    SLICE_X59Y3          LUT4 (Prop_lut4_I2_O)        0.124    11.940 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_2/O
                         net (fo=1, routed)           0.390    12.330    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_2_n_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.420    12.873    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X1Y1           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.479     5.820    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.903 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     7.480    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.571 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.542     9.112    modPwm/COUNTER_TC_MACRO_inst/clk1Ghz
    DSP48_X1Y1           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.507     9.620    
                         clock uncertainty           -0.055     9.565    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -0.449     9.116    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                         -12.873    
  -------------------------------------------------------------------
                         slack                                 -3.757    

Slack (VIOLATED) :        -1.256ns  (required time - arrival time)
  Source:                 modBldc/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modBldc/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLKOUT0 rise@1.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 1.692ns (75.360%)  route 0.553ns (24.640%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.079ns = ( 9.079 - 1.000 ) 
    Source Clock Delay      (SCD):    8.579ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.598     5.119    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.620     8.579    modBldc/clk1Ghz
    SLICE_X0Y26          FDRE                                         r  modBldc/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     9.035 r  modBldc/counter_reg[1]/Q
                         net (fo=2, routed)           0.553     9.588    modBldc/out[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.262 r  modBldc/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    modBldc/counter_reg[0]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.376 r  modBldc/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.376    modBldc/counter_reg[4]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.490 r  modBldc/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.490    modBldc/counter_reg[8]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.824 r  modBldc/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.824    modBldc/counter_reg[12]_i_1_n_6
    SLICE_X0Y29          FDRE                                         r  modBldc/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.479     5.820    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.903 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     7.480    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.571 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.508     9.079    modBldc/clk1Ghz
    SLICE_X0Y29          FDRE                                         r  modBldc/counter_reg[13]/C
                         clock pessimism              0.482     9.561    
                         clock uncertainty           -0.055     9.506    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062     9.568    modBldc/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.568    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                 -1.256    

Slack (VIOLATED) :        -1.235ns  (required time - arrival time)
  Source:                 modBldc/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modBldc/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLKOUT0 rise@1.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 1.671ns (75.127%)  route 0.553ns (24.873%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.079ns = ( 9.079 - 1.000 ) 
    Source Clock Delay      (SCD):    8.579ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.598     5.119    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.620     8.579    modBldc/clk1Ghz
    SLICE_X0Y26          FDRE                                         r  modBldc/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     9.035 r  modBldc/counter_reg[1]/Q
                         net (fo=2, routed)           0.553     9.588    modBldc/out[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.262 r  modBldc/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    modBldc/counter_reg[0]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.376 r  modBldc/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.376    modBldc/counter_reg[4]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.490 r  modBldc/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.490    modBldc/counter_reg[8]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.803 r  modBldc/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.803    modBldc/counter_reg[12]_i_1_n_4
    SLICE_X0Y29          FDRE                                         r  modBldc/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.479     5.820    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.903 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     7.480    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.571 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.508     9.079    modBldc/clk1Ghz
    SLICE_X0Y29          FDRE                                         r  modBldc/counter_reg[15]/C
                         clock pessimism              0.482     9.561    
                         clock uncertainty           -0.055     9.506    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062     9.568    modBldc/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.568    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                 -1.235    

Slack (VIOLATED) :        -1.161ns  (required time - arrival time)
  Source:                 modBldc/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modBldc/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLKOUT0 rise@1.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 1.597ns (74.271%)  route 0.553ns (25.729%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.079ns = ( 9.079 - 1.000 ) 
    Source Clock Delay      (SCD):    8.579ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.598     5.119    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.620     8.579    modBldc/clk1Ghz
    SLICE_X0Y26          FDRE                                         r  modBldc/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     9.035 r  modBldc/counter_reg[1]/Q
                         net (fo=2, routed)           0.553     9.588    modBldc/out[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.262 r  modBldc/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    modBldc/counter_reg[0]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.376 r  modBldc/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.376    modBldc/counter_reg[4]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.490 r  modBldc/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.490    modBldc/counter_reg[8]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.729 r  modBldc/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.729    modBldc/counter_reg[12]_i_1_n_5
    SLICE_X0Y29          FDRE                                         r  modBldc/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.479     5.820    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.903 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     7.480    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.571 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.508     9.079    modBldc/clk1Ghz
    SLICE_X0Y29          FDRE                                         r  modBldc/counter_reg[14]/C
                         clock pessimism              0.482     9.561    
                         clock uncertainty           -0.055     9.506    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062     9.568    modBldc/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          9.568    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                 -1.161    

Slack (VIOLATED) :        -1.145ns  (required time - arrival time)
  Source:                 modBldc/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modBldc/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLKOUT0 rise@1.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 1.581ns (74.079%)  route 0.553ns (25.921%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.079ns = ( 9.079 - 1.000 ) 
    Source Clock Delay      (SCD):    8.579ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.598     5.119    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.620     8.579    modBldc/clk1Ghz
    SLICE_X0Y26          FDRE                                         r  modBldc/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     9.035 r  modBldc/counter_reg[1]/Q
                         net (fo=2, routed)           0.553     9.588    modBldc/out[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.262 r  modBldc/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    modBldc/counter_reg[0]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.376 r  modBldc/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.376    modBldc/counter_reg[4]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.490 r  modBldc/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.490    modBldc/counter_reg[8]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.713 r  modBldc/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.713    modBldc/counter_reg[12]_i_1_n_7
    SLICE_X0Y29          FDRE                                         r  modBldc/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.479     5.820    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.903 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     7.480    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.571 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.508     9.079    modBldc/clk1Ghz
    SLICE_X0Y29          FDRE                                         r  modBldc/counter_reg[12]/C
                         clock pessimism              0.482     9.561    
                         clock uncertainty           -0.055     9.506    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062     9.568    modBldc/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.568    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                 -1.145    

Slack (VIOLATED) :        -1.143ns  (required time - arrival time)
  Source:                 modBldc/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modBldc/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLKOUT0 rise@1.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 1.578ns (74.042%)  route 0.553ns (25.958%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.078ns = ( 9.078 - 1.000 ) 
    Source Clock Delay      (SCD):    8.579ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.598     5.119    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.620     8.579    modBldc/clk1Ghz
    SLICE_X0Y26          FDRE                                         r  modBldc/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     9.035 r  modBldc/counter_reg[1]/Q
                         net (fo=2, routed)           0.553     9.588    modBldc/out[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.262 r  modBldc/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    modBldc/counter_reg[0]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.376 r  modBldc/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.376    modBldc/counter_reg[4]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.710 r  modBldc/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.710    modBldc/counter_reg[8]_i_1_n_6
    SLICE_X0Y28          FDRE                                         r  modBldc/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.479     5.820    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.903 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     7.480    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.571 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.507     9.078    modBldc/clk1Ghz
    SLICE_X0Y28          FDRE                                         r  modBldc/counter_reg[9]/C
                         clock pessimism              0.482     9.560    
                         clock uncertainty           -0.055     9.505    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.062     9.567    modBldc/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          9.567    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                 -1.143    

Slack (VIOLATED) :        -1.122ns  (required time - arrival time)
  Source:                 modBldc/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modBldc/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLKOUT0 rise@1.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 1.557ns (73.784%)  route 0.553ns (26.216%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.078ns = ( 9.078 - 1.000 ) 
    Source Clock Delay      (SCD):    8.579ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.598     5.119    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.620     8.579    modBldc/clk1Ghz
    SLICE_X0Y26          FDRE                                         r  modBldc/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     9.035 r  modBldc/counter_reg[1]/Q
                         net (fo=2, routed)           0.553     9.588    modBldc/out[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.262 r  modBldc/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    modBldc/counter_reg[0]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.376 r  modBldc/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.376    modBldc/counter_reg[4]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.689 r  modBldc/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.689    modBldc/counter_reg[8]_i_1_n_4
    SLICE_X0Y28          FDRE                                         r  modBldc/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.479     5.820    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.903 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     7.480    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.571 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.507     9.078    modBldc/clk1Ghz
    SLICE_X0Y28          FDRE                                         r  modBldc/counter_reg[11]/C
                         clock pessimism              0.482     9.560    
                         clock uncertainty           -0.055     9.505    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.062     9.567    modBldc/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.567    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                 -1.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 modBldc/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modBldc/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.292ns (80.033%)  route 0.073ns (19.967%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.554     1.437    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.583     2.597    modBldc/clk1Ghz
    SLICE_X1Y26          FDRE                                         r  modBldc/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     2.738 f  modBldc/counter_reg[0]/Q
                         net (fo=2, routed)           0.073     2.810    modBldc/out[0]
    SLICE_X0Y26          LUT1 (Prop_lut1_I0_O)        0.045     2.855 r  modBldc/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.855    modBldc/counter[0]_i_2_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.961 r  modBldc/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.961    modBldc/counter_reg[0]_i_1_n_6
    SLICE_X0Y26          FDRE                                         r  modBldc/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.822     1.949    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.851     3.428    modBldc/clk1Ghz
    SLICE_X0Y26          FDRE                                         r  modBldc/counter_reg[1]/C
                         clock pessimism             -0.818     2.610    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.105     2.715    modBldc/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 modBldc/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modBldc/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.554     1.437    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.586     2.600    modBldc/clk1Ghz
    SLICE_X0Y29          FDRE                                         r  modBldc/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     2.741 r  modBldc/counter_reg[14]/Q
                         net (fo=2, routed)           0.136     2.876    modBldc/out[14]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.987 r  modBldc/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.987    modBldc/counter_reg[12]_i_1_n_5
    SLICE_X0Y29          FDRE                                         r  modBldc/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.822     1.949    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.855     3.432    modBldc/clk1Ghz
    SLICE_X0Y29          FDRE                                         r  modBldc/counter_reg[14]/C
                         clock pessimism             -0.832     2.600    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105     2.705    modBldc/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 modBldc/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modBldc/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.554     1.437    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.585     2.599    modBldc/clk1Ghz
    SLICE_X0Y28          FDRE                                         r  modBldc/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     2.740 r  modBldc/counter_reg[10]/Q
                         net (fo=2, routed)           0.136     2.875    modBldc/out[10]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.986 r  modBldc/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.986    modBldc/counter_reg[8]_i_1_n_5
    SLICE_X0Y28          FDRE                                         r  modBldc/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.822     1.949    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.854     3.431    modBldc/clk1Ghz
    SLICE_X0Y28          FDRE                                         r  modBldc/counter_reg[10]/C
                         clock pessimism             -0.832     2.599    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.105     2.704    modBldc/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 modBldc/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modBldc/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.554     1.437    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.583     2.597    modBldc/clk1Ghz
    SLICE_X0Y26          FDRE                                         r  modBldc/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     2.738 r  modBldc/counter_reg[2]/Q
                         net (fo=2, routed)           0.136     2.873    modBldc/out[2]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.984 r  modBldc/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.984    modBldc/counter_reg[0]_i_1_n_5
    SLICE_X0Y26          FDRE                                         r  modBldc/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.822     1.949    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.851     3.428    modBldc/clk1Ghz
    SLICE_X0Y26          FDRE                                         r  modBldc/counter_reg[2]/C
                         clock pessimism             -0.831     2.597    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.105     2.702    modBldc/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 modBldc/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modBldc/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.554     1.437    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.585     2.599    modBldc/clk1Ghz
    SLICE_X0Y27          FDRE                                         r  modBldc/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     2.740 r  modBldc/counter_reg[6]/Q
                         net (fo=2, routed)           0.136     2.875    modBldc/out[6]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.986 r  modBldc/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.986    modBldc/counter_reg[4]_i_1_n_5
    SLICE_X0Y27          FDRE                                         r  modBldc/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.822     1.949    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.853     3.430    modBldc/clk1Ghz
    SLICE_X0Y27          FDRE                                         r  modBldc/counter_reg[6]/C
                         clock pessimism             -0.831     2.599    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.105     2.704    modBldc/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 modBldc/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modBldc/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.352ns (82.853%)  route 0.073ns (17.147%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.554     1.437    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.583     2.597    modBldc/clk1Ghz
    SLICE_X1Y26          FDRE                                         r  modBldc/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     2.738 f  modBldc/counter_reg[0]/Q
                         net (fo=2, routed)           0.073     2.810    modBldc/out[0]
    SLICE_X0Y26          LUT1 (Prop_lut1_I0_O)        0.045     2.855 r  modBldc/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.855    modBldc/counter[0]_i_2_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     3.021 r  modBldc/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.021    modBldc/counter_reg[0]_i_1_n_4
    SLICE_X0Y26          FDRE                                         r  modBldc/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.822     1.949    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.851     3.428    modBldc/clk1Ghz
    SLICE_X0Y26          FDRE                                         r  modBldc/counter_reg[3]/C
                         clock pessimism             -0.818     2.610    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.105     2.715    modBldc/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 modBldc/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modBldc/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.285ns (67.724%)  route 0.136ns (32.276%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.554     1.437    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.586     2.600    modBldc/clk1Ghz
    SLICE_X0Y29          FDRE                                         r  modBldc/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     2.741 r  modBldc/counter_reg[14]/Q
                         net (fo=2, routed)           0.136     2.876    modBldc/out[14]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     3.020 r  modBldc/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.020    modBldc/counter_reg[12]_i_1_n_4
    SLICE_X0Y29          FDRE                                         r  modBldc/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.822     1.949    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.855     3.432    modBldc/clk1Ghz
    SLICE_X0Y29          FDRE                                         r  modBldc/counter_reg[15]/C
                         clock pessimism             -0.832     2.600    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105     2.705    modBldc/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 modBldc/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modBldc/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.285ns (67.724%)  route 0.136ns (32.276%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.554     1.437    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.585     2.599    modBldc/clk1Ghz
    SLICE_X0Y28          FDRE                                         r  modBldc/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     2.740 r  modBldc/counter_reg[10]/Q
                         net (fo=2, routed)           0.136     2.875    modBldc/out[10]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     3.019 r  modBldc/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.019    modBldc/counter_reg[8]_i_1_n_4
    SLICE_X0Y28          FDRE                                         r  modBldc/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.822     1.949    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.854     3.431    modBldc/clk1Ghz
    SLICE_X0Y28          FDRE                                         r  modBldc/counter_reg[11]/C
                         clock pessimism             -0.832     2.599    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.105     2.704    modBldc/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 modBldc/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modBldc/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.285ns (67.724%)  route 0.136ns (32.276%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.554     1.437    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.585     2.599    modBldc/clk1Ghz
    SLICE_X0Y27          FDRE                                         r  modBldc/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     2.740 r  modBldc/counter_reg[6]/Q
                         net (fo=2, routed)           0.136     2.875    modBldc/out[6]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     3.019 r  modBldc/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.019    modBldc/counter_reg[4]_i_1_n_4
    SLICE_X0Y27          FDRE                                         r  modBldc/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.822     1.949    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.853     3.430    modBldc/clk1Ghz
    SLICE_X0Y27          FDRE                                         r  modBldc/counter_reg[7]/C
                         clock pessimism             -0.831     2.599    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.105     2.704    modBldc/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 modBldc/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modBldc/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.251ns (56.482%)  route 0.193ns (43.518%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.554     1.437    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.586     2.600    modBldc/clk1Ghz
    SLICE_X0Y29          FDRE                                         r  modBldc/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     2.741 r  modBldc/counter_reg[13]/Q
                         net (fo=2, routed)           0.193     2.934    modBldc/out[13]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.044 r  modBldc/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.044    modBldc/counter_reg[12]_i_1_n_6
    SLICE_X0Y29          FDRE                                         r  modBldc/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.822     1.949    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.855     3.432    modBldc/clk1Ghz
    SLICE_X0Y29          FDRE                                         r  modBldc/counter_reg[13]/C
                         clock pessimism             -0.832     2.600    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105     2.705    modBldc/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.339    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { ghzPll/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         1.000       -1.155     BUFGCTRL_X0Y1   ghzPll/BUFG_inst/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         1.000       -1.154     DSP48_X1Y1      modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.000       -0.249     PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         1.000       0.000      SLICE_X1Y26     modBldc/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.000       0.000      SLICE_X0Y28     modBldc/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.000       0.000      SLICE_X0Y28     modBldc/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.000       0.000      SLICE_X0Y29     modBldc/counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.000       0.000      SLICE_X0Y29     modBldc/counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.000       0.000      SLICE_X0Y29     modBldc/counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         1.000       0.000      SLICE_X0Y29     modBldc/counter_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.000       159.000    PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X1Y26     modBldc/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X1Y26     modBldc/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X0Y28     modBldc/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X0Y28     modBldc/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X0Y28     modBldc/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X0Y28     modBldc/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X0Y29     modBldc/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X0Y29     modBldc/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X0Y29     modBldc/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X0Y29     modBldc/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X1Y26     modBldc/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X1Y26     modBldc/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X0Y28     modBldc/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X0Y28     modBldc/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X0Y28     modBldc/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X0Y28     modBldc/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X0Y29     modBldc/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X0Y29     modBldc/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X0Y29     modBldc/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X0Y29     modBldc/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  CLKOUT0

Setup :            1  Failing Endpoint ,  Worst Slack       -4.890ns,  Total Violation       -4.890ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.890ns  (required time - arrival time)
  Source:                 ampData_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLKOUT0 rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.958ns  (logic 1.965ns (21.936%)  route 6.993ns (78.064%))
  Logic Levels:           6  (CARRY4=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.089ns = ( 9.089 - 1.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.572     5.093    clk_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  ampData_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  ampData_reg_rep[0]/Q
                         net (fo=26, routed)          3.177     8.726    modPwm/Q[0]
    SLICE_X61Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.850 r  modPwm/g0_b12/O
                         net (fo=2, routed)           0.000     8.850    modPwm/g0_b12_n_0
    SLICE_X61Y2          MUXF7 (Prop_muxf7_I0_O)      0.238     9.088 r  modPwm/D0_carry__0_i_9/O
                         net (fo=1, routed)           1.555    10.643    modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_8
    SLICE_X57Y2          LUT6 (Prop_lut6_I0_O)        0.298    10.941 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_2/O
                         net (fo=1, routed)           2.261    13.202    modPwm/COUNTER_TC_MACRO_inst_n_13
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.709 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.709    modPwm/D0_carry__0_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.823 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.823    modPwm/D0_carry__1_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.051 r  modPwm/D0_carry__2/CO[2]
                         net (fo=1, routed)           0.000    14.051    modPwm/D0_carry__2_n_1
    SLICE_X58Y3          FDRE                                         r  modPwm/D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.479     5.820    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.903 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     7.480    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.571 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.518     9.089    modPwm/clk1Ghz
    SLICE_X58Y3          FDRE                                         r  modPwm/D_reg/C
                         clock pessimism              0.180     9.269    
                         clock uncertainty           -0.153     9.116    
    SLICE_X58Y3          FDRE (Setup_fdre_C_D)        0.046     9.162    modPwm/D_reg
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                         -14.051    
  -------------------------------------------------------------------
                         slack                                 -4.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ampData_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.645ns (29.455%)  route 1.545ns (70.545%))
  Logic Levels:           6  (CARRY4=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.569     1.452    clk_IBUF_BUFG
    SLICE_X56Y2          FDRE                                         r  ampData_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.164     1.616 r  ampData_reg_rep[4]/Q
                         net (fo=23, routed)          0.763     2.379    modPwm/Q[4]
    SLICE_X60Y2          LUT6 (Prop_lut6_I4_O)        0.045     2.424 r  modPwm/g0_b9/O
                         net (fo=2, routed)           0.000     2.424    modPwm/g0_b9_n_0
    SLICE_X60Y2          MUXF7 (Prop_muxf7_I0_O)      0.073     2.497 r  modPwm/D0_carry__0_i_12/O
                         net (fo=1, routed)           0.782     3.279    modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_1
    SLICE_X58Y1          LUT6 (Prop_lut6_I5_O)        0.108     3.387 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.387    modPwm/COUNTER_TC_MACRO_inst_n_11
    SLICE_X58Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     3.539 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.539    modPwm/D0_carry__0_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.578 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.578    modPwm/D0_carry__1_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     3.642 r  modPwm/D0_carry__2/CO[2]
                         net (fo=1, routed)           0.000     3.642    modPwm/D0_carry__2_n_1
    SLICE_X58Y3          FDRE                                         r  modPwm/D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.822     1.949    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.864     3.441    modPwm/clk1Ghz
    SLICE_X58Y3          FDRE                                         r  modPwm/D_reg/C
                         clock pessimism             -0.244     3.196    
                         clock uncertainty            0.153     3.350    
    SLICE_X58Y3          FDRE (Hold_fdre_C_D)         0.100     3.450    modPwm/D_reg
  -------------------------------------------------------------------
                         required time                         -3.450    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 uin/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.456ns (32.321%)  route 0.955ns (67.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.565     5.086    uin/clk_IBUF_BUFG
    SLICE_X39Y5          FDRE                                         r  uin/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 f  uin/RST_reg/Q
                         net (fo=1, routed)           0.955     6.497    uin/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X1Y2          FIFO18E1                                     f  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.493    14.834    uin/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X1Y2          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X1Y2          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    12.690    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                          -6.497    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 uout/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.518ns (40.266%)  route 0.768ns (59.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.637     5.158    uout/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  uout/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.676 f  uout/RST_reg/Q
                         net (fo=1, routed)           0.768     6.445    uout/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X2Y2          FIFO18E1                                     f  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.495    14.836    uout/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X2Y2          FIFO18E1                                     r  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.260    15.096    
                         clock uncertainty           -0.035    15.060    
    RAMB18_X2Y2          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    12.692    uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                          -6.445    
  -------------------------------------------------------------------
                         slack                                  6.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 uout/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.130%)  route 0.346ns (67.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.594     1.477    uout/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  uout/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.164     1.641 f  uout/RST_reg/Q
                         net (fo=1, routed)           0.346     1.988    uout/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X2Y2          FIFO18E1                                     f  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.879     2.007    uout/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X2Y2          FIFO18E1                                     r  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.529    
    RAMB18_X2Y2          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.940    uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 uin/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (25.007%)  route 0.423ns (74.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.563     1.446    uin/clk_IBUF_BUFG
    SLICE_X39Y5          FDRE                                         r  uin/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  uin/RST_reg/Q
                         net (fo=1, routed)           0.423     2.010    uin/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X1Y2          FIFO18E1                                     f  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.878     2.006    uin/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X1Y2          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.528    
    RAMB18_X1Y2          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.939    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  1.071    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segDisp/segReg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.358ns  (logic 4.055ns (63.781%)  route 2.303ns (36.219%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE                         0.000     0.000 r  segDisp/segReg_reg[6]/C
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  segDisp/segReg_reg[6]/Q
                         net (fo=1, routed)           2.303     2.827    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.358 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.358    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/anReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.198ns  (logic 4.117ns (66.426%)  route 2.081ns (33.574%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  segDisp/anReg_reg[2]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.422     0.422 r  segDisp/anReg_reg[2]/Q
                         net (fo=1, routed)           2.081     2.503    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.695     6.198 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.198    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/segReg_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.189ns  (logic 4.053ns (65.491%)  route 2.136ns (34.509%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDSE                         0.000     0.000 r  segDisp/segReg_reg[1]/C
    SLICE_X54Y17         FDSE (Prop_fdse_C_Q)         0.524     0.524 r  segDisp/segReg_reg[1]/Q
                         net (fo=1, routed)           2.136     2.660    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.189 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.189    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/segReg_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.167ns  (logic 3.994ns (64.763%)  route 2.173ns (35.237%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDSE                         0.000     0.000 r  segDisp/segReg_reg[2]/C
    SLICE_X53Y18         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  segDisp/segReg_reg[2]/Q
                         net (fo=1, routed)           2.173     2.632    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.167 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.167    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/anReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.113ns  (logic 3.962ns (64.811%)  route 2.151ns (35.189%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  segDisp/anReg_reg[0]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  segDisp/anReg_reg[0]/Q
                         net (fo=1, routed)           2.151     2.610    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     6.113 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.113    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/segReg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.108ns  (logic 3.995ns (65.396%)  route 2.114ns (34.604%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDSE                         0.000     0.000 r  segDisp/segReg_reg[3]/C
    SLICE_X55Y17         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  segDisp/segReg_reg[3]/Q
                         net (fo=1, routed)           2.114     2.573    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.108 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.108    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/segReg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.108ns  (logic 3.970ns (64.991%)  route 2.138ns (35.009%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDSE                         0.000     0.000 r  segDisp/segReg_reg[0]/C
    SLICE_X55Y17         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  segDisp/segReg_reg[0]/Q
                         net (fo=1, routed)           2.138     2.597    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.108 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.108    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/segReg_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.097ns  (logic 3.979ns (65.265%)  route 2.118ns (34.735%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDSE                         0.000     0.000 r  segDisp/segReg_reg[4]/C
    SLICE_X53Y17         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  segDisp/segReg_reg[4]/Q
                         net (fo=1, routed)           2.118     2.577    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.097 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.097    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/segReg_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.044ns  (logic 3.963ns (65.574%)  route 2.081ns (34.426%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDSE                         0.000     0.000 r  segDisp/segReg_reg[5]/C
    SLICE_X55Y18         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  segDisp/segReg_reg[5]/Q
                         net (fo=1, routed)           2.081     2.540    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.044 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.044    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/anReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.021ns  (logic 4.107ns (68.220%)  route 1.913ns (31.780%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  segDisp/anReg_reg[3]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.422     0.422 r  segDisp/anReg_reg[3]/Q
                         net (fo=1, routed)           1.913     2.335    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.685     6.021 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.021    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbc/counterArray_reg[2][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/debounced_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.212ns (74.358%)  route 0.073ns (25.642%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE                         0.000     0.000 r  dbc/counterArray_reg[2][2]/C
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  dbc/counterArray_reg[2][2]/Q
                         net (fo=4, routed)           0.073     0.240    dbc/counterArray_reg_n_0_[2][2]
    SLICE_X9Y3           LUT4 (Prop_lut4_I1_O)        0.045     0.285 r  dbc/debounced[2]_i_1/O
                         net (fo=1, routed)           0.000     0.285    dbc/debounced[2]_i_1_n_0
    SLICE_X9Y3           FDRE                                         r  dbc/debounced_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/debounced_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.223%)  route 0.123ns (39.777%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE                         0.000     0.000 r  dbc/debounced_reg[1]/C
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[1]/Q
                         net (fo=7, routed)           0.123     0.264    dbc/btnsDbc[1]
    SLICE_X6Y1           LUT5 (Prop_lut5_I4_O)        0.045     0.309 r  dbc/counterArray[1][0]_i_1/O
                         net (fo=1, routed)           0.000     0.309    dbc/counterArray[1][0]_i_1_n_0
    SLICE_X6Y1           FDRE                                         r  dbc/counterArray_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/debounced_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE                         0.000     0.000 r  dbc/debounced_reg[2]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[2]/Q
                         net (fo=7, routed)           0.126     0.267    dbc/btnsDbc[2]
    SLICE_X8Y3           LUT5 (Prop_lut5_I4_O)        0.045     0.312 r  dbc/counterArray[2][0]_i_1/O
                         net (fo=1, routed)           0.000     0.312    dbc/counterArray[2][0]_i_1_n_0
    SLICE_X8Y3           FDRE                                         r  dbc/counterArray_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/debounced_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.189ns (60.606%)  route 0.123ns (39.394%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE                         0.000     0.000 r  dbc/debounced_reg[1]/C
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[1]/Q
                         net (fo=7, routed)           0.123     0.264    dbc/btnsDbc[1]
    SLICE_X6Y1           LUT5 (Prop_lut5_I4_O)        0.048     0.312 r  dbc/counterArray[1][1]_i_1/O
                         net (fo=1, routed)           0.000     0.312    dbc/counterArray[1][1]_i_1_n_0
    SLICE_X6Y1           FDRE                                         r  dbc/counterArray_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/debounced_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.453%)  route 0.127ns (40.547%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE                         0.000     0.000 r  dbc/debounced_reg[1]/C
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[1]/Q
                         net (fo=7, routed)           0.127     0.268    dbc/btnsDbc[1]
    SLICE_X6Y1           LUT5 (Prop_lut5_I4_O)        0.045     0.313 r  dbc/counterArray[1][2]_i_1/O
                         net (fo=1, routed)           0.000     0.313    dbc/counterArray[1][2]_i_1_n_0
    SLICE_X6Y1           FDRE                                         r  dbc/counterArray_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/debounced_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.189ns (60.093%)  route 0.126ns (39.907%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE                         0.000     0.000 r  dbc/debounced_reg[2]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[2]/Q
                         net (fo=7, routed)           0.126     0.267    dbc/btnsDbc[2]
    SLICE_X8Y3           LUT5 (Prop_lut5_I4_O)        0.048     0.315 r  dbc/counterArray[2][1]_i_1/O
                         net (fo=1, routed)           0.000     0.315    dbc/counterArray[2][1]_i_1_n_0
    SLICE_X8Y3           FDRE                                         r  dbc/counterArray_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/counterArray_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/debounced_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.212ns (67.022%)  route 0.104ns (32.978%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE                         0.000     0.000 r  dbc/counterArray_reg[1][0]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  dbc/counterArray_reg[1][0]/Q
                         net (fo=4, routed)           0.104     0.271    dbc/counterArray_reg_n_0_[1][0]
    SLICE_X7Y1           LUT4 (Prop_lut4_I2_O)        0.045     0.316 r  dbc/debounced[1]_i_1/O
                         net (fo=1, routed)           0.000     0.316    dbc/debounced[1]_i_1_n_0
    SLICE_X7Y1           FDRE                                         r  dbc/debounced_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/counterArray_reg[4][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[4][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.249ns (74.145%)  route 0.087ns (25.855%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE                         0.000     0.000 r  dbc/counterArray_reg[4][1]/C
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.151     0.151 r  dbc/counterArray_reg[4][1]/Q
                         net (fo=4, routed)           0.087     0.238    dbc/counterArray_reg_n_0_[4][1]
    SLICE_X14Y3          LUT5 (Prop_lut5_I1_O)        0.098     0.336 r  dbc/counterArray[4][2]_i_1/O
                         net (fo=1, routed)           0.000     0.336    dbc/counterArray[4][2]_i_1_n_0
    SLICE_X14Y3          FDRE                                         r  dbc/counterArray_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/counterArray_reg[3][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.249ns (73.796%)  route 0.088ns (26.204%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDRE                         0.000     0.000 r  dbc/counterArray_reg[3][1]/C
    SLICE_X14Y0          FDRE (Prop_fdre_C_Q)         0.151     0.151 r  dbc/counterArray_reg[3][1]/Q
                         net (fo=4, routed)           0.088     0.239    dbc/counterArray_reg_n_0_[3][1]
    SLICE_X14Y0          LUT5 (Prop_lut5_I1_O)        0.098     0.337 r  dbc/counterArray[3][2]_i_1/O
                         net (fo=1, routed)           0.000     0.337    dbc/counterArray[3][2]_i_1_n_0
    SLICE_X14Y0          FDRE                                         r  dbc/counterArray_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/debounced_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/debounced_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE                         0.000     0.000 r  dbc/debounced_reg[3]/C
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[3]/Q
                         net (fo=7, routed)           0.168     0.309    dbc/btnsDbc[3]
    SLICE_X13Y0          LUT4 (Prop_lut4_I0_O)        0.045     0.354 r  dbc/debounced[3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    dbc/debounced[3]_i_1_n_0
    SLICE_X13Y0          FDRE                                         r  dbc/debounced_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFB
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ghzPll/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFB'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghzPll/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFB fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.598    10.119    ghzPll/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.207 f  ghzPll/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    10.221    ghzPll/CLKFB
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  ghzPll/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ghzPll/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFB'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghzPll/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFB rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.554     1.437    ghzPll/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.492    ghzPll/CLKFB
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  ghzPll/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKOUT0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 modBldc/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.097ns  (logic 3.977ns (43.721%)  route 5.120ns (56.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.598     5.119    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.625     8.584    modBldc/clk1Ghz
    SLICE_X0Y29          FDRE                                         r  modBldc/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456     9.040 r  modBldc/counter_reg[15]/Q
                         net (fo=2, routed)           5.120    14.160    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    17.681 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.681    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modPwm/D_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            JA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.085ns  (logic 3.961ns (43.601%)  route 5.124ns (56.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.598     5.119    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.637     8.596    modPwm/clk1Ghz
    SLICE_X58Y3          FDRE                                         r  modPwm/D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.456     9.052 r  modPwm/D_reg/Q
                         net (fo=1, routed)           5.124    14.176    JA_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    17.681 r  JA_OBUF_inst/O
                         net (fo=0)                   0.000    17.681    JA
    J1                                                                r  JA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.824ns  (logic 3.974ns (45.040%)  route 4.849ns (54.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.598     5.119    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.625     8.584    modBldc/clk1Ghz
    SLICE_X0Y29          FDRE                                         r  modBldc/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456     9.040 r  modBldc/counter_reg[12]/Q
                         net (fo=2, routed)           4.849    13.890    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    17.408 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    17.408    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.746ns  (logic 3.963ns (45.315%)  route 4.783ns (54.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.598     5.119    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.625     8.584    modBldc/clk1Ghz
    SLICE_X0Y29          FDRE                                         r  modBldc/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456     9.040 r  modBldc/counter_reg[13]/Q
                         net (fo=2, routed)           4.783    13.823    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    17.330 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    17.330    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.334ns  (logic 3.971ns (47.655%)  route 4.362ns (52.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.598     5.119    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.625     8.584    modBldc/clk1Ghz
    SLICE_X0Y29          FDRE                                         r  modBldc/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456     9.040 r  modBldc/counter_reg[14]/Q
                         net (fo=2, routed)           4.362    13.402    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    16.918 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.918    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.930ns  (logic 3.964ns (49.992%)  route 3.966ns (50.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.598     5.119    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.624     8.583    modBldc/clk1Ghz
    SLICE_X0Y28          FDRE                                         r  modBldc/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     9.039 r  modBldc/counter_reg[9]/Q
                         net (fo=2, routed)           3.966    13.005    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    16.513 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.513    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.832ns  (logic 3.981ns (50.835%)  route 3.851ns (49.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.598     5.119    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.624     8.583    modBldc/clk1Ghz
    SLICE_X0Y28          FDRE                                         r  modBldc/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     9.039 r  modBldc/counter_reg[10]/Q
                         net (fo=2, routed)           3.851    12.890    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    16.415 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.415    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.367ns  (logic 3.960ns (53.747%)  route 3.408ns (46.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.598     5.119    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.624     8.583    modBldc/clk1Ghz
    SLICE_X0Y28          FDRE                                         r  modBldc/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     9.039 r  modBldc/counter_reg[11]/Q
                         net (fo=2, routed)           3.408    12.447    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    15.950 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.950    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.790ns  (logic 3.957ns (58.276%)  route 2.833ns (41.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.598     5.119    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.621     8.580    modBldc/clk1Ghz
    SLICE_X0Y27          FDRE                                         r  modBldc/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     9.036 r  modBldc/counter_reg[7]/Q
                         net (fo=2, routed)           2.833    11.869    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    15.370 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.370    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.680ns  (logic 3.962ns (59.318%)  route 2.717ns (40.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.598     5.119    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          1.621     8.580    modBldc/clk1Ghz
    SLICE_X0Y27          FDRE                                         r  modBldc/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     9.036 r  modBldc/counter_reg[6]/Q
                         net (fo=2, routed)           2.717    11.753    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    15.260 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.260    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 modBldc/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.343ns (74.433%)  route 0.461ns (25.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.554     1.437    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.583     2.597    modBldc/clk1Ghz
    SLICE_X0Y26          FDRE                                         r  modBldc/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     2.738 r  modBldc/counter_reg[2]/Q
                         net (fo=2, routed)           0.461     3.199    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.401 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.401    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.834ns  (logic 1.351ns (73.662%)  route 0.483ns (26.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.554     1.437    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.585     2.599    modBldc/clk1Ghz
    SLICE_X0Y27          FDRE                                         r  modBldc/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     2.740 r  modBldc/counter_reg[4]/Q
                         net (fo=2, routed)           0.483     3.223    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     4.432 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.432    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 1.351ns (72.118%)  route 0.522ns (27.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.554     1.437    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.583     2.597    modBldc/clk1Ghz
    SLICE_X0Y26          FDRE                                         r  modBldc/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     2.738 r  modBldc/counter_reg[3]/Q
                         net (fo=2, routed)           0.522     3.260    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     4.470 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.470    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 1.372ns (72.162%)  route 0.529ns (27.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.554     1.437    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.583     2.597    modBldc/clk1Ghz
    SLICE_X0Y26          FDRE                                         r  modBldc/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     2.738 r  modBldc/counter_reg[1]/Q
                         net (fo=2, routed)           0.529     3.267    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.497 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.497    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.357ns (67.373%)  route 0.657ns (32.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.554     1.437    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.585     2.599    modBldc/clk1Ghz
    SLICE_X0Y27          FDRE                                         r  modBldc/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     2.740 r  modBldc/counter_reg[5]/Q
                         net (fo=2, routed)           0.657     3.397    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     4.612 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.612    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.347ns (64.944%)  route 0.727ns (35.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.554     1.437    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.583     2.597    modBldc/clk1Ghz
    SLICE_X1Y26          FDRE                                         r  modBldc/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     2.738 r  modBldc/counter_reg[0]/Q
                         net (fo=2, routed)           0.727     3.465    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.671 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.671    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.346ns (64.830%)  route 0.730ns (35.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.554     1.437    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.585     2.599    modBldc/clk1Ghz
    SLICE_X0Y28          FDRE                                         r  modBldc/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     2.740 r  modBldc/counter_reg[8]/Q
                         net (fo=2, routed)           0.730     3.470    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     4.675 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.675    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.348ns (62.780%)  route 0.799ns (37.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.554     1.437    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.585     2.599    modBldc/clk1Ghz
    SLICE_X0Y27          FDRE                                         r  modBldc/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     2.740 r  modBldc/counter_reg[6]/Q
                         net (fo=2, routed)           0.799     3.539    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     4.746 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.746    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.343ns (61.634%)  route 0.836ns (38.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.554     1.437    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.585     2.599    modBldc/clk1Ghz
    SLICE_X0Y27          FDRE                                         r  modBldc/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     2.740 r  modBldc/counter_reg[7]/Q
                         net (fo=2, routed)           0.836     3.576    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     4.777 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.777    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modBldc/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.346ns (51.814%)  route 1.252ns (48.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.554     1.437    ghzPll/clk_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=18, routed)          0.585     2.599    modBldc/clk1Ghz
    SLICE_X0Y28          FDRE                                         r  modBldc/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     2.740 r  modBldc/counter_reg[11]/Q
                         net (fo=2, routed)           1.252     3.991    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     5.196 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.196    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.261ns  (logic 1.784ns (15.842%)  route 9.477ns (84.158%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.566    10.087    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y6          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.459    10.546 r  bldcUart/setType_reg/Q
                         net (fo=91, routed)          3.637    14.183    bldcUart/setType
    SLICE_X54Y14         LUT3 (Prop_lut3_I2_O)        0.150    14.333 r  bldcUart/segReg[6]_i_20/O
                         net (fo=93, routed)          3.482    17.815    segDisp/sel[5]
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.328    18.143 r  segDisp/TENBIT_inferred__0/segReg[5]_i_18/O
                         net (fo=1, routed)           0.799    18.942    segDisp/TENBIT_inferred__0/segReg[5]_i_18_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I0_O)        0.124    19.066 r  segDisp/TENBIT_inferred__0/segReg[5]_i_11/O
                         net (fo=1, routed)           0.000    19.066    segDisp/TENBIT_inferred__0/segReg[5]_i_11_n_0
    SLICE_X43Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    19.278 r  segDisp/TENBIT_inferred__0/segReg_reg[5]_i_6/O
                         net (fo=1, routed)           1.559    20.837    segDisp/TENBIT_inferred__0/segReg_reg[5]_i_6_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I0_O)        0.299    21.136 r  segDisp/segReg[5]_i_4/O
                         net (fo=1, routed)           0.000    21.136    segDisp/segReg[5]_i_4_n_0
    SLICE_X55Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    21.348 r  segDisp/segReg_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    21.348    segDisp/segWire[5]
    SLICE_X55Y18         FDSE                                         r  segDisp/segReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.532ns  (logic 1.394ns (13.236%)  route 9.138ns (86.764%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.566    10.087    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y6          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.459    10.546 r  bldcUart/setType_reg/Q
                         net (fo=91, routed)          3.637    14.183    bldcUart/setType
    SLICE_X54Y14         LUT3 (Prop_lut3_I2_O)        0.150    14.333 r  bldcUart/segReg[6]_i_20/O
                         net (fo=93, routed)          3.471    17.804    segDisp/sel[5]
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.328    18.132 r  segDisp/TENBIT_inferred__0/segReg[1]_i_13/O
                         net (fo=1, routed)           0.963    19.095    segDisp/TENBIT_inferred__0/segReg[1]_i_13_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.219 r  segDisp/TENBIT_inferred__0/segReg[1]_i_4/O
                         net (fo=1, routed)           1.067    20.287    segDisp/TENBIT_inferred__0/segReg[1]_i_4_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I0_O)        0.124    20.411 r  segDisp/segReg[1]_i_2/O
                         net (fo=1, routed)           0.000    20.411    segDisp/segReg[1]_i_2_n_0
    SLICE_X54Y17         MUXF7 (Prop_muxf7_I0_O)      0.209    20.620 r  segDisp/segReg_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    20.620    segDisp/segWire[1]
    SLICE_X54Y17         FDSE                                         r  segDisp/segReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.336ns  (logic 1.691ns (16.360%)  route 8.645ns (83.640%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.566    10.087    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y6          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.459    10.546 r  bldcUart/setType_reg/Q
                         net (fo=91, routed)          3.637    14.183    bldcUart/setType
    SLICE_X54Y14         LUT3 (Prop_lut3_I2_O)        0.150    14.333 f  bldcUart/segReg[6]_i_20/O
                         net (fo=93, routed)          1.824    16.157    segDisp/sel[5]
    SLICE_X44Y16         LUT6 (Prop_lut6_I4_O)        0.328    16.485 r  segDisp/segReg[6]_i_9/O
                         net (fo=2, routed)           1.071    17.556    segDisp/segReg[6]_i_9_n_0
    SLICE_X52Y16         LUT5 (Prop_lut5_I0_O)        0.124    17.680 r  segDisp/segReg[3]_i_9/O
                         net (fo=1, routed)           0.000    17.680    segDisp/segReg[3]_i_9_n_0
    SLICE_X52Y16         MUXF7 (Prop_muxf7_I0_O)      0.209    17.889 r  segDisp/segReg_reg[3]_i_4/O
                         net (fo=2, routed)           1.130    19.019    segDisp/segReg_reg[3]_i_4_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.297    19.316 r  segDisp/segReg[0]_i_3/O
                         net (fo=1, routed)           0.983    20.299    segDisp/segReg[0]_i_3_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    20.423 r  segDisp/segReg[0]_i_1/O
                         net (fo=1, routed)           0.000    20.423    segDisp/segWire[0]
    SLICE_X55Y17         FDSE                                         r  segDisp/segReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.322ns  (logic 1.309ns (12.681%)  route 9.013ns (87.319%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.566    10.087    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y6          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.459    10.546 r  bldcUart/setType_reg/Q
                         net (fo=91, routed)          3.637    14.183    bldcUart/setType
    SLICE_X54Y14         LUT3 (Prop_lut3_I2_O)        0.150    14.333 f  bldcUart/segReg[6]_i_20/O
                         net (fo=93, routed)          2.794    17.127    segDisp/sel[5]
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.328    17.455 r  segDisp/TENBIT_inferred__0/segReg[6]_i_28/O
                         net (fo=1, routed)           0.674    18.130    segDisp/TENBIT_inferred__0/segReg[6]_i_28_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    18.254 r  segDisp/TENBIT_inferred__0/segReg[6]_i_12/O
                         net (fo=1, routed)           0.806    19.060    segDisp/TENBIT_inferred__0/segReg[6]_i_12_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.184 r  segDisp/TENBIT_inferred__0/segReg[6]_i_4/O
                         net (fo=1, routed)           1.102    20.285    segDisp/TENBIT_inferred__0/segReg[6]_i_4_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I1_O)        0.124    20.409 r  segDisp/segReg[6]_i_2/O
                         net (fo=1, routed)           0.000    20.409    segDisp/segReg[6]_i_2_n_0
    SLICE_X52Y17         FDRE                                         r  segDisp/segReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.248ns  (logic 1.309ns (12.773%)  route 8.939ns (87.227%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.566    10.087    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y6          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.459    10.546 r  bldcUart/setType_reg/Q
                         net (fo=91, routed)          3.637    14.183    bldcUart/setType
    SLICE_X54Y14         LUT3 (Prop_lut3_I2_O)        0.150    14.333 r  bldcUart/segReg[6]_i_20/O
                         net (fo=93, routed)          3.709    18.042    segDisp/sel[5]
    SLICE_X42Y23         LUT6 (Prop_lut6_I5_O)        0.328    18.370 r  segDisp/TENBIT_inferred__0/segReg[2]_i_13/O
                         net (fo=1, routed)           0.286    18.656    segDisp/TENBIT_inferred__0/segReg[2]_i_13_n_0
    SLICE_X42Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.780 r  segDisp/TENBIT_inferred__0/segReg[2]_i_5/O
                         net (fo=1, routed)           0.439    19.220    segDisp/TENBIT_inferred__0/segReg[2]_i_5_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.344 r  segDisp/TENBIT_inferred__0/segReg[2]_i_3/O
                         net (fo=1, routed)           0.868    20.212    segDisp/TENBIT_inferred__0/segReg[2]_i_3_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I4_O)        0.124    20.336 r  segDisp/segReg[2]_i_1/O
                         net (fo=1, routed)           0.000    20.336    segDisp/segWire[2]
    SLICE_X53Y18         FDSE                                         r  segDisp/segReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.444ns  (logic 1.309ns (13.860%)  route 8.135ns (86.140%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.566    10.087    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y6          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.459    10.546 r  bldcUart/setType_reg/Q
                         net (fo=91, routed)          3.637    14.183    bldcUart/setType
    SLICE_X54Y14         LUT3 (Prop_lut3_I2_O)        0.150    14.333 r  bldcUart/segReg[6]_i_20/O
                         net (fo=93, routed)          2.087    16.420    segDisp/sel[5]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.328    16.748 r  segDisp/TENBIT_inferred__0/segReg[4]_i_16/O
                         net (fo=2, routed)           0.826    17.575    segDisp/TENBIT_inferred__0/segReg[4]_i_16_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    17.699 r  segDisp/TENBIT_inferred__0/segReg[4]_i_9/O
                         net (fo=1, routed)           0.777    18.476    segDisp/TENBIT_inferred__0/segReg[4]_i_9_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I0_O)        0.124    18.600 r  segDisp/TENBIT_inferred__0/segReg[4]_i_4/O
                         net (fo=1, routed)           0.808    19.408    segDisp/TENBIT_inferred__0/segReg[4]_i_4_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I4_O)        0.124    19.532 r  segDisp/segReg[4]_i_1/O
                         net (fo=1, routed)           0.000    19.532    segDisp/segWire[4]
    SLICE_X53Y17         FDSE                                         r  segDisp/segReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.200ns  (logic 1.889ns (20.532%)  route 7.311ns (79.468%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.566    10.087    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y6          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.459    10.546 r  bldcUart/setType_reg/Q
                         net (fo=91, routed)          3.637    14.183    bldcUart/setType
    SLICE_X54Y14         LUT3 (Prop_lut3_I2_O)        0.150    14.333 r  bldcUart/segReg[6]_i_20/O
                         net (fo=93, routed)          1.230    15.563    segDisp/sel[5]
    SLICE_X55Y19         LUT6 (Prop_lut6_I3_O)        0.328    15.891 f  segDisp/TENBIT_inferred__1/segReg[0]_i_7/O
                         net (fo=4, routed)           0.672    16.563    segDisp/TENBIT_inferred__1/segReg[0]_i_7_n_0
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.146    16.709 f  segDisp/TENBIT_inferred__1/segReg[4]_i_8/O
                         net (fo=1, routed)           0.452    17.161    segDisp/TENBIT_inferred__1/segReg[4]_i_8_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.328    17.489 f  segDisp/TENBIT_inferred__1/segReg[4]_i_3/O
                         net (fo=2, routed)           0.993    18.482    bldcUart/segReg_reg[0]
    SLICE_X53Y17         LUT4 (Prop_lut4_I3_O)        0.152    18.634 r  bldcUart/segReg[3]_i_2/O
                         net (fo=2, routed)           0.327    18.961    segDisp/segReg_reg[0]_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I1_O)        0.326    19.287 r  segDisp/segReg[3]_i_1/O
                         net (fo=1, routed)           0.000    19.287    segDisp/segWire[3]
    SLICE_X55Y17         FDSE                                         r  segDisp/segReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uout/RsTx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.527ns  (logic 3.974ns (41.711%)  route 5.553ns (58.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.637     5.158    uout/clk_IBUF_BUFG
    SLICE_X61Y5          FDRE                                         r  uout/RsTx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  uout/RsTx_reg/Q
                         net (fo=1, routed)           5.553    11.167    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.685 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000    14.685    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.023ns  (logic 0.583ns (14.490%)  route 3.440ns (85.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.566    10.087    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y6          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.459    10.546 r  bldcUart/setType_reg/Q
                         net (fo=91, routed)          2.864    13.410    segDisp/setType
    SLICE_X52Y17         LUT5 (Prop_lut5_I2_O)        0.124    13.534 r  segDisp/segReg[6]_i_1/O
                         net (fo=1, routed)           0.576    14.111    segDisp/segReg[6]_i_1_n_0
    SLICE_X52Y17         FDRE                                         r  segDisp/segReg_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/dpReg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.175ns  (logic 0.459ns (14.459%)  route 2.716ns (85.541%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.566    10.087    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y6          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.459    10.546 r  bldcUart/setType_reg/Q
                         net (fo=91, routed)          2.716    13.262    segDisp/setType
    SLICE_X58Y11         FDRE                                         r  segDisp/dpReg_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rpmData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.644ns  (logic 0.186ns (28.865%)  route 0.458ns (71.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  rpmData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  rpmData_reg[9]/Q
                         net (fo=3, routed)           0.279     1.862    segDisp/Q[5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I4_O)        0.045     1.907 r  segDisp/segReg[6]_i_1/O
                         net (fo=1, routed)           0.179     2.087    segDisp/segReg[6]_i_1_n_0
    SLICE_X52Y17         FDRE                                         r  segDisp/segReg_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rpmData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.839ns  (logic 0.290ns (34.575%)  route 0.549ns (65.425%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  rpmData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  rpmData_reg[0]/Q
                         net (fo=7, routed)           0.409     1.993    bldcUart/TENBIT_inferred__1/segReg[1]_i_3_0[0]
    SLICE_X53Y17         LUT4 (Prop_lut4_I2_O)        0.042     2.035 r  bldcUart/segReg[3]_i_2/O
                         net (fo=2, routed)           0.139     2.174    segDisp/segReg_reg[0]_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.107     2.281 r  segDisp/segReg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.281    segDisp/segWire[0]
    SLICE_X55Y17         FDSE                                         r  segDisp/segReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rpmData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.840ns  (logic 0.290ns (34.534%)  route 0.550ns (65.466%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  rpmData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  rpmData_reg[0]/Q
                         net (fo=7, routed)           0.409     1.993    bldcUart/TENBIT_inferred__1/segReg[1]_i_3_0[0]
    SLICE_X53Y17         LUT4 (Prop_lut4_I2_O)        0.042     2.035 r  bldcUart/segReg[3]_i_2/O
                         net (fo=2, routed)           0.140     2.175    segDisp/segReg_reg[0]_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I1_O)        0.107     2.282 r  segDisp/segReg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.282    segDisp/segWire[3]
    SLICE_X55Y17         FDSE                                         r  segDisp/segReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rpmData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.894ns  (logic 0.231ns (25.837%)  route 0.663ns (74.163%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  rpmData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  rpmData_reg[0]/Q
                         net (fo=7, routed)           0.448     2.032    bldcUart/TENBIT_inferred__1/segReg[1]_i_3_0[0]
    SLICE_X52Y18         LUT6 (Prop_lut6_I2_O)        0.045     2.077 r  bldcUart/segReg[6]_i_5/O
                         net (fo=1, routed)           0.215     2.291    segDisp/segReg_reg[6]_2
    SLICE_X52Y17         LUT6 (Prop_lut6_I2_O)        0.045     2.336 r  segDisp/segReg[6]_i_2/O
                         net (fo=1, routed)           0.000     2.336    segDisp/segReg[6]_i_2_n_0
    SLICE_X52Y17         FDRE                                         r  segDisp/segReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rpmData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.896ns  (logic 0.231ns (25.768%)  route 0.665ns (74.232%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  rpmData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  rpmData_reg[9]/Q
                         net (fo=3, routed)           0.446     2.029    segDisp/Q[5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I2_O)        0.045     2.074 r  segDisp/TENBIT_inferred__1/segReg[2]_i_2/O
                         net (fo=2, routed)           0.219     2.294    segDisp/TENBIT_inferred__1/segReg[2]_i_2_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I0_O)        0.045     2.339 r  segDisp/segReg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.339    segDisp/segWire[2]
    SLICE_X53Y18         FDSE                                         r  segDisp/segReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rpmData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.909ns  (logic 0.295ns (32.443%)  route 0.614ns (67.557%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  rpmData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  rpmData_reg[0]/Q
                         net (fo=7, routed)           0.409     1.993    bldcUart/TENBIT_inferred__1/segReg[1]_i_3_0[0]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.045     2.038 r  bldcUart/segReg[4]_i_2/O
                         net (fo=50, routed)          0.205     2.242    segDisp/sel[0]
    SLICE_X54Y17         LUT6 (Prop_lut6_I4_O)        0.045     2.287 r  segDisp/TENBIT_inferred__1/segReg[1]_i_3/O
                         net (fo=1, routed)           0.000     2.287    segDisp/TENBIT_inferred__1/segReg[1]_i_3_n_0
    SLICE_X54Y17         MUXF7 (Prop_muxf7_I1_O)      0.064     2.351 r  segDisp/segReg_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.351    segDisp/segWire[1]
    SLICE_X54Y17         FDSE                                         r  segDisp/segReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rpmData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.018ns  (logic 0.296ns (29.088%)  route 0.722ns (70.912%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  rpmData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  rpmData_reg[9]/Q
                         net (fo=3, routed)           0.446     2.029    segDisp/Q[5]
    SLICE_X52Y17         LUT5 (Prop_lut5_I2_O)        0.045     2.074 r  segDisp/TENBIT_inferred__1/segReg[2]_i_2/O
                         net (fo=2, routed)           0.276     2.350    segDisp/TENBIT_inferred__1/segReg[2]_i_2_n_0
    SLICE_X55Y18         LUT5 (Prop_lut5_I4_O)        0.045     2.395 r  segDisp/TENBIT_inferred__1/segReg[5]_i_5/O
                         net (fo=1, routed)           0.000     2.395    segDisp/TENBIT_inferred__1/segReg[5]_i_5_n_0
    SLICE_X55Y18         MUXF7 (Prop_muxf7_I1_O)      0.065     2.460 r  segDisp/segReg_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     2.460    segDisp/segWire[5]
    SLICE_X55Y18         FDSE                                         r  segDisp/segReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rpmData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.232ns  (logic 0.321ns (26.065%)  route 0.911ns (73.935%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  rpmData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  rpmData_reg[9]/Q
                         net (fo=3, routed)           0.154     1.737    bldcUart/TENBIT_inferred__1/segReg[1]_i_3_0[9]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.782 r  bldcUart/segReg[6]_i_11/O
                         net (fo=23, routed)          0.287     2.069    segDisp/digits[0]
    SLICE_X51Y16         LUT6 (Prop_lut6_I1_O)        0.045     2.114 r  segDisp/segReg[4]_i_14/O
                         net (fo=1, routed)           0.258     2.372    segDisp/segReg[4]_i_14_n_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I2_O)        0.045     2.417 r  segDisp/segReg[4]_i_5/O
                         net (fo=1, routed)           0.212     2.629    segDisp/segReg[4]_i_5_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.045     2.674 r  segDisp/segReg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.674    segDisp/segWire[4]
    SLICE_X53Y17         FDSE                                         r  segDisp/segReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uout/RsTx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.432ns  (logic 1.360ns (39.622%)  route 2.072ns (60.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.594     1.477    uout/clk_IBUF_BUFG
    SLICE_X61Y5          FDRE                                         r  uout/RsTx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  uout/RsTx_reg/Q
                         net (fo=1, routed)           2.072     3.690    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.909 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     4.909    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/dpReg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.426ns  (logic 0.146ns (10.242%)  route 1.280ns (89.758%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.563     6.446    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y6          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.146     6.592 r  bldcUart/setType_reg/Q
                         net (fo=91, routed)          1.280     7.872    segDisp/setType
    SLICE_X58Y11         FDRE                                         r  segDisp/dpReg_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.915ns  (logic 1.921ns (24.272%)  route 5.994ns (75.728%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=9, routed)           4.652     6.109    uin/D[0]
    SLICE_X38Y1          LUT5 (Prop_lut5_I0_O)        0.117     6.226 r  uin/state[3]_i_3__0/O
                         net (fo=1, routed)           0.821     7.046    uin/state[3]_i_3__0_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.348     7.394 r  uin/state[3]_i_1__0/O
                         net (fo=4, routed)           0.521     7.915    uin/state0_0
    SLICE_X46Y1          FDRE                                         r  uin/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.449     4.790    uin/clk_IBUF_BUFG
    SLICE_X46Y1          FDRE                                         r  uin/state_reg[0]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.915ns  (logic 1.921ns (24.272%)  route 5.994ns (75.728%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=9, routed)           4.652     6.109    uin/D[0]
    SLICE_X38Y1          LUT5 (Prop_lut5_I0_O)        0.117     6.226 r  uin/state[3]_i_3__0/O
                         net (fo=1, routed)           0.821     7.046    uin/state[3]_i_3__0_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.348     7.394 r  uin/state[3]_i_1__0/O
                         net (fo=4, routed)           0.521     7.915    uin/state0_0
    SLICE_X46Y1          FDRE                                         r  uin/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.449     4.790    uin/clk_IBUF_BUFG
    SLICE_X46Y1          FDRE                                         r  uin/state_reg[1]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.915ns  (logic 1.921ns (24.272%)  route 5.994ns (75.728%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=9, routed)           4.652     6.109    uin/D[0]
    SLICE_X38Y1          LUT5 (Prop_lut5_I0_O)        0.117     6.226 r  uin/state[3]_i_3__0/O
                         net (fo=1, routed)           0.821     7.046    uin/state[3]_i_3__0_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.348     7.394 r  uin/state[3]_i_1__0/O
                         net (fo=4, routed)           0.521     7.915    uin/state0_0
    SLICE_X46Y1          FDRE                                         r  uin/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.449     4.790    uin/clk_IBUF_BUFG
    SLICE_X46Y1          FDRE                                         r  uin/state_reg[2]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.915ns  (logic 1.921ns (24.272%)  route 5.994ns (75.728%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=9, routed)           4.652     6.109    uin/D[0]
    SLICE_X38Y1          LUT5 (Prop_lut5_I0_O)        0.117     6.226 r  uin/state[3]_i_3__0/O
                         net (fo=1, routed)           0.821     7.046    uin/state[3]_i_3__0_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.348     7.394 r  uin/state[3]_i_1__0/O
                         net (fo=4, routed)           0.521     7.915    uin/state0_0
    SLICE_X46Y1          FDRE                                         r  uin/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.449     4.790    uin/clk_IBUF_BUFG
    SLICE_X46Y1          FDRE                                         r  uin/state_reg[3]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.548ns  (logic 1.456ns (19.293%)  route 6.092ns (80.707%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           6.092     7.548    uin/D[0]
    SLICE_X50Y5          FDRE                                         r  uin/DI_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.452     4.793    uin/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  uin/DI_reg[4]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.446ns  (logic 1.456ns (19.556%)  route 5.990ns (80.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           5.990     7.446    uin/D[0]
    SLICE_X50Y6          FDRE                                         r  uin/DI_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.452     4.793    uin/clk_IBUF_BUFG
    SLICE_X50Y6          FDRE                                         r  uin/DI_reg[6]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.392ns  (logic 1.456ns (19.701%)  route 5.935ns (80.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           5.935     7.392    uin/D[0]
    SLICE_X56Y1          FDRE                                         r  uin/DI_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.454     4.795    uin/clk_IBUF_BUFG
    SLICE_X56Y1          FDRE                                         r  uin/DI_reg[5]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.384ns  (logic 1.456ns (19.722%)  route 5.927ns (80.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           5.927     7.384    uin/D[0]
    SLICE_X51Y4          FDRE                                         r  uin/DI_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.452     4.793    uin/clk_IBUF_BUFG
    SLICE_X51Y4          FDRE                                         r  uin/DI_reg[0]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.108ns  (logic 1.456ns (20.488%)  route 5.651ns (79.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           5.651     7.108    uin/D[0]
    SLICE_X56Y4          FDRE                                         r  uin/DI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.453     4.794    uin/clk_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  uin/DI_reg[7]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.900ns  (logic 1.456ns (21.104%)  route 5.444ns (78.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           5.444     6.900    uin/D[0]
    SLICE_X48Y0          FDRE                                         r  uin/DI_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.452     4.793    uin/clk_IBUF_BUFG
    SLICE_X48Y0          FDRE                                         r  uin/DI_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbc/debounced_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.615%)  route 0.122ns (46.385%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE                         0.000     0.000 r  dbc/debounced_reg[4]/C
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[4]/Q
                         net (fo=7, routed)           0.122     0.263    bldcUart/btnsDbc[4]
    SLICE_X14Y2          FDRE                                         r  bldcUart/btnsReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.837     6.964    bldcUart/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  bldcUart/btnsReg_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.076%)  route 0.226ns (57.924%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE                         0.000     0.000 r  dbc/debounced_reg[0]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dbc/debounced_reg[0]/Q
                         net (fo=7, routed)           0.226     0.390    bldcUart/btnsDbc[0]
    SLICE_X15Y2          FDRE                                         r  bldcUart/btnsReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.837     6.964    bldcUart/clk_IBUF_BUFG
    SLICE_X15Y2          FDRE                                         r  bldcUart/btnsReg_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.675%)  route 0.254ns (64.325%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE                         0.000     0.000 r  dbc/debounced_reg[3]/C
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[3]/Q
                         net (fo=7, routed)           0.254     0.395    bldcUart/btnsDbc[3]
    SLICE_X14Y2          FDRE                                         r  bldcUart/btnsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.837     6.964    bldcUart/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  bldcUart/btnsReg_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.176%)  route 0.272ns (65.824%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE                         0.000     0.000 r  dbc/debounced_reg[2]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[2]/Q
                         net (fo=7, routed)           0.272     0.413    bldcUart/btnsDbc[2]
    SLICE_X14Y2          FDRE                                         r  bldcUart/btnsReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.837     6.964    bldcUart/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  bldcUart/btnsReg_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.039%)  route 0.380ns (72.961%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE                         0.000     0.000 r  dbc/debounced_reg[1]/C
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[1]/Q
                         net (fo=7, routed)           0.380     0.521    bldcUart/btnsDbc[1]
    SLICE_X14Y2          FDRE                                         r  bldcUart/btnsReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.837     6.964    bldcUart/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  bldcUart/btnsReg_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.231ns (27.411%)  route 0.612ns (72.589%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE                         0.000     0.000 r  dbc/debounced_reg[4]/C
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[4]/Q
                         net (fo=7, routed)           0.310     0.451    dbc/btnsDbc[4]
    SLICE_X14Y3          LUT6 (Prop_lut6_I3_O)        0.045     0.496 r  dbc/btnsReg[4]_i_2/O
                         net (fo=2, routed)           0.121     0.617    bldcUart/btnsReg_reg[0]_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.662 r  bldcUart/btnsReg[4]_i_1/O
                         net (fo=5, routed)           0.180     0.843    bldcUart/btnsReg[4]_i_1_n_0
    SLICE_X15Y2          FDRE                                         r  bldcUart/btnsReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.837     6.964    bldcUart/clk_IBUF_BUFG
    SLICE_X15Y2          FDRE                                         r  bldcUart/btnsReg_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.231ns (27.411%)  route 0.612ns (72.589%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE                         0.000     0.000 r  dbc/debounced_reg[4]/C
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[4]/Q
                         net (fo=7, routed)           0.310     0.451    dbc/btnsDbc[4]
    SLICE_X14Y3          LUT6 (Prop_lut6_I3_O)        0.045     0.496 r  dbc/btnsReg[4]_i_2/O
                         net (fo=2, routed)           0.121     0.617    bldcUart/btnsReg_reg[0]_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.662 r  bldcUart/btnsReg[4]_i_1/O
                         net (fo=5, routed)           0.180     0.843    bldcUart/btnsReg[4]_i_1_n_0
    SLICE_X14Y2          FDRE                                         r  bldcUart/btnsReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.837     6.964    bldcUart/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  bldcUart/btnsReg_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.231ns (27.411%)  route 0.612ns (72.589%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE                         0.000     0.000 r  dbc/debounced_reg[4]/C
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[4]/Q
                         net (fo=7, routed)           0.310     0.451    dbc/btnsDbc[4]
    SLICE_X14Y3          LUT6 (Prop_lut6_I3_O)        0.045     0.496 r  dbc/btnsReg[4]_i_2/O
                         net (fo=2, routed)           0.121     0.617    bldcUart/btnsReg_reg[0]_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.662 r  bldcUart/btnsReg[4]_i_1/O
                         net (fo=5, routed)           0.180     0.843    bldcUart/btnsReg[4]_i_1_n_0
    SLICE_X14Y2          FDRE                                         r  bldcUart/btnsReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.837     6.964    bldcUart/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  bldcUart/btnsReg_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.231ns (27.411%)  route 0.612ns (72.589%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE                         0.000     0.000 r  dbc/debounced_reg[4]/C
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[4]/Q
                         net (fo=7, routed)           0.310     0.451    dbc/btnsDbc[4]
    SLICE_X14Y3          LUT6 (Prop_lut6_I3_O)        0.045     0.496 r  dbc/btnsReg[4]_i_2/O
                         net (fo=2, routed)           0.121     0.617    bldcUart/btnsReg_reg[0]_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.662 r  bldcUart/btnsReg[4]_i_1/O
                         net (fo=5, routed)           0.180     0.843    bldcUart/btnsReg[4]_i_1_n_0
    SLICE_X14Y2          FDRE                                         r  bldcUart/btnsReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.837     6.964    bldcUart/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  bldcUart/btnsReg_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.231ns (27.411%)  route 0.612ns (72.589%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE                         0.000     0.000 r  dbc/debounced_reg[4]/C
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[4]/Q
                         net (fo=7, routed)           0.310     0.451    dbc/btnsDbc[4]
    SLICE_X14Y3          LUT6 (Prop_lut6_I3_O)        0.045     0.496 r  dbc/btnsReg[4]_i_2/O
                         net (fo=2, routed)           0.121     0.617    bldcUart/btnsReg_reg[0]_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.662 r  bldcUart/btnsReg[4]_i_1/O
                         net (fo=5, routed)           0.180     0.843    bldcUart/btnsReg[4]_i_1_n_0
    SLICE_X14Y2          FDRE                                         r  bldcUart/btnsReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.837     6.964    bldcUart/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  bldcUart/btnsReg_reg[4]/C  (IS_INVERTED)





