
Interface Coverpoints,Enabled,Coverage (%),Count,Comment,
pcie_core_clk,YES,0,0,,
axi_clk,YES,0,0,,
isolate_req,YES,100,2,,
config_update,YES,100,10,,
ras_error,YES,100,2,,
dma_completion,YES,100,2,,
controller_misc_int,YES,100,2,,
noc_timeout,YES,0,0,,
pcie_cii_hv,YES,100,20,,
pcie_cii_hdr_type,YES,100,4,,
pcie_cii_hdr_addr,YES,100,11,,
pcie_flr_request,YES,100,2,,
pcie_ras_error,YES,100,2,,
pcie_dma_completion,YES,100,2,,
pcie_misc_int,YES,100,2,,
pcie_app_bus_num,YES,100,1,,
pcie_app_dev_num,YES,100,2,,
pcie_device_type,YES,100,1,,
pcie_sys_int,YES,0,0,,
cold_reset_n,YES,100,12,,
warm_reset_n,YES,100,2,,
function_level_reset,YES,100,2,,
hot_reset_requested,YES,100,2,,
pcie_controller_reset_n,YES,100,14,,
pcie_hot_reset,YES,100,2,,

Memory Coverpoints,Enabled,Coverage (%),Count,Comment,


Coverpoint,Bin,Score,Count,Definition,Description,
pcie_core_clk,,0%,0,,,
,auto_bin,no,0,(0 - 18446744073709551615),,
axi_clk,,0%,0,,,
,auto_bin,no,0,(0 - 18446744073709551615),,
isolate_req,,100%,2,,,
,auto_bin,yes,2,(0 - 1),,
config_update,,100%,10,,,
,auto_bin,yes,10,(0 - 1),,
ras_error,,100%,2,,,
,auto_bin,yes,2,(0 - 1),,
dma_completion,,100%,2,,,
,auto_bin,yes,2,(0 - 1),,
controller_misc_int,,100%,2,,,
,auto_bin,yes,2,(0 - 1),,
noc_timeout,,0%,0,,,
,auto_bin,no,0,f0(),,
pcie_cii_hv,,100%,20,,,
,auto_bin,yes,20,(0 - 1),,
pcie_cii_hdr_type,,100%,4,,,
,auto_bin,yes,4,f0(),,
pcie_cii_hdr_addr,,100%,11,,,
,auto_bin,yes,11,f0(),,
pcie_flr_request,,100%,2,,,
,auto_bin,yes,2,(0 - 1),,
pcie_ras_error,,100%,2,,,
,auto_bin,yes,2,(0 - 1),,
pcie_dma_completion,,100%,2,,,
,auto_bin,yes,2,(0 - 1),,
pcie_misc_int,,100%,2,,,
,auto_bin,yes,2,(0 - 1),,
pcie_app_bus_num,,100%,1,,,
,auto_bin,yes,1,(0 - 255),,
pcie_app_dev_num,,100%,2,,,
,auto_bin,yes,2,(0 - 255),,
pcie_device_type,,100%,1,,,
,auto_bin,yes,1,(0 - 1),,
pcie_sys_int,,0%,0,,,
,auto_bin,no,0,(0 - 1),,
cold_reset_n,,100%,12,,,
,auto_bin,yes,12,(0 - 1),,
warm_reset_n,,100%,2,,,
,auto_bin,yes,2,(0 - 1),,
function_level_reset,,100%,2,,,
,auto_bin,yes,2,(0 - 1),,
hot_reset_requested,,100%,2,,,
,auto_bin,yes,2,(0 - 1),,
pcie_controller_reset_n,,100%,14,,,
,auto_bin,yes,14,(0 - 1),,
pcie_hot_reset,,100%,2,,,
,auto_bin,yes,2,(0 - 1),,

Coverpoint,Bin,Score,Count,Definition,Description,

