INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'daijonjames' on host 'cmstrigger02.hep.wisc.edu' (Linux_x86_64 version 5.14.0-427.22.1.el9_4.x86_64) on Sun May 04 12:56:13 CDT 2025
INFO: [HLS 200-10] In directory '/scratch/whoami/assignment_4'
Sourcing Tcl script '/scratch/whoami/assignment_4/assignment_4_ap/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project '/scratch/whoami/assignment_4/assignment_4_ap'.
INFO: [HLS 200-10] Adding design file 'assignment_4.hpp' to the project
INFO: [HLS 200-10] Adding design file 'assignment_4_2.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'assignment_4_ap.cpp' to the project
INFO: [HLS 200-10] Opening solution '/scratch/whoami/assignment_4/assignment_4_ap/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'assignment_4_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92552 ; free virtual = 215321
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92552 ; free virtual = 215321
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92553 ; free virtual = 215323
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92552 ; free virtual = 215322
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92538 ; free virtual = 215308
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92542 ; free virtual = 215312
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'assignment_4_ap' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignment_4_ap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.92 seconds; current allocated memory: 142.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 143.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignment_4_ap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment_4_ap/array_a_cpp_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment_4_ap/array_b_cpp_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment_4_ap/add_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment_4_ap/sub_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment_4_ap/mul_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment_4_ap/div_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment_4_ap/mod_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'assignment_4_ap' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'assignment_4_ap_sdiv_16s_16s_16_20_seq_1' to 'assignment_4_ap_sbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'assignment_4_ap_srem_16s_16s_16_20_seq_1' to 'assignment_4_ap_scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'assignment_4_ap_mul_mul_16s_16s_16_1_1' to 'assignment_4_ap_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'assignment_4_ap_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'assignment_4_ap_sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'assignment_4_ap_scud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'assignment_4_ap'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 143.626 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 232.23 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'assignment_4_ap_sbkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'assignment_4_ap_scud_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 92534 ; free virtual = 215305
INFO: [VHDL 208-304] Generating VHDL RTL for assignment_4_ap.
INFO: [VLOG 209-307] Generating Verilog RTL for assignment_4_ap.
INFO: [HLS 200-112] Total elapsed time: 30.33 seconds; peak allocated memory: 143.626 MB.
