{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702212430147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702212430155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 15:47:10 2023 " "Processing started: Sun Dec 10 15:47:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702212430155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212430155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AhmetYigitProject03 -c AhmetYigitProject03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off AhmetYigitProject03 -c AhmetYigitProject03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212430155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702212430751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702212430751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/add_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/add_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_32Bit " "Found entity 1: Add_32Bit" {  } { { "src/Add_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/Add_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/add_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/add_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_32Bit_tb " "Found entity 1: Add_32Bit_tb" {  } { { "src/Add_32Bit_tb.v" "" { Text "C:/AhmetYigitProject03/src/Add_32Bit_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "src/Alu.v" "" { Text "C:/AhmetYigitProject03/src/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_tb " "Found entity 1: Alu_tb" {  } { { "src/Alu_tb.v" "" { Text "C:/AhmetYigitProject03/src/Alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 And_32Bit " "Found entity 1: And_32Bit" {  } { { "src/And_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/And_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/and_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/and_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 And_32Bit_tb " "Found entity 1: And_32Bit_tb" {  } { { "src/And_32Bit_tb.v" "" { Text "C:/AhmetYigitProject03/src/And_32Bit_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fulladder_4bit_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fulladder_4bit_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_4Bit_CLA " "Found entity 1: FullAdder_4Bit_CLA" {  } { { "src/FullAdder_4Bit_CLA.v" "" { Text "C:/AhmetYigitProject03/src/FullAdder_4Bit_CLA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fulladder_4bit_cla_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fulladder_4bit_cla_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_4Bit_CLA_tb " "Found entity 1: FullAdder_4Bit_CLA_tb" {  } { { "src/FullAdder_4Bit_CLA_tb.v" "" { Text "C:/AhmetYigitProject03/src/FullAdder_4Bit_CLA_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fulladder_16bit_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fulladder_16bit_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_16Bit_CLA " "Found entity 1: FullAdder_16Bit_CLA" {  } { { "src/FullAdder_16Bit_CLA.v" "" { Text "C:/AhmetYigitProject03/src/FullAdder_16Bit_CLA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fulladder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fulladder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_32Bit " "Found entity 1: FullAdder_32Bit" {  } { { "src/FullAdder_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/FullAdder_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fulladder_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fulladder_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_32Bit_tb " "Found entity 1: FullAdder_32Bit_tb" {  } { { "src/FullAdder_32Bit_tb.v" "" { Text "C:/AhmetYigitProject03/src/FullAdder_32Bit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lessthan_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lessthan_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 LessThan_32Bit " "Found entity 1: LessThan_32Bit" {  } { { "src/LessThan_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/LessThan_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lessthan_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lessthan_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 LessThan_32Bit_tb " "Found entity 1: LessThan_32Bit_tb" {  } { { "src/LessThan_32Bit_tb.v" "" { Text "C:/AhmetYigitProject03/src/LessThan_32Bit_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mod_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mod_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_32Bit " "Found entity 1: Mod_32Bit" {  } { { "src/Mod_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/Mod_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mod_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mod_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_32Bit_tb " "Found entity 1: Mod_32Bit_tb" {  } { { "src/Mod_32Bit_tb.v" "" { Text "C:/AhmetYigitProject03/src/Mod_32Bit_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE Mod_cu.v(9) " "Verilog HDL Declaration information at Mod_cu.v(9): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "src/Mod_cu.v" "" { Text "C:/AhmetYigitProject03/src/Mod_cu.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702212441615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_cu " "Found entity 1: Mod_cu" {  } { { "src/Mod_cu.v" "" { Text "C:/AhmetYigitProject03/src/Mod_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mod_cu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mod_cu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_cu_tb " "Found entity 1: Mod_cu_tb" {  } { { "src/Mod_cu_tb.v" "" { Text "C:/AhmetYigitProject03/src/Mod_cu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_dp " "Found entity 1: Mod_dp" {  } { { "src/Mod_dp.v" "" { Text "C:/AhmetYigitProject03/src/Mod_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8x1 " "Found entity 1: Mux8x1" {  } { { "src/Mux8x1.v" "" { Text "C:/AhmetYigitProject03/src/Mux8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/nor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/nor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nor_32Bit " "Found entity 1: Nor_32Bit" {  } { { "src/Nor_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/Nor_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/or_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/or_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or_32Bit_tb " "Found entity 1: Or_32Bit_tb" {  } { { "src/Or_32Bit_tb.v" "" { Text "C:/AhmetYigitProject03/src/Or_32Bit_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or_32Bit " "Found entity 1: Or_32Bit" {  } { { "src/Or_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/Or_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/nor_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/nor_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nor_32Bit_tb " "Found entity 1: Nor_32Bit_tb" {  } { { "src/Nor_32Bit_tb.v" "" { Text "C:/AhmetYigitProject03/src/Nor_32Bit_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/substract_32bit.v 2 2 " "Found 2 design units, including 2 entities, in source file src/substract_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Substract_32Bit " "Found entity 1: Substract_32Bit" {  } { { "src/Substract_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/Substract_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441660 ""} { "Info" "ISGN_ENTITY_NAME" "2 Inverter " "Found entity 2: Inverter" {  } { { "src/Substract_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/Substract_32Bit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/substract_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/substract_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Substract_32Bit_tb " "Found entity 1: Substract_32Bit_tb" {  } { { "src/Substract_32Bit_tb.v" "" { Text "C:/AhmetYigitProject03/src/Substract_32Bit_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/xor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/xor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xor_32Bit " "Found entity 1: Xor_32Bit" {  } { { "src/Xor_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/Xor_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/xor_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/xor_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xor_32Bit_tb " "Found entity 1: Xor_32Bit_tb" {  } { { "src/Xor_32Bit_tb.v" "" { Text "C:/AhmetYigitProject03/src/Xor_32Bit_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212441673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_outt Alu.v(23) " "Verilog HDL Implicit Net warning at Alu.v(23): created implicit net for \"c_outt\"" {  } { { "src/Alu.v" "" { Text "C:/AhmetYigitProject03/src/Alu.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212441673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout FullAdder_4Bit_CLA.v(71) " "Verilog HDL Implicit Net warning at FullAdder_4Bit_CLA.v(71): created implicit net for \"Cout\"" {  } { { "src/FullAdder_4Bit_CLA.v" "" { Text "C:/AhmetYigitProject03/src/FullAdder_4Bit_CLA.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212441673 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Alu " "Elaborating entity \"Alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702212441712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_32Bit And_32Bit:and1 " "Elaborating entity \"And_32Bit\" for hierarchy \"And_32Bit:and1\"" {  } { { "src/Alu.v" "and1" { Text "C:/AhmetYigitProject03/src/Alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212441717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_32Bit Or_32Bit:or1 " "Elaborating entity \"Or_32Bit\" for hierarchy \"Or_32Bit:or1\"" {  } { { "src/Alu.v" "or1" { Text "C:/AhmetYigitProject03/src/Alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212441721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xor_32Bit Xor_32Bit:xor1 " "Elaborating entity \"Xor_32Bit\" for hierarchy \"Xor_32Bit:xor1\"" {  } { { "src/Alu.v" "xor1" { Text "C:/AhmetYigitProject03/src/Alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212441724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nor_32Bit Nor_32Bit:nor1 " "Elaborating entity \"Nor_32Bit\" for hierarchy \"Nor_32Bit:nor1\"" {  } { { "src/Alu.v" "nor1" { Text "C:/AhmetYigitProject03/src/Alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212441728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LessThan_32Bit LessThan_32Bit:lt1 " "Elaborating entity \"LessThan_32Bit\" for hierarchy \"LessThan_32Bit:lt1\"" {  } { { "src/Alu.v" "lt1" { Text "C:/AhmetYigitProject03/src/Alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212441732 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 LessThan_32Bit.v(12) " "Verilog HDL warning at LessThan_32Bit.v(12): actual bit length 32 differs from formal bit length 1" {  } { { "src/LessThan_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/LessThan_32Bit.v" 12 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702212441733 "|Alu|LessThan_32Bit:lt1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Substract_32Bit LessThan_32Bit:lt1\|Substract_32Bit:sub " "Elaborating entity \"Substract_32Bit\" for hierarchy \"LessThan_32Bit:lt1\|Substract_32Bit:sub\"" {  } { { "src/LessThan_32Bit.v" "sub" { Text "C:/AhmetYigitProject03/src/LessThan_32Bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212441734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inverter LessThan_32Bit:lt1\|Substract_32Bit:sub\|Inverter:inv " "Elaborating entity \"Inverter\" for hierarchy \"LessThan_32Bit:lt1\|Substract_32Bit:sub\|Inverter:inv\"" {  } { { "src/Substract_32Bit.v" "inv" { Text "C:/AhmetYigitProject03/src/Substract_32Bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212441737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_32Bit LessThan_32Bit:lt1\|Substract_32Bit:sub\|FullAdder_32Bit:fa " "Elaborating entity \"FullAdder_32Bit\" for hierarchy \"LessThan_32Bit:lt1\|Substract_32Bit:sub\|FullAdder_32Bit:fa\"" {  } { { "src/Substract_32Bit.v" "fa" { Text "C:/AhmetYigitProject03/src/Substract_32Bit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212441741 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 FullAdder_32Bit.v(8) " "Verilog HDL warning at FullAdder_32Bit.v(8): actual bit length 32 differs from formal bit length 1" {  } { { "src/FullAdder_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/FullAdder_32Bit.v" 8 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702212441742 "|Alu|LessThan_32Bit:lt1|Substract_32Bit:sub|FullAdder_32Bit:fa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_16Bit_CLA LessThan_32Bit:lt1\|Substract_32Bit:sub\|FullAdder_32Bit:fa\|FullAdder_16Bit_CLA:u0 " "Elaborating entity \"FullAdder_16Bit_CLA\" for hierarchy \"LessThan_32Bit:lt1\|Substract_32Bit:sub\|FullAdder_32Bit:fa\|FullAdder_16Bit_CLA:u0\"" {  } { { "src/FullAdder_32Bit.v" "u0" { Text "C:/AhmetYigitProject03/src/FullAdder_32Bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212441744 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "C\[6..4\] FullAdder_16Bit_CLA.v(6) " "Output port \"C\[6..4\]\" at FullAdder_16Bit_CLA.v(6) has no driver" {  } { { "src/FullAdder_16Bit_CLA.v" "" { Text "C:/AhmetYigitProject03/src/FullAdder_16Bit_CLA.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702212441745 "|Alu|LessThan_32Bit:lt1|Substract_32Bit:sub|FullAdder_32Bit:fa|FullAdder_16Bit_CLA:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_4Bit_CLA LessThan_32Bit:lt1\|Substract_32Bit:sub\|FullAdder_32Bit:fa\|FullAdder_16Bit_CLA:u0\|FullAdder_4Bit_CLA:u0 " "Elaborating entity \"FullAdder_4Bit_CLA\" for hierarchy \"LessThan_32Bit:lt1\|Substract_32Bit:sub\|FullAdder_32Bit:fa\|FullAdder_16Bit_CLA:u0\|FullAdder_4Bit_CLA:u0\"" {  } { { "src/FullAdder_16Bit_CLA.v" "u0" { Text "C:/AhmetYigitProject03/src/FullAdder_16Bit_CLA.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212441747 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 FullAdder_4Bit_CLA.v(24) " "Verilog HDL warning at FullAdder_4Bit_CLA.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "src/FullAdder_4Bit_CLA.v" "" { Text "C:/AhmetYigitProject03/src/FullAdder_4Bit_CLA.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702212441749 "|Alu|LessThan_32Bit:lt1|Substract_32Bit:sub|FullAdder_32Bit:fa|FullAdder_16Bit_CLA:u0|FullAdder_4Bit_CLA:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod_32Bit Mod_32Bit:mod1 " "Elaborating entity \"Mod_32Bit\" for hierarchy \"Mod_32Bit:mod1\"" {  } { { "src/Alu.v" "mod1" { Text "C:/AhmetYigitProject03/src/Alu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212441784 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "done Mod_32Bit.v(29) " "Verilog HDL error at Mod_32Bit.v(29): can't resolve reference to object \"done\"" {  } { { "src/Mod_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/Mod_32Bit.v" 29 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212441786 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Mod_32Bit:mod1 " "Can't elaborate user hierarchy \"Mod_32Bit:mod1\"" {  } { { "src/Alu.v" "mod1" { Text "C:/AhmetYigitProject03/src/Alu.v" 33 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212441786 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/AhmetYigitProject03/output_files/AhmetYigitProject03.map.smsg " "Generated suppressed messages file C:/AhmetYigitProject03/output_files/AhmetYigitProject03.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441821 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702212441889 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 10 15:47:21 2023 " "Processing ended: Sun Dec 10 15:47:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702212441889 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702212441889 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702212441889 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212441889 ""}
