/*
 * ce170.h -- audio driver for 88CE170
 * Copyright 2013 Marvell International Ltd.
 *
 * All right reserved
 *
 */

#ifndef _CE170_H
#define _CE170_H

/* Clock and PLL Registers */
#define CE170_SYSTEM_REF_CLK_1		0x01
#define CE170_PLL1_PROGRAM_REG		0x02
#define CE170_SYSTEM_REF_CLK_2		0x03
#define CE170_PLL1_OVERRIDE_REG_1	0x04
#define CE170_PLL1_OVERRIDE_REG_2	0x05
#define CE170_PLL1_OVERRIDE_REG_3	0x06
#define CE170_PLL1_OVERRIDE_REG_4	0x07
#define CE170_PLL1_OVERRIDE_REG_5	0x08
#define CE170_PLL1_OVERRIDE_REG_6	0x09
#define CE170_PLL1_CTRL_REG_2		0x0d
#define CE170_PLL2_PROGRAM_REG		0xeb
#define CE170_PLL2_OVERRIDE_REG_1	0xec
#define CE170_PLL2_OVERRIDE_REG_2	0xed
#define CE170_PLL2_OVERRIDE_REG_3	0xee
#define CE170_PLL2_OVERRIDE_REG_4	0xef
#define CE170_PLL2_OVERRIDE_REG_5	0xf0
#define CE170_PLL2_OVERRIDE_REG_6	0xf1
#define CE170_PLL2_CTRL_REG_1		0x17
/* I2S and Sample Rate Registers */
#define CE170_LRCLK_RATE_REG		0x0a
#define CE170_I2S1_CTRL_REG_1		0x0b
#define CE170_I2S_AUD_CTRL_REG_2	0x0c
#define CE170_I2S2_CTRL_REG_1		0x1c
#define CE170_I2S2_CTRL_REG_2		0x1d
#define CE170_DMIC_CTRL_REG		0x1e
#define CE170_I2S_FIFO_RD_CNT_LMT	0xa3
#define CE170_INPUT_DELAY_BUF_LEN	0xa4
#define CE170_INPUT_DELAY_BUF_SEL	0xa5
/* Interrupt and Status Registers */
#define CE170_STATUS_REG_1		0x0e
#define CE170_STATUS_REG_2		0x0f
#define CE170_STATUS_REG_3		0x10
#define CE170_OVERRIDE_STATUS_REG	0x11
#define CE170_INTERRUPT_CTRL_REG_1	0x18
#define CE170_INTERRUPT_CTRL_REG_2	0x19
#define CE170_INTERRUPT_STATUS_REG_1	0x1a
#define CE170_INTERRUPT_STATUS_REG_2	0x1b
/* DAC DSP1 and DSP2 Path Registers */
#define CE170_DAC_PROCESSING_REG_1	0x20
#define CE170_DAC_PROCESSING_REG_2	0x21
#define CE170_DAC_CTRL_REG		0x22
#define CE170_DAC_LEFT_VOLUME		0x23
#define CE170_DAC_RIGHT_VOLUME		0x24
#define CE170_DAC_VOL_UPDATE_TIME	0x25
#define CE170_ANC_PARAM_U_REG_2		0x26
#define CE170_ANC_PARAM_U_REG_1		0x27
#define CE170_ANC_PARAM_LAMBA_REG_2	0x28
#define CE170_ANC_PARAM_LAMBA_REG_1	0x29
#define CE170_ANC_PARAM_BETA_REG_2	0x2a
#define CE170_ANC_PARAM_BETA_REG_1	0x2b
#define CE170_ANC_PARAM_ERRTH_REG_2	0x2c
#define CE170_ANC_PARAM_ERRTH_REG_1	0x2d
#define CE170_EQ_BAND1_GAIN		0x2e
#define CE170_EQ_BAND1_CENTER_FREQ_2	0x2f
#define CE170_EQ_BAND1_CENTER_FREQ_1	0x30
#define CE170_EQ_BAND2_GAIN		0x31
#define CE170_EQ_BAND2_CENTER_FREQ_2	0x32
#define CE170_EQ_BAND2_CENTER_FREQ_1	0x33
#define CE170_EQ_BAND2_BANDWIDTH_2	0x34
#define CE170_EQ_BAND2_BANDWIDTH_1	0x35
#define CE170_EQ_BAND3_GAIN		0x36
#define CE170_EQ_BAND3_CENTER_FREQ_2	0x37
#define CE170_EQ_BAND3_CENTER_FREQ_1	0x38
#define CE170_EQ_BAND3_BANDWIDTH_2	0x39
#define CE170_EQ_BAND3_BANDWIDTH_1	0x3a
#define CE170_EQ_BAND4_GAIN		0x3b
#define CE170_EQ_BAND4_CENTER_FREQ_2	0x3c
#define CE170_EQ_BAND4_CENTER_FREQ_1	0x3d
#define CE170_EQ_BAND4_BANDWIDTH_2	0x3e
#define CE170_EQ_BAND4_BANDWIDTH_1	0x3f
#define CE170_EQ_BAND5_GAIN		0x40
#define CE170_EQ_BAND5_CENTER_FREQ_2	0x41
#define CE170_EQ_BAND5_CENTER_FREQ_1	0x42
#define CE170_EQ_BAND5_BANDWIDTH_2	0x43
#define CE170_EQ_BAND5_BANDWIDTH_1	0x44
#define CE170_EQ_BAND6_GAIN             0x45
#define CE170_EQ_BAND6_CENTER_FREQ_2    0x46
#define CE170_EQ_BAND6_CENTER_FREQ_1    0x47
#define CE170_EQ_BAND6_BANDWIDTH_2      0x48
#define CE170_EQ_BAND6_BANDWIDTH_1      0x49
#define CE170_EQ_BAND7_GAIN             0x4a
#define CE170_EQ_BAND7_CENTER_FREQ_2    0x4b
#define CE170_EQ_BAND7_CENTER_FREQ_1    0x4c
#define CE170_EQ_BAND7_BANDWIDTH_2      0x4d
#define CE170_EQ_BAND7_BANDWIDTH_1      0x4e
#define CE170_EQ_BAND8_GAIN             0x4f
#define CE170_EQ_BAND8_CENTER_FREQ_2    0x50
#define CE170_EQ_BAND8_CENTER_FREQ_1    0x51
#define CE170_DAC_DRC_THRESHOLD_2	0x52
#define CE170_DAC_DRC_THRESHOLD_1	0x53
#define CE170_DAC_DRC_OFFSET_2		0x54
#define CE170_DAC_DRC_OFFSET_1		0x55
#define CE170_DAC_DRC_COMPRESSION_RATIO	0x56
#define CE170_DAC_DRC_ENERGY_ALPHA_REG_2	0x57
#define CE170_DAC_DRC_ENERGY_ALPHA_REG_1	0x58
#define CE170_DAC_DRC_ATTACK_ALPHA_REG_2	0x59
#define CE170_DAC_DRC_ATTACK_ALPHA_REG_1	0x5a
#define CE170_DAC_DRC_DECAY_ALPHA_REG_2		0x5b
#define CE170_DAC_DRC_DECAY_ALPHA_REG_1		0x5c
#define CE170_DAC_LEFT_TO_LEFT_MIX	0x5d
#define CE170_DAC_RIGHT_TO_LEFT_MIX	0x5e
#define CE170_DAC_LEFT_TO_RIGHT_MIX	0x5f
#define CE170_DAC_RIGHT_TO_RIGHT_MIX	0x60
#define CE170_DSP1_L_DUMMY_1		0x61
#define CE170_DSP1_R_DUMMY_1		0x62
#define CE170_DSP1_C2_DUMMY_1		0x63
#define CE170_DSP1_C2_DUMMY_2		0x68
#define CE170_DSP1_C1_DUMMY_1		0x69
#define CE170_DSP1_L_DUMMY_2		0x6a
#define CE170_DSP_R_DUMMY_2		0x6b
#define CE170_DSP_DWA_CTRL_REG		0x6c
#define CE170_DSM_SCALING_REG		0x6d
/* ADC DSP1A and DSP2A Path Registers */
#define CE170_ADC_PROCESSING_REG_1	0x70
#define CE170_ADC_PROCESSING_REG_2	0x71
#define CE170_ADC_CTRL_REG		0x72
#define CE170_ADC_LEFT_VOLUME		0x73
#define CE170_ADC_RIGHT_VOLUME		0x74
#define CE170_ADC_VOLUME_UPDATE_TIME	0x75
#define CE170_ADC_ALC_UPPER_THRESHOLD_2	0x76
#define CE170_ADC_ALC_UPPER_THRESHOLD_1	0x77
#define CE170_ADC_ALC_LOWER_THRESHOLD_2	0x78
#define CE170_ADC_ALC_LOWER_THRESHOLD_1	0x79
#define CE170_ADC_ALC_OFFSET_2		0x7a
#define CE170_ADC_ALC_OFFSET_1		0x7b
#define CE170_ADC_ALC_COMPRESSION_RATIO	0x7c
#define CE170_ADC_ALC_ENERGY_ALPHA_REG_2	0x7d
#define CE170_ADC_ALC_ENERGY_ALPHA_REG_1	0x7e
#define CE170_ADC_ALC_ATTACK_ALPHA_REG_2	0x7f
#define CE170_ADC_ALC_ATTACK_ALPHA_REG_1	0x80
#define CE170_ADC_ALC_DECAY_ALPHA_REG_2		0x81
#define CE170_ADC_ALC_DECAY_ALPHA_REG_1		0x82
#define CE170_ADC_NOISE_GATE_THRESHOD_2		0x83
#define CE170_ADC_NOISE_GATE_THRESHOD_1		0x84
#define CE170_ADC_LEFT_TO_LEFT_MIX	0x85
#define CE170_ADC_RIGHT_TO_LEFT_MIX	0x86
#define CE170_ADC_LEFT_TO_RIGHT_MIX	0x87
#define CE170_ADC_RIGHT_TO_RIGHT_MIX	0x88
#define CE170_AEC_PARAM_U_REG_2		0x89
#define CE170_AEC_PARAM_U_REG_1		0x8a
#define CE170_AEC_PARAM_LAMBA_REG_2	0x8b
#define CE170_AEC_PARAM_LAMBA_REG_1	0x8c
#define CE170_AEC_PARAM_BETA_REG_2	0x8d
#define CE170_AEC_PARAM_BETA_REG_1	0x8e
#define CE170_AEC_PARAM_ERR_TH_REG_2	0x8f
#define CE170_AEC_PARAM_ERR_TH_REG_1	0x90
#define CE170_DSP1A_L_DUMMY_1		0x91
#define CE170_DSP1A_R_DUMMY_1		0x92
#define CE170_DSP1A_C1_DUMMY_1		0x93
#define CE170_DSP1A_C2_DUMMY_1		0x94
#define CE170_DSP1A_C2_DUMMY_2		0x95
#define CE170_SSL_PARAM_MU		0x96
#define CE170_SSL_PARAM_PHI		0x97
#define CE170_BF_PARAM_ALPHA_REG_MSB	0x9a
#define CE170_BF_PARAM_ALPHA_REG_LSB	0x9b
#define CE170_BF_PARAM_BETA_REG		0x9c
#define CE170_BF_PARAM_NETA_REG		0x9d
#define CE170_BF_PARAM_K_REG		0x9e
#define CE170_BF_PARAM_COUNTER_LIMIT_REG	0x9f
/* Signal Path Routing and Mixing */
#define CE170_ADC_DATA_TO_TXRX_MIX_COEF_REG	0x64
#define CE170_DAC_DATA_TO_TXRX_MIX_COEF_REG	0x65
#define CE170_DIN_TO_ASRC_MIX_COEF_REG		0x66
#define CE170_ASRC_OUTPUT_TO_ASRC_MIX_COEF_REG	0x67
#define CE170_LOOPBACK_MODES			0xa2
/* Top Control and Program ROM */
#define CE170_PROM_WRITE_CTRL		0x12
#define CE170_PROM_DATA_MSB_HIGH	0x13
#define CE170_PROM_DATA_MSB_LOW		0x14
#define CE170_PROM_DATA_LSB_HIGH	0x15
#define CE170_PROM_DATA_LSB_LOW		0x16
/* Power Management */
#define CE170_CHARGEPUMP_REG		0xb0
#define CE170_CLKGEN1			0xb1
#define CE170_MIC1_CTRL			0xb2
#define CE170_MIC2_CTRL			0xb3
#define CE170_ANA_PWR_CLK		0xbd
#define CE170_AUDIO_PWR_ENABLE		0xbe
#define CE170_CLASSG_CP1		0xcb
#define CE170_CLASSG_CTRL		0xcc
#define CE170_CLASSG_CP3		0xcd
#define CE170_CLASSG_CP2		0xce
#define CE170_ACF_CTRL			0xbd
/* ADC Path Analog Part (including PAD, DSM ADC) */
#define CE170_MIC1_PGA_GAIN		0xb4
#define CE170_MIC2_PGA_GAIN		0xb5
#define CE170_ADC1_PGA_GAIN		0xb6
#define CE170_ADC2_PGA_GAIN		0xb7
#define CE170_ANALOG_PATH_SEL		0xb8
#define CE170_ADC_RSVD			0xb9
#define CE170_ADC_ANA_ENABLE		0xbf
#define CE170_RECORD_TST1		0xa6
/* DAC Path Analog Part (including SPK, EP and HS) */
#define CE170_HS_MIC_DET		0xc8
#define CE170_CLASSG_CP1		0xcb
#define CE170_CLASSG_CTRL		0xcc
#define CE170_CLASSG_CP3		0xcd
#define CE170_CLASSG_CP2		0xce
#define CE170_DAC_ANA_ENABLE		0xc0
#define CE170_DAC_HS_CTRL		0xba
#define CE170_DAC_SPKR_CTRL		0xbb
#define CE170_DAC_ANA_MISC		0xbc
#define CE170_CLASSD_CTRL		0xcf
#define CE170_DACL_OFST_LSB		0xd0
#define CE170_DACL_OFST_MSB		0xd1
#define CE170_DACR_OFST_LSB		0xd2
#define CE170_DACRLOFST_MSB		0xd3
#define CE170_EP_CTRL			0xda

#define CE170_ANA_MISC_CLK_GATE_REG	0xaa

#define CE170_CODEC_REG_SIZE			0xf7

/* PMIC access index base start from 0xff */
#define PMIC_INDEX			CE170_CODEC_REG_SIZE

#ifdef CONFIG_MFD_88PM822
#define PM822_LDO14_REG				PMIC_INDEX

#define CODEC_TOTAL_REG_SIZE			(PMIC_INDEX + 1)

#define PM822_LDO14_ENABLE_REG			0x52
#endif

#define SAMPLE_RATE_8000        0
#define SAMPLE_RATE_12000       1
#define SAMPLE_RATE_16000       2
#define SAMPLE_RATE_24000       3
#define SAMPLE_RATE_32000       4
#define SAMPLE_RATE_48000       5
#define SAMPLE_RATE_96000       6
#define SAMPLE_RATE_192000	7
#define SAMPLE_RATE_11025       8
#define SAMPLE_RATE_22050       9
#define SAMPLE_RATE_44100       10
#define SAMPLE_RATE_88200       11
#define SAMPLE_RATE_176400	12

#define CE170_CACHE_SIZE	0xda

#endif
