{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 16:17:23 2015 " "Info: Processing started: Tue Nov 03 16:17:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6_b -c lab6_b " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab6_b -c lab6_b" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_b.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lab6_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab6_b-Behavior " "Info: Found design unit 1: lab6_b-Behavior" {  } { { "lab6_b.vhd" "" { Text "C:/Users/tsmoses/Documents/Digital_Design_Labs/Lab6_b/lab6_b.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lab6_b " "Info: Found entity 1: lab6_b" {  } { { "lab6_b.vhd" "" { Text "C:/Users/tsmoses/Documents/Digital_Design_Labs/Lab6_b/lab6_b.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_logic lab6_b.vhd(20) " "Error (10515): VHDL type mismatch error at lab6_b.vhd(20): std_logic type does not match string literal" {  } { { "lab6_b.vhd" "" { Text "C:/Users/tsmoses/Documents/Digital_Design_Labs/Lab6_b/lab6_b.vhd" 20 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"=\" lab6_b.vhd(20) " "Error (10327): VHDL error at lab6_b.vhd(20): can't determine definition of operator \"\"=\"\" -- found 0 possible definitions" {  } { { "lab6_b.vhd" "" { Text "C:/Users/tsmoses/Documents/Digital_Design_Labs/Lab6_b/lab6_b.vhd" 20 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Error: Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 03 16:17:24 2015 " "Error: Processing ended: Tue Nov 03 16:17:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
