============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 18:46:41 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(37)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(58)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(64)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(65)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(78)
HDL-1007 : undeclared symbol 'over', assumed default net type 'wire' in ../../../Src/top.v(80)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(96)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(133)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(134)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 18 trigger nets, 18 data nets.
KIT-1004 : Chipwatcher code = 0111001001000000
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=18,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=74) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=74) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=18,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=18,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=18,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=74)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=74)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=18,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=18,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1852/18 useful/useless nets, 1054/4 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-1032 : 1645/4 useful/useless nets, 1369/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1629/16 useful/useless nets, 1357/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 295 better
SYN-1014 : Optimize round 2
SYN-1032 : 1430/30 useful/useless nets, 1158/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1454/149 useful/useless nets, 1197/23 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2571 : Optimize after map_dsp, round 1, 193 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 16 instances.
SYN-2501 : Optimize round 1, 34 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 1797/14 useful/useless nets, 1540/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6523, tnet num: 1797, tinst num: 1539, tnode num: 8319, tedge num: 10086.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1797 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 161 (3.70), #lev = 6 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 158 (3.75), #lev = 6 (2.06)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 397 instances into 158 LUTs, name keeping = 77%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 262 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 92 adder to BLE ...
SYN-4008 : Packed 92 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.934862s wall, 1.515625s user + 0.125000s system = 1.640625s CPU (84.8%)

RUN-1004 : used memory is 151 MB, reserved memory is 117 MB, peak memory is 158 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[7] will be merged to another kept net fifo_list/fifo_out[7]
SYN-5055 WARNING: The kept net tx/uart_data[7] will be merged to another kept net fifo_list/fifo_out[7]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[6] will be merged to another kept net fifo_list/fifo_out[6]
SYN-5055 WARNING: The kept net tx/uart_data[6] will be merged to another kept net fifo_list/fifo_out[6]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[5] will be merged to another kept net fifo_list/fifo_out[5]
SYN-5055 WARNING: The kept net tx/uart_data[5] will be merged to another kept net fifo_list/fifo_out[5]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[4] will be merged to another kept net fifo_list/fifo_out[4]
SYN-5055 WARNING: The kept net tx/uart_data[4] will be merged to another kept net fifo_list/fifo_out[4]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[3] will be merged to another kept net fifo_list/fifo_out[3]
SYN-5055 WARNING: The kept net tx/uart_data[3] will be merged to another kept net fifo_list/fifo_out[3]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (167 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1024 instances
RUN-0007 : 388 luts, 453 seqs, 84 mslices, 55 lslices, 19 pads, 20 brams, 0 dsps
RUN-1001 : There are total 1295 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 775 nets have 2 pins
RUN-1001 : 386 nets have [3 - 5] pins
RUN-1001 : 80 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     10      
RUN-1001 :   No   |  No   |  Yes  |     230     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     213     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1022 instances, 388 luts, 453 seqs, 139 slices, 22 macros(139 instances: 84 mslices 55 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5416, tnet num: 1293, tinst num: 1022, tnode num: 7178, tedge num: 9112.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.284027s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (88.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 338438
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1022.
PHY-3001 : End clustering;  0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 220554, overlap = 54
PHY-3002 : Step(2): len = 151214, overlap = 54
PHY-3002 : Step(3): len = 95875.2, overlap = 54
PHY-3002 : Step(4): len = 77813.7, overlap = 49.5
PHY-3002 : Step(5): len = 70546.1, overlap = 54
PHY-3002 : Step(6): len = 56580.7, overlap = 54
PHY-3002 : Step(7): len = 49865.1, overlap = 54
PHY-3002 : Step(8): len = 45323.1, overlap = 54
PHY-3002 : Step(9): len = 42305, overlap = 54
PHY-3002 : Step(10): len = 40340.3, overlap = 54
PHY-3002 : Step(11): len = 36994.8, overlap = 54
PHY-3002 : Step(12): len = 32871.1, overlap = 54
PHY-3002 : Step(13): len = 32585.4, overlap = 54
PHY-3002 : Step(14): len = 29757, overlap = 54
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.2583e-06
PHY-3002 : Step(15): len = 28280.5, overlap = 54
PHY-3002 : Step(16): len = 28267.6, overlap = 54
PHY-3002 : Step(17): len = 29953.9, overlap = 45
PHY-3002 : Step(18): len = 30126.6, overlap = 45
PHY-3002 : Step(19): len = 27401.7, overlap = 49.5
PHY-3002 : Step(20): len = 27126.1, overlap = 45
PHY-3002 : Step(21): len = 26878.8, overlap = 45
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.51659e-06
PHY-3002 : Step(22): len = 28633.7, overlap = 40.5
PHY-3002 : Step(23): len = 28762.1, overlap = 40.5
PHY-3002 : Step(24): len = 28965.3, overlap = 40.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.03319e-06
PHY-3002 : Step(25): len = 29729.4, overlap = 45.0625
PHY-3002 : Step(26): len = 29877.3, overlap = 45.0625
PHY-3002 : Step(27): len = 30707.8, overlap = 45.1875
PHY-3002 : Step(28): len = 30575.9, overlap = 40.6875
PHY-3002 : Step(29): len = 29895.6, overlap = 40.75
PHY-3002 : Step(30): len = 29634.9, overlap = 40.75
PHY-3002 : Step(31): len = 29623.6, overlap = 40.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.80664e-05
PHY-3002 : Step(32): len = 30504.6, overlap = 45.25
PHY-3002 : Step(33): len = 30649.1, overlap = 45.25
PHY-3002 : Step(34): len = 30731.8, overlap = 45.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.61327e-05
PHY-3002 : Step(35): len = 30978.1, overlap = 45.25
PHY-3002 : Step(36): len = 31000.9, overlap = 45.25
PHY-3002 : Step(37): len = 30829.2, overlap = 45.25
PHY-3002 : Step(38): len = 31421.1, overlap = 36.25
PHY-3002 : Step(39): len = 31796.2, overlap = 36.1875
PHY-3002 : Step(40): len = 31513.2, overlap = 36.1875
PHY-3002 : Step(41): len = 31474.9, overlap = 36.1875
PHY-3002 : Step(42): len = 31381.3, overlap = 36.1875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.22655e-05
PHY-3002 : Step(43): len = 31554, overlap = 36.1875
PHY-3002 : Step(44): len = 31709.2, overlap = 36.25
PHY-3002 : Step(45): len = 31798.7, overlap = 36.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000144531
PHY-3002 : Step(46): len = 31782.8, overlap = 36.3125
PHY-3002 : Step(47): len = 31772.2, overlap = 36.3125
PHY-3002 : Step(48): len = 31911.5, overlap = 36.3125
PHY-3002 : Step(49): len = 31975.8, overlap = 36.3125
PHY-3002 : Step(50): len = 31956.1, overlap = 36.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019918s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.035295s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(51): len = 33908.9, overlap = 10.1875
PHY-3002 : Step(52): len = 33915, overlap = 9.71875
PHY-3002 : Step(53): len = 31928.3, overlap = 11.6875
PHY-3002 : Step(54): len = 31865.2, overlap = 13.375
PHY-3002 : Step(55): len = 31244.4, overlap = 11.25
PHY-3002 : Step(56): len = 30466.1, overlap = 13.7188
PHY-3002 : Step(57): len = 29980.3, overlap = 11.6875
PHY-3002 : Step(58): len = 29314, overlap = 10.5938
PHY-3002 : Step(59): len = 29425.1, overlap = 10.875
PHY-3002 : Step(60): len = 28882.4, overlap = 6.46875
PHY-3002 : Step(61): len = 28868.2, overlap = 6.375
PHY-3002 : Step(62): len = 28544, overlap = 6.59375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000177778
PHY-3002 : Step(63): len = 28552.7, overlap = 9.8125
PHY-3002 : Step(64): len = 28643.1, overlap = 10.875
PHY-3002 : Step(65): len = 28793, overlap = 12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000355556
PHY-3002 : Step(66): len = 28270.2, overlap = 10.875
PHY-3002 : Step(67): len = 28270.2, overlap = 10.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030062s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.09378e-06
PHY-3002 : Step(68): len = 28626.2, overlap = 52.5
PHY-3002 : Step(69): len = 28626.2, overlap = 52.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61876e-05
PHY-3002 : Step(70): len = 29237.3, overlap = 47.4375
PHY-3002 : Step(71): len = 29237.3, overlap = 47.4375
PHY-3002 : Step(72): len = 28818.4, overlap = 47.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.23751e-05
PHY-3002 : Step(73): len = 30439.6, overlap = 49.0625
PHY-3002 : Step(74): len = 30439.6, overlap = 49.0625
PHY-3002 : Step(75): len = 29457.4, overlap = 47.6562
PHY-3002 : Step(76): len = 29457.4, overlap = 47.6562
PHY-3002 : Step(77): len = 29808, overlap = 47.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.47502e-05
PHY-3002 : Step(78): len = 30616.3, overlap = 41.0938
PHY-3002 : Step(79): len = 30850.8, overlap = 40.125
PHY-3002 : Step(80): len = 30570.3, overlap = 42
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0001295
PHY-3002 : Step(81): len = 30523.2, overlap = 42.8125
PHY-3002 : Step(82): len = 30523.2, overlap = 42.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000259001
PHY-3002 : Step(83): len = 30810.5, overlap = 34.4688
PHY-3002 : Step(84): len = 30810.5, overlap = 34.4688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000518002
PHY-3002 : Step(85): len = 30893.8, overlap = 32.3438
PHY-3002 : Step(86): len = 30893.8, overlap = 32.3438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5416, tnet num: 1293, tinst num: 1022, tnode num: 7178, tedge num: 9112.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 71.28 peak overflow 4.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1295.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36968, over cnt = 153(0%), over = 595, worst = 18
PHY-1001 : End global iterations;  0.112930s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (27.7%)

PHY-1001 : Congestion index: top1 = 36.51, top5 = 18.30, top10 = 10.92, top15 = 7.62.
PHY-1001 : End incremental global routing;  0.190711s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (24.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038092s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (123.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.253762s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (36.9%)

OPT-1001 : Current memory(MB): used = 197, reserve = 162, peak = 197.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 812/1295.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36968, over cnt = 153(0%), over = 595, worst = 18
PHY-1002 : len = 41464, over cnt = 122(0%), over = 215, worst = 6
PHY-1002 : len = 43032, over cnt = 28(0%), over = 37, worst = 4
PHY-1002 : len = 43464, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 43552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.142840s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (32.8%)

PHY-1001 : Congestion index: top1 = 32.50, top5 = 19.05, top10 = 12.03, top15 = 8.51.
OPT-1001 : End congestion update;  0.211344s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (51.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030693s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.8%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.242246s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (58.1%)

OPT-1001 : Current memory(MB): used = 198, reserve = 163, peak = 198.
OPT-1001 : End physical optimization;  0.710615s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (59.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 388 LUT to BLE ...
SYN-4008 : Packed 388 LUT and 188 SEQ to BLE.
SYN-4003 : Packing 265 remaining SEQ's ...
SYN-4005 : Packed 134 SEQ with LUT/SLICE
SYN-4006 : 86 single LUT's are left
SYN-4006 : 131 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 519/858 primitive instances ...
PHY-3001 : End packing;  0.044922s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (69.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 462 instances
RUN-1001 : 209 mslices, 209 lslices, 19 pads, 20 brams, 0 dsps
RUN-1001 : There are total 1108 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 585 nets have 2 pins
RUN-1001 : 388 nets have [3 - 5] pins
RUN-1001 : 82 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 460 instances, 418 slices, 22 macros(139 instances: 84 mslices 55 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 31584.4, Over = 38
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4604, tnet num: 1106, tinst num: 460, tnode num: 5881, tedge num: 8057.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1106 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.231877s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (94.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.43291e-05
PHY-3002 : Step(87): len = 30586, overlap = 41
PHY-3002 : Step(88): len = 30578.4, overlap = 40.75
PHY-3002 : Step(89): len = 30342.8, overlap = 39
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.86581e-05
PHY-3002 : Step(90): len = 30784, overlap = 33.25
PHY-3002 : Step(91): len = 30902.9, overlap = 33.25
PHY-3002 : Step(92): len = 31088.9, overlap = 31
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.73163e-05
PHY-3002 : Step(93): len = 31530.2, overlap = 31.25
PHY-3002 : Step(94): len = 31721.6, overlap = 30.75
PHY-3002 : Step(95): len = 31906.4, overlap = 29.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.162545s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (9.6%)

PHY-3001 : Trial Legalized: Len = 42662.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1106 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024845s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00091188
PHY-3002 : Step(96): len = 38304.6, overlap = 4.5
PHY-3002 : Step(97): len = 35608.3, overlap = 9
PHY-3002 : Step(98): len = 34929.1, overlap = 9.25
PHY-3002 : Step(99): len = 33839.2, overlap = 12.25
PHY-3002 : Step(100): len = 33633.4, overlap = 13
PHY-3002 : Step(101): len = 33495.4, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00182376
PHY-3002 : Step(102): len = 33513.7, overlap = 14.75
PHY-3002 : Step(103): len = 33496.7, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00364752
PHY-3002 : Step(104): len = 33466.1, overlap = 14.25
PHY-3002 : Step(105): len = 33413.6, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006779s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 37840.7, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.007067s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 5 instances has been re-located, deltaX = 1, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 37928.7, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4604, tnet num: 1106, tinst num: 460, tnode num: 5881, tedge num: 8057.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 60/1108.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 46480, over cnt = 122(0%), over = 179, worst = 3
PHY-1002 : len = 46976, over cnt = 85(0%), over = 120, worst = 3
PHY-1002 : len = 48184, over cnt = 11(0%), over = 18, worst = 3
PHY-1002 : len = 48176, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 48240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.198621s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.88, top5 = 18.96, top10 = 13.44, top15 = 9.78.
PHY-1001 : End incremental global routing;  0.268644s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (23.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1106 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.032541s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.322889s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (33.9%)

OPT-1001 : Current memory(MB): used = 200, reserve = 165, peak = 202.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 924/1108.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 48240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008019s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (194.8%)

PHY-1001 : Congestion index: top1 = 25.88, top5 = 18.96, top10 = 13.44, top15 = 9.78.
OPT-1001 : End congestion update;  0.070174s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (111.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1106 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023763s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.8%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.094062s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (99.7%)

OPT-1001 : Current memory(MB): used = 201, reserve = 166, peak = 202.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1106 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022540s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (138.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 924/1108.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 48240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.010739s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.88, top5 = 18.96, top10 = 13.44, top15 = 9.78.
PHY-1001 : End incremental global routing;  0.082799s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (94.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1106 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030519s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 924/1108.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 48240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008225s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.88, top5 = 18.96, top10 = 13.44, top15 = 9.78.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1106 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023318s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (134.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 25.482759
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.870984s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (68.2%)

RUN-1003 : finish command "place" in  7.195206s wall, 2.046875s user + 0.765625s system = 2.812500s CPU (39.1%)

RUN-1004 : used memory is 184 MB, reserved memory is 149 MB, peak memory is 202 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 462 instances
RUN-1001 : 209 mslices, 209 lslices, 19 pads, 20 brams, 0 dsps
RUN-1001 : There are total 1108 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 585 nets have 2 pins
RUN-1001 : 388 nets have [3 - 5] pins
RUN-1001 : 82 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4604, tnet num: 1106, tinst num: 460, tnode num: 5881, tedge num: 8057.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 209 mslices, 209 lslices, 19 pads, 20 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1106 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 45872, over cnt = 133(0%), over = 211, worst = 5
PHY-1002 : len = 46416, over cnt = 91(0%), over = 144, worst = 5
PHY-1002 : len = 47664, over cnt = 27(0%), over = 52, worst = 3
PHY-1002 : len = 47952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.193513s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (16.1%)

PHY-1001 : Congestion index: top1 = 25.67, top5 = 18.96, top10 = 13.48, top15 = 9.78.
PHY-1001 : End global routing;  0.260618s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (30.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 222, reserve = 188, peak = 239.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 488, reserve = 458, peak = 488.
PHY-1001 : End build detailed router design. 4.283024s wall, 3.937500s user + 0.062500s system = 4.000000s CPU (93.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 16416, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.177265s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (91.6%)

PHY-1001 : Current memory(MB): used = 519, reserve = 490, peak = 519.
PHY-1001 : End phase 1; 1.189051s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (90.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Patch 612 net; 1.763003s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (95.7%)

PHY-1022 : len = 99880, over cnt = 68(0%), over = 68, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 521, reserve = 491, peak = 521.
PHY-1001 : End initial routed; 2.936698s wall, 2.843750s user + 0.000000s system = 2.843750s CPU (96.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/969(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.266469s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (82.1%)

PHY-1001 : Current memory(MB): used = 523, reserve = 493, peak = 523.
PHY-1001 : End phase 2; 3.203257s wall, 3.062500s user + 0.000000s system = 3.062500s CPU (95.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 99880, over cnt = 68(0%), over = 68, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.009649s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (161.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 99936, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.107737s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (43.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 99992, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.040363s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/969(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.264478s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (88.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 18 feed throughs used by 16 nets
PHY-1001 : End commit to database; 0.138200s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (101.8%)

PHY-1001 : Current memory(MB): used = 534, reserve = 505, peak = 534.
PHY-1001 : End phase 3; 0.705638s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (77.5%)

PHY-1003 : Routed, final wirelength = 99992
PHY-1001 : Current memory(MB): used = 535, reserve = 505, peak = 535.
PHY-1001 : End export database. 0.015900s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  9.672002s wall, 8.859375s user + 0.078125s system = 8.937500s CPU (92.4%)

RUN-1003 : finish command "route" in  10.244891s wall, 9.125000s user + 0.109375s system = 9.234375s CPU (90.1%)

RUN-1004 : used memory is 481 MB, reserved memory is 451 MB, peak memory is 535 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      678   out of  19600    3.46%
#reg                      475   out of  19600    2.42%
#le                       809
  #lut only               334   out of    809   41.29%
  #reg only               131   out of    809   16.19%
  #lut&reg                344   out of    809   42.52%
#dsp                        0   out of     29    0.00%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                  Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di            200
#2        config_inst_syn_9    GCLK               config             config_inst.jtck        94
#3        adc/clk_adc          GCLK               lslice             type/sel3_syn_885.q0    4


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |809    |539     |139     |475     |20      |0       |
|  adc                               |adc_ctrl       |10     |10      |0       |10      |0       |0       |
|  fifo_list                         |fifo_ctrl      |115    |74      |36      |53      |4       |0       |
|    fifo_list                       |fifo           |110    |70      |36      |49      |4       |0       |
|      ram_inst                      |ram_infer_fifo |6      |6       |0       |0       |4       |0       |
|  rx                                |uart_rx        |52     |46      |6       |35      |0       |0       |
|  tx                                |uart_tx        |59     |39      |8       |37      |0       |0       |
|  type                              |type_choice    |132    |124     |8       |78      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |439    |244     |81      |261     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |439    |244     |81      |261     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |162    |69      |0       |157     |0       |0       |
|        reg_inst                    |register       |160    |67      |0       |155     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |277    |175     |81      |104     |0       |0       |
|        bus_inst                    |bus_top        |58     |30      |20      |18      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |28     |10      |10      |8       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |28     |18      |10      |8       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |113    |84      |29      |54      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       566   
    #2          2       229   
    #3          3       132   
    #4          4        26   
    #5        5-10       94   
    #6        11-50      33   
    #7       51-100      2    
    #8       101-500     1    
  Average     2.93            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 460
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1108, pip num: 9868
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 18
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 908 valid insts, and 27617 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010100000111001001000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.464084s wall, 10.281250s user + 0.109375s system = 10.390625s CPU (421.7%)

RUN-1004 : used memory is 495 MB, reserved memory is 464 MB, peak memory is 676 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_184640.log"
