RegFileIP_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/RegFileIP/ip/RegFileIP_blk_mem_gen_0_0/sim/RegFileIP_blk_mem_gen_0_0.v,
RegFileIP_blk_mem_gen_0_1.v,verilog,xil_defaultlib,../../../bd/RegFileIP/ip/RegFileIP_blk_mem_gen_0_1/sim/RegFileIP_blk_mem_gen_0_1.v,
RegFileIP.v,verilog,xil_defaultlib,../../../bd/RegFileIP/sim/RegFileIP.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
