

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 15:29:34 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.340 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        9|        9| 45.000 ns | 45.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231  |cos_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240  |cos_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249  |cos_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258  |cos_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267  |cos_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276  |cos_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285  |cos_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294  |cos_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303  |cos_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393  |sin_lut_ap_fixed_11_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     21|        -|        -|    -|
|Expression           |        -|     19|        0|     1368|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       38|     19|    13281|    25810|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     1879|      288|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       38|     59|    15160|    27502|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        2|      2|        1|        6|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |        2|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+
    |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231  |cos_lut_ap_fixed_11_6_5_3_0_s  |        2|      1|  699|  1370|    0|
    |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240  |cos_lut_ap_fixed_11_6_5_3_0_s  |        2|      1|  699|  1370|    0|
    |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249  |cos_lut_ap_fixed_11_6_5_3_0_s  |        2|      1|  699|  1370|    0|
    |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258  |cos_lut_ap_fixed_11_6_5_3_0_s  |        2|      1|  699|  1370|    0|
    |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267  |cos_lut_ap_fixed_11_6_5_3_0_s  |        2|      1|  699|  1370|    0|
    |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276  |cos_lut_ap_fixed_11_6_5_3_0_s  |        2|      1|  699|  1370|    0|
    |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285  |cos_lut_ap_fixed_11_6_5_3_0_s  |        2|      1|  699|  1370|    0|
    |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294  |cos_lut_ap_fixed_11_6_5_3_0_s  |        2|      1|  699|  1370|    0|
    |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303  |cos_lut_ap_fixed_11_6_5_3_0_s  |        2|      1|  699|  1370|    0|
    |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312  |sin_lut_ap_fixed_11_6_5_3_0_s  |        2|      1|  699|  1348|    0|
    |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321  |sin_lut_ap_fixed_11_6_5_3_0_s  |        2|      1|  699|  1348|    0|
    |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330  |sin_lut_ap_fixed_11_6_5_3_0_s  |        2|      1|  699|  1348|    0|
    |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339  |sin_lut_ap_fixed_11_6_5_3_0_s  |        2|      1|  699|  1348|    0|
    |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348  |sin_lut_ap_fixed_11_6_5_3_0_s  |        2|      1|  699|  1348|    0|
    |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357  |sin_lut_ap_fixed_11_6_5_3_0_s  |        2|      1|  699|  1348|    0|
    |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366  |sin_lut_ap_fixed_11_6_5_3_0_s  |        2|      1|  699|  1348|    0|
    |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375  |sin_lut_ap_fixed_11_6_5_3_0_s  |        2|      1|  699|  1348|    0|
    |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384  |sin_lut_ap_fixed_11_6_5_3_0_s  |        2|      1|  699|  1348|    0|
    |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393  |sin_lut_ap_fixed_11_6_5_3_0_s  |        2|      1|  699|  1348|    0|
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+
    |Total                                     |                               |       38|     19|13281| 25810|    0|
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +----------------------------------------------+------------------------------------------+----------------+
    |                   Instance                   |                  Module                  |   Expression   |
    +----------------------------------------------+------------------------------------------+----------------+
    |myproject_am_addmul_13s_14s_18s_36_1_1_U33    |myproject_am_addmul_13s_14s_18s_36_1_1    | i0 * (i1 + i2) |
    |myproject_mac_mul_sub_12s_7s_12s_18_1_1_U28   |myproject_mac_mul_sub_12s_7s_12s_18_1_1   |  i0 * i1 - i2  |
    |myproject_mac_muladd_11s_7s_16s_18_1_1_U31    |myproject_mac_muladd_11s_7s_16s_18_1_1    |  i0 + i1 * i2  |
    |myproject_mac_muladd_13s_7s_20s_21_1_1_U37    |myproject_mac_muladd_13s_7s_20s_21_1_1    |  i0 + i1 * i2  |
    |myproject_mac_muladd_18s_11s_21ns_21_1_1_U24  |myproject_mac_muladd_18s_11s_21ns_21_1_1  |  i0 + i1 * i2  |
    |myproject_mac_muladd_6ns_11s_16s_16_1_1_U19   |myproject_mac_muladd_6ns_11s_16s_16_1_1   |  i0 + i1 * i2  |
    |myproject_mac_muladd_6s_16s_21s_22_1_1_U32    |myproject_mac_muladd_6s_16s_21s_22_1_1    |  i0 + i1 * i2  |
    |myproject_mac_muladd_8ns_11s_11ns_16_1_1_U21  |myproject_mac_muladd_8ns_11s_11ns_16_1_1  |  i0 + i1 * i2  |
    |myproject_mac_muladd_8ns_11s_14ns_18_1_1_U22  |myproject_mac_muladd_8ns_11s_14ns_18_1_1  |  i0 + i1 * i2  |
    |myproject_mac_muladd_8ns_11s_9ns_16_1_1_U23   |myproject_mac_muladd_8ns_11s_9ns_16_1_1   |  i0 + i1 * i2  |
    |myproject_mac_muladd_9ns_11s_16ns_16_1_1_U18  |myproject_mac_muladd_9ns_11s_16ns_16_1_1  |  i0 + i1 * i2  |
    |myproject_mac_mulsub_11s_11s_16s_21_1_1_U29   |myproject_mac_mulsub_11s_11s_16s_21_1_1   |  i0 - i1 * i2  |
    |myproject_mac_mulsub_13s_13s_16ns_16_1_1_U20  |myproject_mac_mulsub_13s_13s_16ns_16_1_1  |  i0 - i1 * i1  |
    |myproject_mac_mulsub_18s_22s_31ns_31_1_1_U34  |myproject_mac_mulsub_18s_22s_31ns_31_1_1  |  i0 - i1 * i2  |
    |myproject_mul_mul_11s_11s_22_1_1_U25          |myproject_mul_mul_11s_11s_22_1_1          |     i0 * i0    |
    |myproject_mul_mul_11s_11s_22_1_1_U30          |myproject_mul_mul_11s_11s_22_1_1          |     i0 * i0    |
    |myproject_mul_mul_13s_13s_26_1_1_U26          |myproject_mul_mul_13s_13s_26_1_1          |     i0 * i0    |
    |myproject_mul_mul_16s_14s_30_1_1_U36          |myproject_mul_mul_16s_14s_30_1_1          |     i0 * i1    |
    |myproject_mul_mul_22s_14s_38_1_1_U35          |myproject_mul_mul_22s_14s_38_1_1          |     i0 * i1    |
    |myproject_mul_mul_6s_11s_16_1_1_U17           |myproject_mul_mul_6s_11s_16_1_1           |     i0 * i1    |
    |myproject_mul_mul_6s_11s_16_1_1_U27           |myproject_mul_mul_6s_11s_16_1_1           |     i0 * i1    |
    +----------------------------------------------+------------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------+----------+-------+---+----+------------+------------+
    |                   Variable Name                  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_10_fu_1244_p2                          |     *    |      2|  0|  30|          30|          14|
    |mul_ln1192_11_fu_1282_p2                          |     *    |      2|  0|  20|          44|          14|
    |mul_ln1192_3_fu_1190_p2                           |     *    |      2|  0|  21|          33|           7|
    |mul_ln1192_4_fu_1263_p2                           |     *    |      2|  0|  28|          40|           7|
    |mul_ln1192_5_fu_1291_p2                           |     *    |      2|  0|  29|          41|           7|
    |mul_ln1192_7_fu_1212_p2                           |     *    |      2|  0|  24|          36|          14|
    |mul_ln1192_8_fu_1271_p2                           |     *    |      3|  0|  21|          50|          14|
    |mul_ln700_2_fu_924_p2                             |     *    |      2|  0|  50|          26|          22|
    |mul_ln700_3_fu_1046_p2                            |     *    |      2|  0|  29|          41|          14|
    |r_V_16_fu_930_p2                                  |     *    |      0|  0|  33|           7|           7|
    |r_V_17_fu_939_p2                                  |     *    |      0|  0|  40|           8|           8|
    |r_V_19_fu_1199_p2                                 |     *    |      0|  0|  33|           7|           7|
    |r_V_20_fu_1222_p2                                 |     *    |      0|  0|  33|           7|           7|
    |r_V_21_fu_1108_p2                                 |     *    |      0|  0|  40|           8|           8|
    |r_V_22_fu_1117_p2                                 |     *    |      0|  0|  33|           7|           7|
    |r_V_24_fu_1231_p2                                 |     *    |      0|  0|  33|           7|           7|
    |r_V_27_fu_1254_p2                                 |     *    |      0|  0|  33|           7|           7|
    |r_V_31_fu_1151_p2                                 |     *    |      0|  0|  33|           7|           7|
    |r_V_35_fu_1005_p2                                 |     *    |      0|  0|  33|           7|           7|
    |add_ln1192_1_fu_987_p2                            |     +    |      0|  0|  16|          12|          13|
    |add_ln1192_21_fu_744_p2                           |     +    |      0|  0|  16|          16|          16|
    |add_ln1192_fu_843_p2                              |     +    |      0|  0|  20|          13|          13|
    |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_input_V  |     +    |      0|  0|  18|          11|          11|
    |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_input_V  |     +    |      0|  0|  18|           5|          11|
    |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_input_V  |     +    |      0|  0|  16|           4|          11|
    |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_input_V  |     +    |      0|  0|  18|           3|          11|
    |r_V_28_fu_781_p2                                  |     +    |      0|  0|  21|          14|          14|
    |r_V_29_fu_804_p2                                  |     +    |      0|  0|  21|          14|          14|
    |ret_V_11_fu_691_p2                                |     +    |      0|  0|  20|           5|          13|
    |ret_V_13_fu_574_p2                                |     +    |      0|  0|  20|           5|          13|
    |ret_V_16_fu_705_p2                                |     +    |      0|  0|  15|           4|           8|
    |ret_V_18_fu_1092_p2                               |     +    |      0|  0|  29|          16|          22|
    |ret_V_23_fu_964_p2                                |     +    |      0|  0|  15|           4|           8|
    |ret_V_30_fu_504_p2                                |     +    |      0|  0|  23|          10|          16|
    |ret_V_31_fu_1169_p2                               |     +    |      0|  0|  28|          21|          21|
    |ret_V_33_fu_1326_p2                               |     +    |      0|  0|  48|          36|          41|
    |ret_V_37_fu_1076_p2                               |     +    |      0|  0|  16|          41|          41|
    |ret_V_41_fu_1296_p2                               |     +    |      0|  0|  58|          46|          51|
    |ret_V_44_fu_750_p2                                |     +    |      0|  0|  16|           9|          16|
    |ret_V_45_fu_1311_p2                               |     +    |      0|  0|  53|          42|          46|
    |ret_V_fu_870_p2                                   |     +    |      0|  0|  16|           7|          12|
    |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_input_V  |     -    |      0|  0|  18|          11|          11|
    |r_V_32_fu_855_p2                                  |     -    |      0|  0|  19|           1|          12|
    |r_V_33_fu_541_p2                                  |     -    |      0|  0|  23|          16|          16|
    |r_V_34_fu_996_p2                                  |     -    |      0|  0|  15|           1|           8|
    |r_V_37_fu_711_p2                                  |     -    |      0|  0|  23|          16|          16|
    |r_V_38_fu_738_p2                                  |     -    |      0|  0|  23|          16|          16|
    |ret_V_28_fu_818_p2                                |     -    |      0|  0|  22|          15|          15|
    |ret_V_29_fu_982_p2                                |     -    |      0|  0|  16|          13|          13|
    |ret_V_32_fu_864_p2                                |     -    |      0|  0|  16|          12|          12|
    |ret_V_34_fu_682_p2                                |     -    |      0|  0|  19|          12|          12|
    |ret_V_35_fu_564_p2                                |     -    |      0|  0|  19|          12|          12|
    |sub_ln700_1_fu_1058_p2                            |     -    |      0|  0|  16|          41|          41|
    |sub_ln703_fu_626_p2                               |     -    |      0|  0|  16|          11|          11|
    |ap_block_pp0_stage0_01001                         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0                  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                     |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                             |          |     19|  0|1368|         931|         806|
    +--------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  176|        352|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  179|        358|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |add_ln1192_1_reg_1723                                  |   12|   0|   13|          1|
    |add_ln1192_reg_1663                                    |   12|   0|   13|          1|
    |ap_CS_fsm                                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_start_reg  |    1|   0|    1|          0|
    |lhs_V_2_reg_1582                                       |   12|   0|   12|          0|
    |lhs_V_2_reg_1582_pp0_iter2_reg                         |   12|   0|   12|          0|
    |mul_ln1192_10_reg_1798                                 |   44|   0|   44|          0|
    |mul_ln1192_11_reg_1818                                 |   46|   0|   46|          0|
    |mul_ln1192_1_reg_1549                                  |   16|   0|   16|          0|
    |mul_ln1192_2_reg_1738                                  |   36|   0|   36|          0|
    |mul_ln1192_3_reg_1778                                  |   41|   0|   41|          0|
    |mul_ln1192_4_reg_1808                                  |   41|   0|   41|          0|
    |mul_ln1192_5_reg_1823                                  |   41|   0|   41|          0|
    |mul_ln1192_7_reg_1788                                  |   51|   0|   51|          0|
    |mul_ln1192_8_reg_1813                                  |   51|   0|   51|          0|
    |mul_ln700_2_reg_1698                                   |   41|   0|   41|          0|
    |mul_ln728_reg_1648                                     |   16|   0|   16|          0|
    |p_10_reg_1768                                          |    7|   0|    7|          0|
    |p_1_reg_1728                                           |    7|   0|    7|          0|
    |p_2_reg_1733                                           |    7|   0|    7|          0|
    |p_3_reg_1632                                           |    7|   0|    7|          0|
    |p_4_reg_1622                                           |    7|   0|    7|          0|
    |p_5_reg_1758                                           |    7|   0|    7|          0|
    |p_7_reg_1718                                           |    7|   0|    7|          0|
    |p_8_reg_1743                                           |    7|   0|    7|          0|
    |p_9_reg_1783                                           |    7|   0|    7|          0|
    |p_Val2_10_reg_1502                                     |   11|   0|   11|          0|
    |p_Val2_1_reg_1513                                      |   11|   0|   11|          0|
    |p_Val2_2_reg_1522                                      |   11|   0|   11|          0|
    |p_Val2_3_reg_1534                                      |   11|   0|   11|          0|
    |p_Val2_4_reg_1678                                      |    7|   0|    7|          0|
    |p_Val2_5_reg_1627                                      |    7|   0|    7|          0|
    |p_Val2_6_reg_1673                                      |    7|   0|    7|          0|
    |p_Val2_7_reg_1554                                      |   11|   0|   11|          0|
    |p_Val2_s_reg_1617                                      |    7|   0|    7|          0|
    |r_V_10_reg_1683                                        |   22|   0|   22|          0|
    |r_V_13_reg_1638                                        |   22|   0|   22|          0|
    |r_V_15_reg_1643                                        |   26|   0|   26|          0|
    |r_V_16_reg_1703                                        |   14|   0|   14|          0|
    |r_V_18_reg_1753                                        |   38|   0|   38|          0|
    |r_V_20_reg_1793                                        |   14|   0|   14|          0|
    |r_V_23_reg_1763                                        |   30|   0|   30|          0|
    |r_V_27_reg_1803                                        |   14|   0|   14|          0|
    |r_V_30_reg_1612                                        |   11|   0|   12|          1|
    |ret_V_16_reg_1653                                      |    8|   0|    8|          0|
    |ret_V_20_reg_1597                                      |   18|   0|   18|          0|
    |ret_V_23_reg_1713                                      |    8|   0|    8|          0|
    |ret_V_28_reg_1658                                      |   15|   0|   15|          0|
    |ret_V_28_reg_1658_pp0_iter5_reg                        |   15|   0|   15|          0|
    |ret_V_38_reg_1708                                      |   22|   0|   22|          0|
    |ret_V_6_reg_1668                                       |   18|   0|   18|          0|
    |ret_V_9_reg_1688                                       |   18|   0|   18|          0|
    |sext_ln1118_10_reg_1577                                |   12|   0|   16|          4|
    |sext_ln1118_10_reg_1577_pp0_iter2_reg                  |   12|   0|   16|          4|
    |sext_ln728_reg_1544                                    |   16|   0|   16|          0|
    |sub_ln700_2_reg_1693                                   |   21|   0|   21|          0|
    |trunc_ln708_11_reg_1833                                |   11|   0|   11|          0|
    |trunc_ln708_1_reg_1773                                 |   11|   0|   11|          0|
    |trunc_ln708_4_reg_1587                                 |   11|   0|   11|          0|
    |trunc_ln708_5_reg_1748                                 |   11|   0|   11|          0|
    |trunc_ln708_6_reg_1592                                 |   11|   0|   11|          0|
    |trunc_ln708_7_reg_1607                                 |   11|   0|   11|          0|
    |trunc_ln708_8_reg_1828                                 |   11|   0|   11|          0|
    |trunc_ln708_9_reg_1567                                 |   11|   0|   11|          0|
    |trunc_ln708_s_reg_1602                                 |   11|   0|   11|          0|
    |trunc_ln_reg_1572                                      |   11|   0|   11|          0|
    |x_V_ap_vld_preg                                        |    1|   0|    1|          0|
    |x_V_preg                                               |  176|   0|  176|          0|
    |p_3_reg_1632                                           |   64|  32|    7|          0|
    |p_Val2_10_reg_1502                                     |   64|  32|   11|          0|
    |p_Val2_1_reg_1513                                      |   64|  32|   11|          0|
    |p_Val2_2_reg_1522                                      |   64|  32|   11|          0|
    |p_Val2_3_reg_1534                                      |   64|  32|   11|          0|
    |p_Val2_7_reg_1554                                      |   64|  32|   11|          0|
    |sext_ln728_reg_1544                                    |   64|  32|   16|          0|
    |trunc_ln708_1_reg_1773                                 |   64|  32|   11|          0|
    |trunc_ln708_5_reg_1748                                 |   64|  32|   11|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 1879| 288| 1414|         11|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  176|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   11|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   11|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   11|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   11|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   11|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_V_read = call i176 @_ssdm_op_Read.ap_vld.i176P(i176* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 11 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_10 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 154, i32 164)" [firmware/myproject.cpp:50]   --->   Operation 12 'partselect' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i11 %p_Val2_10 to i16" [firmware/myproject.cpp:54]   --->   Operation 13 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 44, i32 54)" [firmware/myproject.cpp:50]   --->   Operation 14 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 165, i32 175)" [firmware/myproject.cpp:50]   --->   Operation 15 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 22, i32 32)" [firmware/myproject.cpp:50]   --->   Operation 16 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i11 %p_Val2_2 to i16" [firmware/myproject.cpp:53]   --->   Operation 17 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_1 = mul i16 -22, %sext_ln728" [firmware/myproject.cpp:50]   --->   Operation 18 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i176 %x_V_read to i11" [firmware/myproject.cpp:51]   --->   Operation 19 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [4/4] (2.53ns)   --->   "%p_Val2_s = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 20 'call' 'p_Val2_s' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [1/1] (0.73ns)   --->   "%sub_ln703_1 = sub i11 %p_Val2_10, %p_Val2_1" [firmware/myproject.cpp:51]   --->   Operation 21 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [4/4] (2.53ns)   --->   "%p_4 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 22 'call' 'p_4' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [1/1] (0.73ns)   --->   "%add_ln703_2 = add i11 -13, %p_Val2_3" [firmware/myproject.cpp:51]   --->   Operation 23 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [4/4] (2.53ns)   --->   "%p_Val2_5 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 24 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 33, i32 43)" [firmware/myproject.cpp:51]   --->   Operation 25 'partselect' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [4/4] (2.53ns)   --->   "%p_3 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_3)" [firmware/myproject.cpp:51]   --->   Operation 26 'call' 'p_3' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [4/4] (2.53ns)   --->   "%p_Val2_9 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_7)" [firmware/myproject.cpp:53]   --->   Operation 27 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 28 [1/1] (0.49ns) (grouped into DSP with root node ret_V_42)   --->   "%mul_ln700_5 = mul i16 156, %sext_ln700" [firmware/myproject.cpp:54]   --->   Operation 28 'mul' 'mul_ln700_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %p_Val2_7, i5 0)" [firmware/myproject.cpp:54]   --->   Operation 29 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_42 = add i16 %rhs_V_6, %mul_ln700_5" [firmware/myproject.cpp:54]   --->   Operation 30 'add' 'ret_V_42' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %ret_V_42, i32 5, i32 15)" [firmware/myproject.cpp:54]   --->   Operation 31 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i11 %p_Val2_10 to i18" [firmware/myproject.cpp:53]   --->   Operation 32 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [4/4] (2.53ns)   --->   "%p_0 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_3)" [firmware/myproject.cpp:50]   --->   Operation 33 'call' 'p_0' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i11 %p_Val2_3 to i16" [firmware/myproject.cpp:50]   --->   Operation 34 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1192 = mul i16 22, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 35 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i16 %mul_ln1192_1, %mul_ln1192" [firmware/myproject.cpp:50]   --->   Operation 36 'add' 'add_ln1192_2' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.78ns)   --->   "%ret_V_30 = add i16 800, %add_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 37 'add' 'ret_V_30' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %ret_V_30, i32 5, i32 15)" [firmware/myproject.cpp:50]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [3/4] (4.33ns)   --->   "%p_Val2_s = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 39 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [3/4] (4.33ns)   --->   "%p_4 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 40 'call' 'p_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 41 [3/4] (4.33ns)   --->   "%p_Val2_5 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 41 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %p_Val2_2, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 42 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i15 %shl_ln1118_5 to i16" [firmware/myproject.cpp:51]   --->   Operation 43 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %p_Val2_2, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 44 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i13 %shl_ln1118_6 to i16" [firmware/myproject.cpp:51]   --->   Operation 45 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.77ns)   --->   "%r_V_33 = sub i16 %sext_ln1118_10, %sext_ln1118_11" [firmware/myproject.cpp:51]   --->   Operation 46 'sub' 'r_V_33' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %r_V_33, i32 5, i32 15)" [firmware/myproject.cpp:51]   --->   Operation 47 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [4/4] (2.53ns)   --->   "%p_Val2_6 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 48 'call' 'p_Val2_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 49 [4/4] (2.53ns)   --->   "%p_Val2_4 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_7)" [firmware/myproject.cpp:51]   --->   Operation 49 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 50 [3/4] (4.33ns)   --->   "%p_3 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_3)" [firmware/myproject.cpp:51]   --->   Operation 50 'call' 'p_3' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i11 %p_Val2_10 to i12" [firmware/myproject.cpp:52]   --->   Operation 51 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i11 %p_Val2_7 to i12" [firmware/myproject.cpp:52]   --->   Operation 52 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.73ns)   --->   "%ret_V_35 = sub i12 %lhs_V_2, %rhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 53 'sub' 'ret_V_35' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i12 %ret_V_35 to i13" [firmware/myproject.cpp:52]   --->   Operation 54 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.74ns)   --->   "%ret_V_13 = add nsw i13 22, %lhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 55 'add' 'ret_V_13' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i13 %ret_V_13 to i16" [firmware/myproject.cpp:52]   --->   Operation 56 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%lhs_V_5 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %p_Val2_3, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 57 'bitconcatenate' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.49ns) (grouped into DSP with root node ret_V_36)   --->   "%mul_ln1193 = mul i16 %sext_ln1118_16, %sext_ln1118_16" [firmware/myproject.cpp:52]   --->   Operation 58 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_36 = sub i16 %lhs_V_5, %mul_ln1193" [firmware/myproject.cpp:52]   --->   Operation 59 'sub' 'ret_V_36' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %ret_V_36, i32 5, i32 15)" [firmware/myproject.cpp:52]   --->   Operation 60 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [3/4] (4.33ns)   --->   "%p_Val2_9 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_7)" [firmware/myproject.cpp:53]   --->   Operation 61 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i11 %p_Val2_7 to i16" [firmware/myproject.cpp:53]   --->   Operation 62 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.49ns) (grouped into DSP with root node ret_V_39)   --->   "%mul_ln1192_6 = mul i16 75, %sext_ln1118_18" [firmware/myproject.cpp:53]   --->   Operation 63 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_39 = add i16 864, %mul_ln1192_6" [firmware/myproject.cpp:53]   --->   Operation 64 'add' 'ret_V_39' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %ret_V_39, i32 5, i32 15)" [firmware/myproject.cpp:53]   --->   Operation 65 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.49ns) (grouped into DSP with root node ret_V_20)   --->   "%mul_ln703 = mul i18 75, %sext_ln703" [firmware/myproject.cpp:53]   --->   Operation 66 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_20 = add i18 4512, %mul_ln703" [firmware/myproject.cpp:53]   --->   Operation 67 'add' 'ret_V_20' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [4/4] (2.53ns)   --->   "%p_7 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 68 'call' 'p_7' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 69 [1/1] (0.49ns) (grouped into DSP with root node ret_V_43)   --->   "%mul_ln1192_9 = mul i16 91, %sext_ln1118_18" [firmware/myproject.cpp:54]   --->   Operation 69 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_43 = add i16 160, %mul_ln1192_9" [firmware/myproject.cpp:54]   --->   Operation 70 'add' 'ret_V_43' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %ret_V_43, i32 5, i32 15)" [firmware/myproject.cpp:54]   --->   Operation 71 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 72 [3/4] (4.33ns)   --->   "%p_0 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_3)" [firmware/myproject.cpp:50]   --->   Operation 72 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 73 [1/1] (0.73ns)   --->   "%add_ln703 = add i11 %p_Val2_2, %p_Val2_1" [firmware/myproject.cpp:50]   --->   Operation 73 'add' 'add_ln703' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [4/4] (2.53ns)   --->   "%p_s = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 74 'call' 'p_s' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 75 [4/4] (2.53ns)   --->   "%p_1 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 75 'call' 'p_1' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i11 %p_Val2_10, %p_Val2_3" [firmware/myproject.cpp:50]   --->   Operation 76 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln703_1 = add i11 9, %sub_ln703" [firmware/myproject.cpp:50]   --->   Operation 77 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [4/4] (2.53ns)   --->   "%p_2 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 78 'call' 'p_2' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 79 [2/4] (4.33ns)   --->   "%p_Val2_s = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 79 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 80 [2/4] (4.33ns)   --->   "%p_4 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 80 'call' 'p_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 81 [2/4] (4.33ns)   --->   "%p_Val2_5 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 81 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 82 [3/4] (4.33ns)   --->   "%p_Val2_6 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 82 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 83 [3/4] (4.33ns)   --->   "%p_Val2_4 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_7)" [firmware/myproject.cpp:51]   --->   Operation 83 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 84 [4/4] (2.53ns)   --->   "%p_8 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_10)" [firmware/myproject.cpp:51]   --->   Operation 84 'call' 'p_8' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 85 [2/4] (4.33ns)   --->   "%p_3 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_3)" [firmware/myproject.cpp:51]   --->   Operation 85 'call' 'p_3' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 86 [4/4] (2.53ns)   --->   "%p_Val2_8 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 86 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 87 [2/4] (4.33ns)   --->   "%p_Val2_9 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_7)" [firmware/myproject.cpp:53]   --->   Operation 87 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 88 [4/4] (2.53ns)   --->   "%p_5 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 88 'call' 'p_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln700_9 = sext i11 %p_Val2_10 to i21" [firmware/myproject.cpp:53]   --->   Operation 89 'sext' 'sext_ln700_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln700_10 = sext i18 %ret_V_20 to i21" [firmware/myproject.cpp:53]   --->   Operation 90 'sext' 'sext_ln700_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.49ns) (grouped into DSP with root node ret_V_40)   --->   "%mul_ln700_4 = mul i21 %sext_ln700_10, %sext_ln700_9" [firmware/myproject.cpp:53]   --->   Operation 91 'mul' 'mul_ln700_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i21 @_ssdm_op_BitConcatenate.i21.i11.i10(i11 %p_Val2_7, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 92 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_40 = add i21 %rhs_V_5, %mul_ln700_4" [firmware/myproject.cpp:53]   --->   Operation 93 'add' 'ret_V_40' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i11 @_ssdm_op_PartSelect.i11.i21.i32.i32(i21 %ret_V_40, i32 10, i32 20)" [firmware/myproject.cpp:53]   --->   Operation 94 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [3/4] (4.33ns)   --->   "%p_7 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 95 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 96 [4/4] (2.53ns)   --->   "%p_10 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 96 'call' 'p_10' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%r_V_30 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %p_Val2_2, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 97 'bitconcatenate' 'r_V_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i12 %r_V_30 to i16" [firmware/myproject.cpp:50]   --->   Operation 98 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [2/4] (4.33ns)   --->   "%p_0 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_3)" [firmware/myproject.cpp:50]   --->   Operation 99 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 100 [3/4] (4.33ns)   --->   "%p_s = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 100 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 101 [3/4] (4.33ns)   --->   "%p_1 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 101 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 102 [3/4] (4.33ns)   --->   "%p_2 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 102 'call' 'p_2' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 103 [1/4] (2.87ns)   --->   "%p_Val2_s = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 103 'call' 'p_Val2_s' <Predicate = true> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 104 [1/4] (2.87ns)   --->   "%p_4 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 104 'call' 'p_4' <Predicate = true> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 105 [1/4] (2.85ns)   --->   "%p_Val2_5 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 105 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 106 [2/4] (4.33ns)   --->   "%p_Val2_6 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 106 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 107 [2/4] (4.33ns)   --->   "%p_Val2_4 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_7)" [firmware/myproject.cpp:51]   --->   Operation 107 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 108 [3/4] (4.33ns)   --->   "%p_8 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_10)" [firmware/myproject.cpp:51]   --->   Operation 108 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 109 [1/1] (0.73ns)   --->   "%add_ln703_3 = add i11 -2, %p_Val2_7" [firmware/myproject.cpp:51]   --->   Operation 109 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [4/4] (2.53ns)   --->   "%p_9 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 110 'call' 'p_9' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 111 [1/4] (2.87ns)   --->   "%p_3 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_3)" [firmware/myproject.cpp:51]   --->   Operation 111 'call' 'p_3' <Predicate = true> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%r_V_12 = sext i11 %p_Val2_7 to i22" [firmware/myproject.cpp:52]   --->   Operation 112 'sext' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_13 = mul i22 %r_V_12, %r_V_12" [firmware/myproject.cpp:52]   --->   Operation 113 'mul' 'r_V_13' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i11 %p_Val2_1 to i12" [firmware/myproject.cpp:52]   --->   Operation 114 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.73ns)   --->   "%ret_V_34 = sub i12 %lhs_V_2, %rhs_V_2" [firmware/myproject.cpp:52]   --->   Operation 115 'sub' 'ret_V_34' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i12 %ret_V_34 to i13" [firmware/myproject.cpp:52]   --->   Operation 116 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.74ns)   --->   "%ret_V_11 = add nsw i13 17, %lhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 117 'add' 'ret_V_11' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%r_V_14 = sext i13 %ret_V_11 to i26" [firmware/myproject.cpp:52]   --->   Operation 118 'sext' 'r_V_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_15 = mul i26 %r_V_14, %r_V_14" [firmware/myproject.cpp:52]   --->   Operation 119 'mul' 'r_V_15' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [3/4] (4.33ns)   --->   "%p_Val2_8 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 120 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 121 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i16 -21, %sext_ln728" [firmware/myproject.cpp:53]   --->   Operation 121 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/4] (2.85ns)   --->   "%p_Val2_9 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_7)" [firmware/myproject.cpp:53]   --->   Operation 122 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i7 %p_Val2_9 to i8" [firmware/myproject.cpp:53]   --->   Operation 123 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.70ns)   --->   "%ret_V_16 = add i8 13, %sext_ln703_10" [firmware/myproject.cpp:53]   --->   Operation 124 'add' 'ret_V_16' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [3/4] (4.33ns)   --->   "%p_5 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 125 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 126 [4/4] (2.53ns)   --->   "%p_6 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 126 'call' 'p_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 127 [2/4] (4.33ns)   --->   "%p_7 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 127 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 128 [3/4] (4.33ns)   --->   "%p_10 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 128 'call' 'p_10' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 129 [1/1] (0.77ns)   --->   "%r_V_37 = sub i16 %sext_ln1118_10, %sext_ln1118_6" [firmware/myproject.cpp:54]   --->   Operation 129 'sub' 'r_V_37' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %p_Val2_7, i4 0)" [firmware/myproject.cpp:54]   --->   Operation 130 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i15 %shl_ln1118_7 to i16" [firmware/myproject.cpp:54]   --->   Operation 131 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %p_Val2_7, i1 false)" [firmware/myproject.cpp:54]   --->   Operation 132 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i12 %shl_ln1118_8 to i16" [firmware/myproject.cpp:54]   --->   Operation 133 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.77ns)   --->   "%r_V_38 = sub i16 %sext_ln1118_20, %sext_ln1118_21" [firmware/myproject.cpp:54]   --->   Operation 134 'sub' 'r_V_38' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_21 = add i16 %r_V_37, %r_V_38" [firmware/myproject.cpp:54]   --->   Operation 135 'add' 'add_ln1192_21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 136 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%ret_V_44 = add i16 384, %add_ln1192_21" [firmware/myproject.cpp:54]   --->   Operation 136 'add' 'ret_V_44' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %ret_V_44, i32 5, i32 15)" [firmware/myproject.cpp:54]   --->   Operation 137 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [4/4] (2.53ns)   --->   "%p_11 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 138 'call' 'p_11' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i11 %p_Val2_10 to i14" [firmware/myproject.cpp:50]   --->   Operation 139 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %p_Val2_10, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 140 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i13 %shl_ln to i14" [firmware/myproject.cpp:50]   --->   Operation 141 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.75ns)   --->   "%r_V_28 = add i14 %sext_ln1118_1, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 142 'add' 'r_V_28' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i11 %p_Val2_1 to i18" [firmware/myproject.cpp:50]   --->   Operation 143 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i11 %p_Val2_1 to i14" [firmware/myproject.cpp:50]   --->   Operation 144 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %p_Val2_1, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 145 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i13 %shl_ln1118_1 to i14" [firmware/myproject.cpp:50]   --->   Operation 146 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.75ns)   --->   "%r_V_29 = add i14 %sext_ln1118_4, %sext_ln1118_3" [firmware/myproject.cpp:50]   --->   Operation 147 'add' 'r_V_29' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i14 %r_V_28 to i15" [firmware/myproject.cpp:50]   --->   Operation 148 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i14 %r_V_29 to i15" [firmware/myproject.cpp:50]   --->   Operation 149 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.76ns)   --->   "%ret_V_28 = sub i15 %sext_ln703_1, %sext_ln703_2" [firmware/myproject.cpp:50]   --->   Operation 150 'sub' 'ret_V_28' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i12 %r_V_30 to i13" [firmware/myproject.cpp:50]   --->   Operation 151 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/4] (2.85ns)   --->   "%p_0 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_3)" [firmware/myproject.cpp:50]   --->   Operation 152 'call' 'p_0' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i7 %p_0 to i14" [firmware/myproject.cpp:50]   --->   Operation 153 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %p_0, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 154 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i8 %tmp_4 to i13" [firmware/myproject.cpp:50]   --->   Operation 155 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.74ns)   --->   "%add_ln1192 = add i13 %sext_ln1118_5, %sext_ln1118_8" [firmware/myproject.cpp:50]   --->   Operation 156 'add' 'add_ln1192' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [2/4] (4.33ns)   --->   "%p_s = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 157 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%r_V_9 = sext i11 %p_Val2_3 to i22" [firmware/myproject.cpp:50]   --->   Operation 158 'sext' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [2/4] (4.33ns)   --->   "%p_1 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 159 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 160 [2/4] (4.33ns)   --->   "%p_2 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 160 'call' 'p_2' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%r_V = sext i11 %p_Val2_2 to i12" [firmware/myproject.cpp:51]   --->   Operation 161 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.73ns)   --->   "%r_V_32 = sub i12 0, %r_V" [firmware/myproject.cpp:51]   --->   Operation 162 'sub' 'r_V_32' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i7 %p_Val2_s to i12" [firmware/myproject.cpp:51]   --->   Operation 163 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_32 = sub i12 %r_V_32, %sext_ln703_4" [firmware/myproject.cpp:51]   --->   Operation 164 'sub' 'ret_V_32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 165 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V = add i12 103, %ret_V_32" [firmware/myproject.cpp:51]   --->   Operation 165 'add' 'ret_V' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i12 %ret_V to i18" [firmware/myproject.cpp:51]   --->   Operation 166 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i7 %p_4 to i18" [firmware/myproject.cpp:51]   --->   Operation 167 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.49ns) (grouped into DSP with root node ret_V_6)   --->   "%mul_ln728_1 = mul i18 %sext_ln728_2, %sext_ln728_3" [firmware/myproject.cpp:51]   --->   Operation 168 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_7 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %p_Val2_5, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 169 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i12 %tmp_7 to i18" [firmware/myproject.cpp:51]   --->   Operation 170 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_6 = sub i18 %mul_ln728_1, %sext_ln1193_1" [firmware/myproject.cpp:51]   --->   Operation 171 'sub' 'ret_V_6' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 172 [1/4] (2.85ns)   --->   "%p_Val2_6 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 172 'call' 'p_Val2_6' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 173 [1/4] (2.87ns)   --->   "%p_Val2_4 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_7)" [firmware/myproject.cpp:51]   --->   Operation 173 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 174 [2/4] (4.33ns)   --->   "%p_8 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_10)" [firmware/myproject.cpp:51]   --->   Operation 174 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 175 [3/4] (4.33ns)   --->   "%p_9 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 175 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i11 %p_Val2_2 to i21" [firmware/myproject.cpp:52]   --->   Operation 176 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i11 %p_Val2_2 to i21" [firmware/myproject.cpp:52]   --->   Operation 177 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%rhs_V_7 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %p_Val2_2, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 178 'bitconcatenate' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i16 %rhs_V_7 to i18" [firmware/myproject.cpp:52]   --->   Operation 179 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i16 %rhs_V_7 to i21" [firmware/myproject.cpp:52]   --->   Operation 180 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.49ns) (grouped into DSP with root node sub_ln700_2)   --->   "%mul_ln1192_12 = mul i21 %sext_ln1118_15, %sext_ln1118_13" [firmware/myproject.cpp:52]   --->   Operation 181 'mul' 'mul_ln1192_12' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 182 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_10 = mul i22 %r_V_9, %r_V_9" [firmware/myproject.cpp:52]   --->   Operation 182 'mul' 'r_V_10' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i7 %p_3 to i18" [firmware/myproject.cpp:52]   --->   Operation 183 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.49ns) (grouped into DSP with root node ret_V_9)   --->   "%r_V_36 = mul i18 %sext_ln1118_2, %sext_ln1118_14" [firmware/myproject.cpp:52]   --->   Operation 184 'mul' 'r_V_36' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 185 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_9 = add i18 %sext_ln728_4, %r_V_36" [firmware/myproject.cpp:52]   --->   Operation 185 'add' 'ret_V_9' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 186 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln700_2 = sub i21 %sext_ln1192_10, %mul_ln1192_12" [firmware/myproject.cpp:52]   --->   Operation 186 'sub' 'sub_ln700_2' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln700_6 = sext i22 %r_V_13 to i41" [firmware/myproject.cpp:52]   --->   Operation 187 'sext' 'sext_ln700_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln700_7 = sext i26 %r_V_15 to i41" [firmware/myproject.cpp:52]   --->   Operation 188 'sext' 'sext_ln700_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (2.73ns)   --->   "%mul_ln700_2 = mul i41 %sext_ln700_7, %sext_ln700_6" [firmware/myproject.cpp:52]   --->   Operation 189 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 2.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (1.27ns)   --->   "%r_V_16 = mul i14 %sext_ln1118_7, %sext_ln1118_7" [firmware/myproject.cpp:52]   --->   Operation 190 'mul' 'r_V_16' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [2/4] (4.33ns)   --->   "%p_Val2_8 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 191 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i8 %ret_V_16 to i16" [firmware/myproject.cpp:53]   --->   Operation 192 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (1.55ns)   --->   "%r_V_17 = mul i16 %sext_ln1116_4, %sext_ln1116_4" [firmware/myproject.cpp:53]   --->   Operation 193 'mul' 'r_V_17' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i16 %r_V_17 to i22" [firmware/myproject.cpp:53]   --->   Operation 194 'sext' 'sext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %mul_ln728, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 195 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i21 %lhs_V_6 to i22" [firmware/myproject.cpp:53]   --->   Operation 196 'sext' 'sext_ln728_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.49ns) (grouped into DSP with root node ret_V_38)   --->   "%mul_ln1193_1 = mul i22 -21, %sext_ln728_6" [firmware/myproject.cpp:53]   --->   Operation 197 'mul' 'mul_ln1193_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 198 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_38 = add i22 %sext_ln728_7, %mul_ln1193_1" [firmware/myproject.cpp:53]   --->   Operation 198 'add' 'ret_V_38' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 199 [2/4] (4.33ns)   --->   "%p_5 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 199 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 200 [3/4] (4.33ns)   --->   "%p_6 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 200 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i7 %p_Val2_4 to i8" [firmware/myproject.cpp:54]   --->   Operation 201 'sext' 'sext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.70ns)   --->   "%ret_V_23 = add i8 15, %sext_ln703_11" [firmware/myproject.cpp:54]   --->   Operation 202 'add' 'ret_V_23' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/4] (2.85ns)   --->   "%p_7 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 203 'call' 'p_7' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 204 [2/4] (4.33ns)   --->   "%p_10 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 204 'call' 'p_10' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 205 [3/4] (4.33ns)   --->   "%p_11 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 205 'call' 'p_11' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 206 [1/4] (2.87ns)   --->   "%p_s = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 206 'call' 'p_s' <Predicate = true> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %p_s, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 207 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i8 %tmp_5 to i13" [firmware/myproject.cpp:50]   --->   Operation 208 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_29 = sub i13 %add_ln1192, %sext_ln1193" [firmware/myproject.cpp:50]   --->   Operation 209 'sub' 'ret_V_29' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 210 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln1192_1 = add i13 -1248, %ret_V_29" [firmware/myproject.cpp:50]   --->   Operation 210 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 211 [1/4] (2.85ns)   --->   "%p_1 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 211 'call' 'p_1' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 212 [1/4] (2.85ns)   --->   "%p_2 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 212 'call' 'p_2' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1253 = sext i7 %p_Val2_6 to i8" [firmware/myproject.cpp:51]   --->   Operation 213 'sext' 'sext_ln1253' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.70ns)   --->   "%r_V_34 = sub i8 0, %sext_ln1253" [firmware/myproject.cpp:51]   --->   Operation 214 'sub' 'r_V_34' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i7 %p_Val2_4 to i14" [firmware/myproject.cpp:51]   --->   Operation 215 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (1.27ns)   --->   "%r_V_35 = mul i14 %sext_ln1116_1, %sext_ln1116_1" [firmware/myproject.cpp:51]   --->   Operation 216 'mul' 'r_V_35' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i14 %r_V_35 to i15" [firmware/myproject.cpp:51]   --->   Operation 217 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%tmp = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %r_V_34, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 218 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln700_12 = sext i13 %tmp to i15" [firmware/myproject.cpp:51]   --->   Operation 219 'sext' 'sext_ln700_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_2)   --->   "%ret_V_7 = add i15 %sext_ln700_12, %sext_ln1118_12" [firmware/myproject.cpp:51]   --->   Operation 220 'add' 'ret_V_7' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i18 %ret_V_6 to i36" [firmware/myproject.cpp:51]   --->   Operation 221 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_2)   --->   "%sext_ln1192_2 = sext i15 %ret_V_7 to i36" [firmware/myproject.cpp:51]   --->   Operation 222 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i36 %sext_ln1192_1, %sext_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 223 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 224 [1/4] (2.85ns)   --->   "%p_8 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %p_Val2_10)" [firmware/myproject.cpp:51]   --->   Operation 224 'call' 'p_8' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 225 [2/4] (4.33ns)   --->   "%p_9 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 225 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i22 %r_V_10 to i31" [firmware/myproject.cpp:52]   --->   Operation 226 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i18 %ret_V_9 to i31" [firmware/myproject.cpp:52]   --->   Operation 227 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.49ns) (grouped into DSP with root node sub_ln700)   --->   "%mul_ln700_1 = mul i31 %sext_ln700_5, %sext_ln700_4" [firmware/myproject.cpp:52]   --->   Operation 228 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%shl_ln1 = call i31 @_ssdm_op_BitConcatenate.i31.i21.i10(i21 %sub_ln700_2, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 229 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln700 = sub i31 %shl_ln1, %mul_ln700_1" [firmware/myproject.cpp:52]   --->   Operation 230 'sub' 'sub_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln700_8 = sext i14 %r_V_16 to i41" [firmware/myproject.cpp:52]   --->   Operation 231 'sext' 'sext_ln700_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (3.45ns)   --->   "%mul_ln700_3 = mul i41 %mul_ln700_2, %sext_ln700_8" [firmware/myproject.cpp:52]   --->   Operation 232 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 3.45> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%shl_ln700_1 = call i41 @_ssdm_op_BitConcatenate.i41.i31.i10(i31 %sub_ln700, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 233 'bitconcatenate' 'shl_ln700_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln700_1 = sub i41 %shl_ln700_1, %mul_ln700_3" [firmware/myproject.cpp:52]   --->   Operation 234 'sub' 'sub_ln700_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 235 [1/4] (2.85ns)   --->   "%p_Val2_8 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 235 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_s = call i37 @_ssdm_op_BitConcatenate.i37.i7.i30(i7 %p_Val2_8, i30 0)" [firmware/myproject.cpp:52]   --->   Operation 236 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i37 %tmp_s to i41" [firmware/myproject.cpp:52]   --->   Operation 237 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%ret_V_37 = add i41 %rhs_V_4, %sub_ln700_1" [firmware/myproject.cpp:52]   --->   Operation 238 'add' 'ret_V_37' <Predicate = true> <Delay = 0.76> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i11 @_ssdm_op_PartSelect.i11.i41.i32.i32(i41 %ret_V_37, i32 30, i32 40)" [firmware/myproject.cpp:52]   --->   Operation 239 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.82ns)   --->   "%ret_V_18 = add i22 54272, %ret_V_38" [firmware/myproject.cpp:53]   --->   Operation 240 'add' 'ret_V_18' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i22 %ret_V_18 to i38" [firmware/myproject.cpp:53]   --->   Operation 241 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i14 %r_V_35 to i38" [firmware/myproject.cpp:53]   --->   Operation 242 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_18 = mul i38 %sext_ln1118_17, %sext_ln1118_22" [firmware/myproject.cpp:53]   --->   Operation 243 'mul' 'r_V_18' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 244 [1/4] (2.87ns)   --->   "%p_5 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 244 'call' 'p_5' <Predicate = true> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 245 [2/4] (4.33ns)   --->   "%p_6 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 245 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i8 %ret_V_23 to i16" [firmware/myproject.cpp:54]   --->   Operation 246 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (1.55ns)   --->   "%r_V_21 = mul i16 %sext_ln1116_7, %sext_ln1116_7" [firmware/myproject.cpp:54]   --->   Operation 247 'mul' 'r_V_21' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i7 %p_7 to i14" [firmware/myproject.cpp:54]   --->   Operation 248 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (1.27ns)   --->   "%r_V_22 = mul i14 %sext_ln1116_8, %sext_ln1116_8" [firmware/myproject.cpp:54]   --->   Operation 249 'mul' 'r_V_22' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i16 %r_V_21 to i30" [firmware/myproject.cpp:54]   --->   Operation 250 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i14 %r_V_22 to i30" [firmware/myproject.cpp:54]   --->   Operation 251 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_23 = mul i30 %sext_ln1116_9, %sext_ln1118_19" [firmware/myproject.cpp:54]   --->   Operation 252 'mul' 'r_V_23' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 253 [1/4] (2.87ns)   --->   "%p_10 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 253 'call' 'p_10' <Predicate = true> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 254 [2/4] (4.33ns)   --->   "%p_11 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 254 'call' 'p_11' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.34>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i13 %add_ln1192_1 to i20" [firmware/myproject.cpp:50]   --->   Operation 255 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i7 %p_1 to i20" [firmware/myproject.cpp:50]   --->   Operation 256 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700 = mul i20 %sext_ln700_1, %sext_ln700_2" [firmware/myproject.cpp:50]   --->   Operation 257 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 258 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%sext_ln700_11 = sext i20 %mul_ln700 to i21" [firmware/myproject.cpp:50]   --->   Operation 258 'sext' 'sext_ln700_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%lhs_V = call i20 @_ssdm_op_BitConcatenate.i20.i15.i5(i15 %ret_V_28, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 259 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i20 %lhs_V to i21" [firmware/myproject.cpp:50]   --->   Operation 260 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i21 %sext_ln700_3, %sext_ln700_11" [firmware/myproject.cpp:50]   --->   Operation 261 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i7 %p_2 to i14" [firmware/myproject.cpp:50]   --->   Operation 262 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (1.27ns)   --->   "%r_V_31 = mul i14 %sext_ln1116, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 263 'mul' 'r_V_31' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_6 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %r_V_31, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 264 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%rhs_V = sext i19 %tmp_6 to i21" [firmware/myproject.cpp:50]   --->   Operation 265 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.81ns)   --->   "%ret_V_31 = add i21 %rhs_V, %add_ln700" [firmware/myproject.cpp:50]   --->   Operation 266 'add' 'ret_V_31' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i11 @_ssdm_op_PartSelect.i11.i21.i32.i32(i21 %ret_V_31, i32 10, i32 20)" [firmware/myproject.cpp:50]   --->   Operation 267 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i36 %mul_ln1192_2 to i41" [firmware/myproject.cpp:51]   --->   Operation 268 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i7 %p_8 to i41" [firmware/myproject.cpp:51]   --->   Operation 269 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (3.14ns)   --->   "%mul_ln1192_3 = mul i41 %sext_ln1192_9, %sext_ln1192_3" [firmware/myproject.cpp:51]   --->   Operation 270 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [1/4] (2.85ns)   --->   "%p_9 = call fastcc i7 @"sin_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 271 'call' 'p_9' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i7 %p_5 to i14" [firmware/myproject.cpp:53]   --->   Operation 272 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (1.27ns)   --->   "%r_V_19 = mul i14 %sext_ln1116_5, %sext_ln1116_5" [firmware/myproject.cpp:53]   --->   Operation 273 'mul' 'r_V_19' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i38 %r_V_18 to i51" [firmware/myproject.cpp:53]   --->   Operation 274 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i14 %r_V_19 to i51" [firmware/myproject.cpp:53]   --->   Operation 275 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (3.07ns)   --->   "%mul_ln1192_7 = mul i51 %sext_ln1192_6, %sext_ln1192_7" [firmware/myproject.cpp:53]   --->   Operation 276 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 3.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 277 [1/4] (2.87ns)   --->   "%p_6 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 277 'call' 'p_6' <Predicate = true> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i7 %p_6 to i14" [firmware/myproject.cpp:53]   --->   Operation 278 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (1.27ns)   --->   "%r_V_20 = mul i14 %sext_ln1116_6, %sext_ln1116_6" [firmware/myproject.cpp:53]   --->   Operation 279 'mul' 'r_V_20' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i7 %p_10 to i14" [firmware/myproject.cpp:54]   --->   Operation 280 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 281 [1/1] (1.27ns)   --->   "%r_V_24 = mul i14 %sext_ln1116_10, %sext_ln1116_10" [firmware/myproject.cpp:54]   --->   Operation 281 'mul' 'r_V_24' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i30 %r_V_23 to i44" [firmware/myproject.cpp:54]   --->   Operation 282 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i14 %r_V_24 to i44" [firmware/myproject.cpp:54]   --->   Operation 283 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (3.02ns)   --->   "%mul_ln1192_10 = mul i44 %sext_ln1192_12, %sext_ln1192_13" [firmware/myproject.cpp:54]   --->   Operation 284 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 3.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 285 [1/4] (2.87ns)   --->   "%p_11 = call fastcc i7 @"cos_lut<ap_fixed<11, 6, 5, 3, 0> >"(i11 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 285 'call' 'p_11' <Predicate = true> <Delay = 2.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i7 %p_11 to i14" [firmware/myproject.cpp:54]   --->   Operation 286 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 287 [1/1] (1.27ns)   --->   "%r_V_27 = mul i14 %sext_ln1116_11, %sext_ln1116_11" [firmware/myproject.cpp:54]   --->   Operation 287 'mul' 'r_V_27' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.73>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i7 %p_9 to i41" [firmware/myproject.cpp:51]   --->   Operation 288 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (3.38ns)   --->   "%mul_ln1192_4 = mul i41 %mul_ln1192_3, %sext_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 289 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 3.38> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i14 %r_V_20 to i51" [firmware/myproject.cpp:53]   --->   Operation 290 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (3.73ns)   --->   "%mul_ln1192_8 = mul i51 %mul_ln1192_7, %sext_ln1192_8" [firmware/myproject.cpp:53]   --->   Operation 291 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 3.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i44 %mul_ln1192_10 to i46" [firmware/myproject.cpp:54]   --->   Operation 292 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i14 %r_V_27 to i46" [firmware/myproject.cpp:54]   --->   Operation 293 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 294 [1/1] (3.68ns)   --->   "%mul_ln1192_11 = mul i46 %sext_ln1192_14, %sext_ln1192_11" [firmware/myproject.cpp:54]   --->   Operation 294 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 3.68> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.45>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i7 %p_3 to i41" [firmware/myproject.cpp:51]   --->   Operation 295 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 296 [1/1] (3.45ns)   --->   "%mul_ln1192_5 = mul i41 %mul_ln1192_4, %sext_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 296 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 3.45> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 297 [1/1] (0.97ns)   --->   "%ret_V_41 = add i51 -34084860461056, %mul_ln1192_8" [firmware/myproject.cpp:53]   --->   Operation 297 'add' 'ret_V_41' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i11 @_ssdm_op_PartSelect.i11.i51.i32.i32(i51 %ret_V_41, i32 40, i32 50)" [firmware/myproject.cpp:53]   --->   Operation 298 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 299 [1/1] (0.95ns)   --->   "%ret_V_45 = add i46 -1099511627776, %mul_ln1192_11" [firmware/myproject.cpp:54]   --->   Operation 299 'add' 'ret_V_45' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i11 @_ssdm_op_PartSelect.i11.i46.i32.i32(i46 %ret_V_45, i32 35, i32 45)" [firmware/myproject.cpp:54]   --->   Operation 300 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.96>
ST_10 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_4_V), !map !206"   --->   Operation 301 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_3_V), !map !212"   --->   Operation 302 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_2_V), !map !218"   --->   Operation 303 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_1_V), !map !224"   --->   Operation 304 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_0_V), !map !230"   --->   Operation 305 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i176* %x_V), !map !236"   --->   Operation 306 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 307 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i176* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 308 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %y_0_V, i11* %y_1_V, i11* %y_2_V, i11* %y_3_V, i11* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 309 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 310 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_0_V, i11 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 311 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 312 [1/1] (0.96ns)   --->   "%ret_V_33 = add i41 -30064771072, %mul_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 312 'add' 'ret_V_33' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i11 @_ssdm_op_PartSelect.i11.i41.i32.i32(i41 %ret_V_33, i32 30, i32 40)" [firmware/myproject.cpp:51]   --->   Operation 313 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_1_V, i11 %trunc_ln708_3)" [firmware/myproject.cpp:51]   --->   Operation 314 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_2_V, i11 %trunc_ln708_5)" [firmware/myproject.cpp:52]   --->   Operation 315 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 316 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_3_V, i11 %trunc_ln708_8)" [firmware/myproject.cpp:53]   --->   Operation 316 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_4_V, i11 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 317 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 318 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sincos1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sincos1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 00000000000]
p_Val2_10          (partselect    ) [ 01111100000]
sext_ln700         (sext          ) [ 00000000000]
p_Val2_1           (partselect    ) [ 01111100000]
p_Val2_2           (partselect    ) [ 01111100000]
p_Val2_3           (partselect    ) [ 01111100000]
sext_ln728         (sext          ) [ 01111000000]
mul_ln1192_1       (mul           ) [ 01100000000]
trunc_ln51         (trunc         ) [ 00000000000]
sub_ln703_1        (sub           ) [ 00000000000]
add_ln703_2        (add           ) [ 00000000000]
p_Val2_7           (partselect    ) [ 01111000000]
mul_ln700_5        (mul           ) [ 00000000000]
rhs_V_6            (bitconcatenate) [ 00000000000]
ret_V_42           (add           ) [ 00000000000]
trunc_ln708_9      (partselect    ) [ 01100000000]
sext_ln703         (sext          ) [ 00000000000]
sext_ln1192        (sext          ) [ 00000000000]
mul_ln1192         (mul           ) [ 00000000000]
add_ln1192_2       (add           ) [ 00000000000]
ret_V_30           (add           ) [ 00000000000]
trunc_ln           (partselect    ) [ 01010000000]
shl_ln1118_5       (bitconcatenate) [ 00000000000]
sext_ln1118_10     (sext          ) [ 01011000000]
shl_ln1118_6       (bitconcatenate) [ 00000000000]
sext_ln1118_11     (sext          ) [ 00000000000]
r_V_33             (sub           ) [ 00000000000]
trunc_ln708_2      (partselect    ) [ 00000000000]
lhs_V_2            (sext          ) [ 01011000000]
rhs_V_3            (sext          ) [ 00000000000]
ret_V_35           (sub           ) [ 00000000000]
lhs_V_4            (sext          ) [ 00000000000]
ret_V_13           (add           ) [ 00000000000]
sext_ln1118_16     (sext          ) [ 00000000000]
lhs_V_5            (bitconcatenate) [ 00000000000]
mul_ln1193         (mul           ) [ 00000000000]
ret_V_36           (sub           ) [ 00000000000]
trunc_ln708_4      (partselect    ) [ 01010000000]
sext_ln1118_18     (sext          ) [ 00000000000]
mul_ln1192_6       (mul           ) [ 00000000000]
ret_V_39           (add           ) [ 00000000000]
trunc_ln708_6      (partselect    ) [ 01010000000]
mul_ln703          (mul           ) [ 00000000000]
ret_V_20           (add           ) [ 01010000000]
mul_ln1192_9       (mul           ) [ 00000000000]
ret_V_43           (add           ) [ 00000000000]
trunc_ln708_s      (partselect    ) [ 01010000000]
add_ln703          (add           ) [ 00000000000]
sub_ln703          (sub           ) [ 00000000000]
add_ln703_1        (add           ) [ 00000000000]
sext_ln700_9       (sext          ) [ 00000000000]
sext_ln700_10      (sext          ) [ 00000000000]
mul_ln700_4        (mul           ) [ 00000000000]
rhs_V_5            (bitconcatenate) [ 00000000000]
ret_V_40           (add           ) [ 00000000000]
trunc_ln708_7      (partselect    ) [ 01001000000]
r_V_30             (bitconcatenate) [ 01000100000]
sext_ln1118_6      (sext          ) [ 00000000000]
p_Val2_s           (call          ) [ 01000100000]
p_4                (call          ) [ 01000100000]
p_Val2_5           (call          ) [ 01000100000]
add_ln703_3        (add           ) [ 00000000000]
p_3                (call          ) [ 01000111110]
r_V_12             (sext          ) [ 00000000000]
r_V_13             (mul           ) [ 01000100000]
rhs_V_2            (sext          ) [ 00000000000]
ret_V_34           (sub           ) [ 00000000000]
lhs_V_3            (sext          ) [ 00000000000]
ret_V_11           (add           ) [ 00000000000]
r_V_14             (sext          ) [ 00000000000]
r_V_15             (mul           ) [ 01000100000]
mul_ln728          (mul           ) [ 01000100000]
p_Val2_9           (call          ) [ 00000000000]
sext_ln703_10      (sext          ) [ 00000000000]
ret_V_16           (add           ) [ 01000100000]
r_V_37             (sub           ) [ 00000000000]
shl_ln1118_7       (bitconcatenate) [ 00000000000]
sext_ln1118_20     (sext          ) [ 00000000000]
shl_ln1118_8       (bitconcatenate) [ 00000000000]
sext_ln1118_21     (sext          ) [ 00000000000]
r_V_38             (sub           ) [ 00000000000]
add_ln1192_21      (add           ) [ 00000000000]
ret_V_44           (add           ) [ 00000000000]
trunc_ln708_10     (partselect    ) [ 00000000000]
sext_ln1118        (sext          ) [ 00000000000]
shl_ln             (bitconcatenate) [ 00000000000]
sext_ln1118_1      (sext          ) [ 00000000000]
r_V_28             (add           ) [ 00000000000]
sext_ln1118_2      (sext          ) [ 00000000000]
sext_ln1118_3      (sext          ) [ 00000000000]
shl_ln1118_1       (bitconcatenate) [ 00000000000]
sext_ln1118_4      (sext          ) [ 00000000000]
r_V_29             (add           ) [ 00000000000]
sext_ln703_1       (sext          ) [ 00000000000]
sext_ln703_2       (sext          ) [ 00000000000]
ret_V_28           (sub           ) [ 01000011000]
sext_ln1118_5      (sext          ) [ 00000000000]
p_0                (call          ) [ 00000000000]
sext_ln1118_7      (sext          ) [ 00000000000]
tmp_4              (bitconcatenate) [ 00000000000]
sext_ln1118_8      (sext          ) [ 00000000000]
add_ln1192         (add           ) [ 01000010000]
r_V_9              (sext          ) [ 00000000000]
r_V                (sext          ) [ 00000000000]
r_V_32             (sub           ) [ 00000000000]
sext_ln703_4       (sext          ) [ 00000000000]
ret_V_32           (sub           ) [ 00000000000]
ret_V              (add           ) [ 00000000000]
sext_ln728_2       (sext          ) [ 00000000000]
sext_ln728_3       (sext          ) [ 00000000000]
mul_ln728_1        (mul           ) [ 00000000000]
tmp_7              (bitconcatenate) [ 00000000000]
sext_ln1193_1      (sext          ) [ 00000000000]
ret_V_6            (sub           ) [ 01000010000]
p_Val2_6           (call          ) [ 01000010000]
p_Val2_4           (call          ) [ 01000010000]
sext_ln1118_13     (sext          ) [ 00000000000]
sext_ln1118_15     (sext          ) [ 00000000000]
rhs_V_7            (bitconcatenate) [ 00000000000]
sext_ln728_4       (sext          ) [ 00000000000]
sext_ln1192_10     (sext          ) [ 00000000000]
mul_ln1192_12      (mul           ) [ 00000000000]
r_V_10             (mul           ) [ 01000010000]
sext_ln1118_14     (sext          ) [ 00000000000]
r_V_36             (mul           ) [ 00000000000]
ret_V_9            (add           ) [ 01000010000]
sub_ln700_2        (sub           ) [ 01000010000]
sext_ln700_6       (sext          ) [ 00000000000]
sext_ln700_7       (sext          ) [ 00000000000]
mul_ln700_2        (mul           ) [ 01000010000]
r_V_16             (mul           ) [ 01000010000]
sext_ln1116_4      (sext          ) [ 00000000000]
r_V_17             (mul           ) [ 00000000000]
sext_ln728_6       (sext          ) [ 00000000000]
lhs_V_6            (bitconcatenate) [ 00000000000]
sext_ln728_7       (sext          ) [ 00000000000]
mul_ln1193_1       (mul           ) [ 00000000000]
ret_V_38           (add           ) [ 01000010000]
sext_ln703_11      (sext          ) [ 00000000000]
ret_V_23           (add           ) [ 01000010000]
p_7                (call          ) [ 01000010000]
p_s                (call          ) [ 00000000000]
tmp_5              (bitconcatenate) [ 00000000000]
sext_ln1193        (sext          ) [ 00000000000]
ret_V_29           (sub           ) [ 00000000000]
add_ln1192_1       (add           ) [ 01000001000]
p_1                (call          ) [ 01000001000]
p_2                (call          ) [ 01000001000]
sext_ln1253        (sext          ) [ 00000000000]
r_V_34             (sub           ) [ 00000000000]
sext_ln1116_1      (sext          ) [ 00000000000]
r_V_35             (mul           ) [ 00000000000]
sext_ln1118_12     (sext          ) [ 00000000000]
tmp                (bitconcatenate) [ 00000000000]
sext_ln700_12      (sext          ) [ 00000000000]
ret_V_7            (add           ) [ 00000000000]
sext_ln1192_1      (sext          ) [ 00000000000]
sext_ln1192_2      (sext          ) [ 00000000000]
mul_ln1192_2       (mul           ) [ 01000001000]
p_8                (call          ) [ 01000001000]
sext_ln700_4       (sext          ) [ 00000000000]
sext_ln700_5       (sext          ) [ 00000000000]
mul_ln700_1        (mul           ) [ 00000000000]
shl_ln1            (bitconcatenate) [ 00000000000]
sub_ln700          (sub           ) [ 00000000000]
sext_ln700_8       (sext          ) [ 00000000000]
mul_ln700_3        (mul           ) [ 00000000000]
shl_ln700_1        (bitconcatenate) [ 00000000000]
sub_ln700_1        (sub           ) [ 00000000000]
p_Val2_8           (call          ) [ 00000000000]
tmp_s              (bitconcatenate) [ 00000000000]
rhs_V_4            (sext          ) [ 00000000000]
ret_V_37           (add           ) [ 00000000000]
trunc_ln708_5      (partselect    ) [ 01000001111]
ret_V_18           (add           ) [ 00000000000]
sext_ln1118_17     (sext          ) [ 00000000000]
sext_ln1118_22     (sext          ) [ 00000000000]
r_V_18             (mul           ) [ 01000001000]
p_5                (call          ) [ 01000001000]
sext_ln1116_7      (sext          ) [ 00000000000]
r_V_21             (mul           ) [ 00000000000]
sext_ln1116_8      (sext          ) [ 00000000000]
r_V_22             (mul           ) [ 00000000000]
sext_ln1116_9      (sext          ) [ 00000000000]
sext_ln1118_19     (sext          ) [ 00000000000]
r_V_23             (mul           ) [ 01000001000]
p_10               (call          ) [ 01000001000]
sext_ln700_1       (sext          ) [ 00000000000]
sext_ln700_2       (sext          ) [ 00000000000]
mul_ln700          (mul           ) [ 00000000000]
sext_ln700_11      (sext          ) [ 00000000000]
lhs_V              (bitconcatenate) [ 00000000000]
sext_ln700_3       (sext          ) [ 00000000000]
add_ln700          (add           ) [ 00000000000]
sext_ln1116        (sext          ) [ 00000000000]
r_V_31             (mul           ) [ 00000000000]
tmp_6              (bitconcatenate) [ 00000000000]
rhs_V              (sext          ) [ 00000000000]
ret_V_31           (add           ) [ 00000000000]
trunc_ln708_1      (partselect    ) [ 01000000111]
sext_ln1192_9      (sext          ) [ 00000000000]
sext_ln1192_3      (sext          ) [ 00000000000]
mul_ln1192_3       (mul           ) [ 01000000100]
p_9                (call          ) [ 01000000100]
sext_ln1116_5      (sext          ) [ 00000000000]
r_V_19             (mul           ) [ 00000000000]
sext_ln1192_6      (sext          ) [ 00000000000]
sext_ln1192_7      (sext          ) [ 00000000000]
mul_ln1192_7       (mul           ) [ 01000000100]
p_6                (call          ) [ 00000000000]
sext_ln1116_6      (sext          ) [ 00000000000]
r_V_20             (mul           ) [ 01000000100]
sext_ln1116_10     (sext          ) [ 00000000000]
r_V_24             (mul           ) [ 00000000000]
sext_ln1192_12     (sext          ) [ 00000000000]
sext_ln1192_13     (sext          ) [ 00000000000]
mul_ln1192_10      (mul           ) [ 01000000100]
p_11               (call          ) [ 00000000000]
sext_ln1116_11     (sext          ) [ 00000000000]
r_V_27             (mul           ) [ 01000000100]
sext_ln1192_4      (sext          ) [ 00000000000]
mul_ln1192_4       (mul           ) [ 01000000010]
sext_ln1192_8      (sext          ) [ 00000000000]
mul_ln1192_8       (mul           ) [ 01000000010]
sext_ln1192_14     (sext          ) [ 00000000000]
sext_ln1192_11     (sext          ) [ 00000000000]
mul_ln1192_11      (mul           ) [ 01000000010]
sext_ln1192_5      (sext          ) [ 00000000000]
mul_ln1192_5       (mul           ) [ 01000000001]
ret_V_41           (add           ) [ 00000000000]
trunc_ln708_8      (partselect    ) [ 01000000001]
ret_V_45           (add           ) [ 00000000000]
trunc_ln708_11     (partselect    ) [ 01000000001]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000]
spectopmodule_ln0  (spectopmodule ) [ 00000000000]
specinterface_ln0  (specinterface ) [ 00000000000]
specinterface_ln32 (specinterface ) [ 00000000000]
specpipeline_ln33  (specpipeline  ) [ 00000000000]
write_ln50         (write         ) [ 00000000000]
ret_V_33           (add           ) [ 00000000000]
trunc_ln708_3      (partselect    ) [ 00000000000]
write_ln51         (write         ) [ 00000000000]
write_ln52         (write         ) [ 00000000000]
write_ln53         (write         ) [ 00000000000]
write_ln54         (write         ) [ 00000000000]
ret_ln56           (ret           ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sincos1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sincos1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sincos1_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sincos1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i176P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i176.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_lut<ap_fixed<11, 6, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_lut<ap_fixed<11, 6, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i11.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i11.i10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i16.i5"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i21.i10"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i41.i31.i10"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i7.i30"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i15.i5"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i14.i5"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i11P"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1004" name="x_V_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="176" slack="0"/>
<pin id="192" dir="0" index="1" bw="176" slack="0"/>
<pin id="193" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln50_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="11" slack="0"/>
<pin id="199" dir="0" index="2" bw="11" slack="3"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/10 "/>
</bind>
</comp>

<comp id="203" class="1004" name="write_ln51_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="11" slack="0"/>
<pin id="206" dir="0" index="2" bw="11" slack="0"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/10 "/>
</bind>
</comp>

<comp id="210" class="1004" name="write_ln52_write_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="11" slack="0"/>
<pin id="213" dir="0" index="2" bw="11" slack="4"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/10 "/>
</bind>
</comp>

<comp id="217" class="1004" name="write_ln53_write_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="11" slack="0"/>
<pin id="220" dir="0" index="2" bw="11" slack="1"/>
<pin id="221" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/10 "/>
</bind>
</comp>

<comp id="224" class="1004" name="write_ln54_write_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="11" slack="0"/>
<pin id="227" dir="0" index="2" bw="11" slack="1"/>
<pin id="228" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/10 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="0" index="1" bw="11" slack="0"/>
<pin id="234" dir="0" index="2" bw="5" slack="0"/>
<pin id="235" dir="0" index="3" bw="6" slack="0"/>
<pin id="236" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="0" index="1" bw="11" slack="0"/>
<pin id="243" dir="0" index="2" bw="5" slack="0"/>
<pin id="244" dir="0" index="3" bw="6" slack="0"/>
<pin id="245" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_4/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="0" index="1" bw="11" slack="0"/>
<pin id="252" dir="0" index="2" bw="5" slack="0"/>
<pin id="253" dir="0" index="3" bw="6" slack="0"/>
<pin id="254" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_3/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="11" slack="1"/>
<pin id="261" dir="0" index="2" bw="5" slack="0"/>
<pin id="262" dir="0" index="3" bw="6" slack="0"/>
<pin id="263" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_4/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="0" index="1" bw="11" slack="0"/>
<pin id="270" dir="0" index="2" bw="5" slack="0"/>
<pin id="271" dir="0" index="3" bw="6" slack="0"/>
<pin id="272" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="0" index="1" bw="11" slack="1"/>
<pin id="279" dir="0" index="2" bw="5" slack="0"/>
<pin id="280" dir="0" index="3" bw="6" slack="0"/>
<pin id="281" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_5/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="0"/>
<pin id="287" dir="0" index="1" bw="11" slack="1"/>
<pin id="288" dir="0" index="2" bw="5" slack="0"/>
<pin id="289" dir="0" index="3" bw="6" slack="0"/>
<pin id="290" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_10/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="0" index="1" bw="11" slack="1"/>
<pin id="297" dir="0" index="2" bw="5" slack="0"/>
<pin id="298" dir="0" index="3" bw="6" slack="0"/>
<pin id="299" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_6/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="0"/>
<pin id="305" dir="0" index="1" bw="11" slack="0"/>
<pin id="306" dir="0" index="2" bw="5" slack="0"/>
<pin id="307" dir="0" index="3" bw="6" slack="0"/>
<pin id="308" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_11/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="0" index="1" bw="11" slack="0"/>
<pin id="315" dir="0" index="2" bw="5" slack="0"/>
<pin id="316" dir="0" index="3" bw="6" slack="0"/>
<pin id="317" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_5/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="0" index="1" bw="11" slack="0"/>
<pin id="324" dir="0" index="2" bw="5" slack="0"/>
<pin id="325" dir="0" index="3" bw="6" slack="0"/>
<pin id="326" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_9/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="0" index="1" bw="11" slack="1"/>
<pin id="333" dir="0" index="2" bw="5" slack="0"/>
<pin id="334" dir="0" index="3" bw="6" slack="0"/>
<pin id="335" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="0" index="1" bw="11" slack="0"/>
<pin id="342" dir="0" index="2" bw="5" slack="0"/>
<pin id="343" dir="0" index="3" bw="6" slack="0"/>
<pin id="344" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_6/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="0"/>
<pin id="350" dir="0" index="1" bw="11" slack="1"/>
<pin id="351" dir="0" index="2" bw="5" slack="0"/>
<pin id="352" dir="0" index="3" bw="6" slack="0"/>
<pin id="353" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_7/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="0" index="1" bw="11" slack="1"/>
<pin id="360" dir="0" index="2" bw="5" slack="0"/>
<pin id="361" dir="0" index="3" bw="6" slack="0"/>
<pin id="362" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="0"/>
<pin id="368" dir="0" index="1" bw="11" slack="0"/>
<pin id="369" dir="0" index="2" bw="5" slack="0"/>
<pin id="370" dir="0" index="3" bw="6" slack="0"/>
<pin id="371" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_2/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="0"/>
<pin id="377" dir="0" index="1" bw="11" slack="2"/>
<pin id="378" dir="0" index="2" bw="5" slack="0"/>
<pin id="379" dir="0" index="3" bw="6" slack="0"/>
<pin id="380" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_8/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="7" slack="0"/>
<pin id="386" dir="0" index="1" bw="11" slack="1"/>
<pin id="387" dir="0" index="2" bw="5" slack="0"/>
<pin id="388" dir="0" index="3" bw="6" slack="0"/>
<pin id="389" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_8/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="0" index="1" bw="11" slack="0"/>
<pin id="396" dir="0" index="2" bw="5" slack="0"/>
<pin id="397" dir="0" index="3" bw="6" slack="0"/>
<pin id="398" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_9/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_Val2_10_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="11" slack="0"/>
<pin id="404" dir="0" index="1" bw="176" slack="0"/>
<pin id="405" dir="0" index="2" bw="9" slack="0"/>
<pin id="406" dir="0" index="3" bw="9" slack="0"/>
<pin id="407" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_10/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln700_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="11" slack="0"/>
<pin id="414" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_Val2_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="11" slack="0"/>
<pin id="418" dir="0" index="1" bw="176" slack="0"/>
<pin id="419" dir="0" index="2" bw="7" slack="0"/>
<pin id="420" dir="0" index="3" bw="7" slack="0"/>
<pin id="421" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_Val2_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="11" slack="0"/>
<pin id="428" dir="0" index="1" bw="176" slack="0"/>
<pin id="429" dir="0" index="2" bw="9" slack="0"/>
<pin id="430" dir="0" index="3" bw="9" slack="0"/>
<pin id="431" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_Val2_3_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="11" slack="0"/>
<pin id="438" dir="0" index="1" bw="176" slack="0"/>
<pin id="439" dir="0" index="2" bw="6" slack="0"/>
<pin id="440" dir="0" index="3" bw="7" slack="0"/>
<pin id="441" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="sext_ln728_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="11" slack="0"/>
<pin id="449" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="trunc_ln51_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="176" slack="0"/>
<pin id="453" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sub_ln703_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="0"/>
<pin id="458" dir="0" index="1" bw="11" slack="0"/>
<pin id="459" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln703_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="0"/>
<pin id="465" dir="0" index="1" bw="11" slack="0"/>
<pin id="466" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_Val2_7_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="11" slack="0"/>
<pin id="472" dir="0" index="1" bw="176" slack="0"/>
<pin id="473" dir="0" index="2" bw="7" slack="0"/>
<pin id="474" dir="0" index="3" bw="7" slack="0"/>
<pin id="475" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_7/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="rhs_V_6_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="0"/>
<pin id="483" dir="0" index="1" bw="11" slack="0"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="trunc_ln708_9_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="11" slack="0"/>
<pin id="491" dir="0" index="1" bw="16" slack="0"/>
<pin id="492" dir="0" index="2" bw="4" slack="0"/>
<pin id="493" dir="0" index="3" bw="5" slack="0"/>
<pin id="494" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sext_ln703_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="11" slack="1"/>
<pin id="500" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sext_ln1192_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="11" slack="1"/>
<pin id="503" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="ret_V_30_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="11" slack="0"/>
<pin id="506" dir="0" index="1" bw="16" slack="0"/>
<pin id="507" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_30/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="trunc_ln_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="11" slack="0"/>
<pin id="511" dir="0" index="1" bw="16" slack="0"/>
<pin id="512" dir="0" index="2" bw="4" slack="0"/>
<pin id="513" dir="0" index="3" bw="5" slack="0"/>
<pin id="514" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="shl_ln1118_5_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="15" slack="0"/>
<pin id="521" dir="0" index="1" bw="11" slack="1"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sext_ln1118_10_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="15" slack="0"/>
<pin id="528" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="shl_ln1118_6_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="13" slack="0"/>
<pin id="532" dir="0" index="1" bw="11" slack="1"/>
<pin id="533" dir="0" index="2" bw="1" slack="0"/>
<pin id="534" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="sext_ln1118_11_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="13" slack="0"/>
<pin id="539" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="r_V_33_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="15" slack="0"/>
<pin id="543" dir="0" index="1" bw="13" slack="0"/>
<pin id="544" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_33/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="trunc_ln708_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="11" slack="0"/>
<pin id="549" dir="0" index="1" bw="16" slack="0"/>
<pin id="550" dir="0" index="2" bw="4" slack="0"/>
<pin id="551" dir="0" index="3" bw="5" slack="0"/>
<pin id="552" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="lhs_V_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="11" slack="1"/>
<pin id="560" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="rhs_V_3_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="11" slack="1"/>
<pin id="563" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="ret_V_35_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="11" slack="0"/>
<pin id="566" dir="0" index="1" bw="11" slack="0"/>
<pin id="567" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_35/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="lhs_V_4_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="12" slack="0"/>
<pin id="572" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="ret_V_13_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="6" slack="0"/>
<pin id="576" dir="0" index="1" bw="12" slack="0"/>
<pin id="577" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sext_ln1118_16_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="13" slack="0"/>
<pin id="582" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="lhs_V_5_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="0"/>
<pin id="586" dir="0" index="1" bw="11" slack="1"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_5/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="trunc_ln708_4_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="11" slack="0"/>
<pin id="593" dir="0" index="1" bw="16" slack="0"/>
<pin id="594" dir="0" index="2" bw="4" slack="0"/>
<pin id="595" dir="0" index="3" bw="5" slack="0"/>
<pin id="596" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sext_ln1118_18_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="11" slack="1"/>
<pin id="602" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_18/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="trunc_ln708_6_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="11" slack="0"/>
<pin id="605" dir="0" index="1" bw="16" slack="0"/>
<pin id="606" dir="0" index="2" bw="4" slack="0"/>
<pin id="607" dir="0" index="3" bw="5" slack="0"/>
<pin id="608" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="trunc_ln708_s_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="11" slack="0"/>
<pin id="614" dir="0" index="1" bw="16" slack="0"/>
<pin id="615" dir="0" index="2" bw="4" slack="0"/>
<pin id="616" dir="0" index="3" bw="5" slack="0"/>
<pin id="617" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln703_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="11" slack="2"/>
<pin id="623" dir="0" index="1" bw="11" slack="2"/>
<pin id="624" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sub_ln703_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="11" slack="2"/>
<pin id="628" dir="0" index="1" bw="11" slack="2"/>
<pin id="629" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln703_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="5" slack="0"/>
<pin id="632" dir="0" index="1" bw="11" slack="0"/>
<pin id="633" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="sext_ln700_9_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="11" slack="2"/>
<pin id="639" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_9/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sext_ln700_10_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="18" slack="1"/>
<pin id="642" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_10/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="rhs_V_5_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="21" slack="0"/>
<pin id="645" dir="0" index="1" bw="11" slack="2"/>
<pin id="646" dir="0" index="2" bw="1" slack="0"/>
<pin id="647" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="trunc_ln708_7_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="11" slack="0"/>
<pin id="652" dir="0" index="1" bw="21" slack="0"/>
<pin id="653" dir="0" index="2" bw="5" slack="0"/>
<pin id="654" dir="0" index="3" bw="6" slack="0"/>
<pin id="655" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="r_V_30_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="12" slack="0"/>
<pin id="661" dir="0" index="1" bw="11" slack="3"/>
<pin id="662" dir="0" index="2" bw="1" slack="0"/>
<pin id="663" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_30/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sext_ln1118_6_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="12" slack="0"/>
<pin id="668" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln703_3_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="2" slack="0"/>
<pin id="672" dir="0" index="1" bw="11" slack="3"/>
<pin id="673" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="r_V_12_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="11" slack="3"/>
<pin id="678" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_12/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="rhs_V_2_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="11" slack="3"/>
<pin id="681" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="ret_V_34_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="11" slack="2"/>
<pin id="684" dir="0" index="1" bw="11" slack="0"/>
<pin id="685" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_34/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="lhs_V_3_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="12" slack="0"/>
<pin id="689" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="ret_V_11_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="6" slack="0"/>
<pin id="693" dir="0" index="1" bw="12" slack="0"/>
<pin id="694" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="r_V_14_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="13" slack="0"/>
<pin id="699" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_14/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="sext_ln703_10_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="7" slack="0"/>
<pin id="703" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_10/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="ret_V_16_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="5" slack="0"/>
<pin id="707" dir="0" index="1" bw="7" slack="0"/>
<pin id="708" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_16/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="r_V_37_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="15" slack="2"/>
<pin id="713" dir="0" index="1" bw="12" slack="0"/>
<pin id="714" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_37/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="shl_ln1118_7_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="15" slack="0"/>
<pin id="718" dir="0" index="1" bw="11" slack="3"/>
<pin id="719" dir="0" index="2" bw="1" slack="0"/>
<pin id="720" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="sext_ln1118_20_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="15" slack="0"/>
<pin id="725" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_20/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="shl_ln1118_8_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="12" slack="0"/>
<pin id="729" dir="0" index="1" bw="11" slack="3"/>
<pin id="730" dir="0" index="2" bw="1" slack="0"/>
<pin id="731" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_8/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="sext_ln1118_21_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="12" slack="0"/>
<pin id="736" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_21/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="r_V_38_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="15" slack="0"/>
<pin id="740" dir="0" index="1" bw="12" slack="0"/>
<pin id="741" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_38/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="add_ln1192_21_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="16" slack="0"/>
<pin id="746" dir="0" index="1" bw="16" slack="0"/>
<pin id="747" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_21/4 "/>
</bind>
</comp>

<comp id="750" class="1004" name="ret_V_44_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="10" slack="0"/>
<pin id="752" dir="0" index="1" bw="16" slack="0"/>
<pin id="753" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_44/4 "/>
</bind>
</comp>

<comp id="756" class="1004" name="trunc_ln708_10_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="11" slack="0"/>
<pin id="758" dir="0" index="1" bw="16" slack="0"/>
<pin id="759" dir="0" index="2" bw="4" slack="0"/>
<pin id="760" dir="0" index="3" bw="5" slack="0"/>
<pin id="761" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/4 "/>
</bind>
</comp>

<comp id="767" class="1004" name="sext_ln1118_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="11" slack="4"/>
<pin id="769" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/5 "/>
</bind>
</comp>

<comp id="770" class="1004" name="shl_ln_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="13" slack="0"/>
<pin id="772" dir="0" index="1" bw="11" slack="4"/>
<pin id="773" dir="0" index="2" bw="1" slack="0"/>
<pin id="774" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="777" class="1004" name="sext_ln1118_1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="13" slack="0"/>
<pin id="779" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/5 "/>
</bind>
</comp>

<comp id="781" class="1004" name="r_V_28_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="13" slack="0"/>
<pin id="783" dir="0" index="1" bw="11" slack="0"/>
<pin id="784" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_28/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="sext_ln1118_2_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="11" slack="4"/>
<pin id="789" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="sext_ln1118_3_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="11" slack="4"/>
<pin id="792" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="shl_ln1118_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="13" slack="0"/>
<pin id="795" dir="0" index="1" bw="11" slack="4"/>
<pin id="796" dir="0" index="2" bw="1" slack="0"/>
<pin id="797" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/5 "/>
</bind>
</comp>

<comp id="800" class="1004" name="sext_ln1118_4_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="13" slack="0"/>
<pin id="802" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/5 "/>
</bind>
</comp>

<comp id="804" class="1004" name="r_V_29_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="13" slack="0"/>
<pin id="806" dir="0" index="1" bw="11" slack="0"/>
<pin id="807" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_29/5 "/>
</bind>
</comp>

<comp id="810" class="1004" name="sext_ln703_1_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="14" slack="0"/>
<pin id="812" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/5 "/>
</bind>
</comp>

<comp id="814" class="1004" name="sext_ln703_2_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="14" slack="0"/>
<pin id="816" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/5 "/>
</bind>
</comp>

<comp id="818" class="1004" name="ret_V_28_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="14" slack="0"/>
<pin id="820" dir="0" index="1" bw="14" slack="0"/>
<pin id="821" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_28/5 "/>
</bind>
</comp>

<comp id="824" class="1004" name="sext_ln1118_5_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="12" slack="1"/>
<pin id="826" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/5 "/>
</bind>
</comp>

<comp id="827" class="1004" name="sext_ln1118_7_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="7" slack="0"/>
<pin id="829" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/5 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_4_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="0"/>
<pin id="833" dir="0" index="1" bw="7" slack="0"/>
<pin id="834" dir="0" index="2" bw="1" slack="0"/>
<pin id="835" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="839" class="1004" name="sext_ln1118_8_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/5 "/>
</bind>
</comp>

<comp id="843" class="1004" name="add_ln1192_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="12" slack="0"/>
<pin id="845" dir="0" index="1" bw="8" slack="0"/>
<pin id="846" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/5 "/>
</bind>
</comp>

<comp id="849" class="1004" name="r_V_9_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="11" slack="4"/>
<pin id="851" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_9/5 "/>
</bind>
</comp>

<comp id="852" class="1004" name="r_V_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="11" slack="4"/>
<pin id="854" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="855" class="1004" name="r_V_32_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="0"/>
<pin id="857" dir="0" index="1" bw="11" slack="0"/>
<pin id="858" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_32/5 "/>
</bind>
</comp>

<comp id="861" class="1004" name="sext_ln703_4_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="7" slack="1"/>
<pin id="863" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/5 "/>
</bind>
</comp>

<comp id="864" class="1004" name="ret_V_32_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="12" slack="0"/>
<pin id="866" dir="0" index="1" bw="7" slack="0"/>
<pin id="867" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_32/5 "/>
</bind>
</comp>

<comp id="870" class="1004" name="ret_V_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="0"/>
<pin id="872" dir="0" index="1" bw="12" slack="0"/>
<pin id="873" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="sext_ln728_2_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="12" slack="0"/>
<pin id="878" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/5 "/>
</bind>
</comp>

<comp id="880" class="1004" name="sext_ln728_3_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="7" slack="1"/>
<pin id="882" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_3/5 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_7_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="12" slack="0"/>
<pin id="885" dir="0" index="1" bw="7" slack="1"/>
<pin id="886" dir="0" index="2" bw="1" slack="0"/>
<pin id="887" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="890" class="1004" name="sext_ln1193_1_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="12" slack="0"/>
<pin id="892" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_1/5 "/>
</bind>
</comp>

<comp id="894" class="1004" name="sext_ln1118_13_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="11" slack="4"/>
<pin id="896" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/5 "/>
</bind>
</comp>

<comp id="897" class="1004" name="sext_ln1118_15_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="11" slack="4"/>
<pin id="899" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/5 "/>
</bind>
</comp>

<comp id="900" class="1004" name="rhs_V_7_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="16" slack="0"/>
<pin id="902" dir="0" index="1" bw="11" slack="4"/>
<pin id="903" dir="0" index="2" bw="1" slack="0"/>
<pin id="904" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_7/5 "/>
</bind>
</comp>

<comp id="907" class="1004" name="sext_ln728_4_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="0"/>
<pin id="909" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_4/5 "/>
</bind>
</comp>

<comp id="911" class="1004" name="sext_ln1192_10_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="16" slack="0"/>
<pin id="913" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/5 "/>
</bind>
</comp>

<comp id="915" class="1004" name="sext_ln1118_14_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="7" slack="1"/>
<pin id="917" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/5 "/>
</bind>
</comp>

<comp id="918" class="1004" name="sext_ln700_6_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="22" slack="1"/>
<pin id="920" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_6/5 "/>
</bind>
</comp>

<comp id="921" class="1004" name="sext_ln700_7_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="26" slack="1"/>
<pin id="923" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_7/5 "/>
</bind>
</comp>

<comp id="924" class="1004" name="mul_ln700_2_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="26" slack="0"/>
<pin id="926" dir="0" index="1" bw="22" slack="0"/>
<pin id="927" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/5 "/>
</bind>
</comp>

<comp id="930" class="1004" name="r_V_16_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="7" slack="0"/>
<pin id="932" dir="0" index="1" bw="7" slack="0"/>
<pin id="933" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_16/5 "/>
</bind>
</comp>

<comp id="936" class="1004" name="sext_ln1116_4_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="8" slack="1"/>
<pin id="938" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_4/5 "/>
</bind>
</comp>

<comp id="939" class="1004" name="r_V_17_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="8" slack="0"/>
<pin id="941" dir="0" index="1" bw="8" slack="0"/>
<pin id="942" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/5 "/>
</bind>
</comp>

<comp id="945" class="1004" name="sext_ln728_6_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="16" slack="0"/>
<pin id="947" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_6/5 "/>
</bind>
</comp>

<comp id="949" class="1004" name="lhs_V_6_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="21" slack="0"/>
<pin id="951" dir="0" index="1" bw="16" slack="1"/>
<pin id="952" dir="0" index="2" bw="1" slack="0"/>
<pin id="953" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/5 "/>
</bind>
</comp>

<comp id="956" class="1004" name="sext_ln728_7_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="21" slack="0"/>
<pin id="958" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_7/5 "/>
</bind>
</comp>

<comp id="960" class="1004" name="sext_ln703_11_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="7" slack="0"/>
<pin id="962" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_11/5 "/>
</bind>
</comp>

<comp id="964" class="1004" name="ret_V_23_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="5" slack="0"/>
<pin id="966" dir="0" index="1" bw="7" slack="0"/>
<pin id="967" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_23/5 "/>
</bind>
</comp>

<comp id="970" class="1004" name="tmp_5_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="0"/>
<pin id="972" dir="0" index="1" bw="7" slack="0"/>
<pin id="973" dir="0" index="2" bw="1" slack="0"/>
<pin id="974" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="978" class="1004" name="sext_ln1193_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="0"/>
<pin id="980" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193/6 "/>
</bind>
</comp>

<comp id="982" class="1004" name="ret_V_29_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="13" slack="1"/>
<pin id="984" dir="0" index="1" bw="8" slack="0"/>
<pin id="985" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_29/6 "/>
</bind>
</comp>

<comp id="987" class="1004" name="add_ln1192_1_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="12" slack="0"/>
<pin id="989" dir="0" index="1" bw="13" slack="0"/>
<pin id="990" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_1/6 "/>
</bind>
</comp>

<comp id="993" class="1004" name="sext_ln1253_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="7" slack="1"/>
<pin id="995" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1253/6 "/>
</bind>
</comp>

<comp id="996" class="1004" name="r_V_34_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="0" index="1" bw="7" slack="0"/>
<pin id="999" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_34/6 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="sext_ln1116_1_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="7" slack="1"/>
<pin id="1004" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/6 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="r_V_35_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="7" slack="0"/>
<pin id="1007" dir="0" index="1" bw="7" slack="0"/>
<pin id="1008" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_35/6 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="sext_ln1118_12_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="14" slack="0"/>
<pin id="1013" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/6 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="tmp_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="13" slack="0"/>
<pin id="1017" dir="0" index="1" bw="8" slack="0"/>
<pin id="1018" dir="0" index="2" bw="1" slack="0"/>
<pin id="1019" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="sext_ln700_12_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="13" slack="0"/>
<pin id="1025" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_12/6 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="sext_ln1192_1_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="18" slack="1"/>
<pin id="1029" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/6 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="sext_ln700_4_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="22" slack="1"/>
<pin id="1032" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_4/6 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="sext_ln700_5_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="18" slack="1"/>
<pin id="1035" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_5/6 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="shl_ln1_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="31" slack="0"/>
<pin id="1038" dir="0" index="1" bw="21" slack="1"/>
<pin id="1039" dir="0" index="2" bw="1" slack="0"/>
<pin id="1040" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/6 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="sext_ln700_8_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="14" slack="1"/>
<pin id="1045" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_8/6 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="mul_ln700_3_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="41" slack="1"/>
<pin id="1048" dir="0" index="1" bw="14" slack="0"/>
<pin id="1049" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_3/6 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="shl_ln700_1_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="41" slack="0"/>
<pin id="1053" dir="0" index="1" bw="31" slack="0"/>
<pin id="1054" dir="0" index="2" bw="1" slack="0"/>
<pin id="1055" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln700_1/6 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="sub_ln700_1_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="41" slack="0"/>
<pin id="1060" dir="0" index="1" bw="41" slack="0"/>
<pin id="1061" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln700_1/6 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="tmp_s_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="37" slack="0"/>
<pin id="1066" dir="0" index="1" bw="7" slack="0"/>
<pin id="1067" dir="0" index="2" bw="1" slack="0"/>
<pin id="1068" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="rhs_V_4_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="37" slack="0"/>
<pin id="1074" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/6 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="ret_V_37_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="37" slack="0"/>
<pin id="1078" dir="0" index="1" bw="41" slack="0"/>
<pin id="1079" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_37/6 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="trunc_ln708_5_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="11" slack="0"/>
<pin id="1084" dir="0" index="1" bw="41" slack="0"/>
<pin id="1085" dir="0" index="2" bw="6" slack="0"/>
<pin id="1086" dir="0" index="3" bw="7" slack="0"/>
<pin id="1087" dir="1" index="4" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/6 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="ret_V_18_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="17" slack="0"/>
<pin id="1094" dir="0" index="1" bw="22" slack="1"/>
<pin id="1095" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_18/6 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="sext_ln1118_17_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="22" slack="0"/>
<pin id="1099" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/6 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="sext_ln1118_22_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="14" slack="0"/>
<pin id="1103" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_22/6 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="sext_ln1116_7_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="8" slack="1"/>
<pin id="1107" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_7/6 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="r_V_21_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="8" slack="0"/>
<pin id="1110" dir="0" index="1" bw="8" slack="0"/>
<pin id="1111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_21/6 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="sext_ln1116_8_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="7" slack="1"/>
<pin id="1116" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_8/6 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="r_V_22_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="7" slack="0"/>
<pin id="1119" dir="0" index="1" bw="7" slack="0"/>
<pin id="1120" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_22/6 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="sext_ln1116_9_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="16" slack="0"/>
<pin id="1125" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_9/6 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="sext_ln1118_19_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="14" slack="0"/>
<pin id="1129" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_19/6 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="sext_ln700_1_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="13" slack="1"/>
<pin id="1133" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/7 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="sext_ln700_2_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="7" slack="1"/>
<pin id="1136" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/7 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="lhs_V_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="20" slack="0"/>
<pin id="1139" dir="0" index="1" bw="15" slack="2"/>
<pin id="1140" dir="0" index="2" bw="1" slack="0"/>
<pin id="1141" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/7 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="sext_ln700_3_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="20" slack="0"/>
<pin id="1146" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/7 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="sext_ln1116_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="7" slack="1"/>
<pin id="1150" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/7 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="r_V_31_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="7" slack="0"/>
<pin id="1153" dir="0" index="1" bw="7" slack="0"/>
<pin id="1154" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_31/7 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="tmp_6_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="19" slack="0"/>
<pin id="1159" dir="0" index="1" bw="14" slack="0"/>
<pin id="1160" dir="0" index="2" bw="1" slack="0"/>
<pin id="1161" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="rhs_V_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="19" slack="0"/>
<pin id="1167" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/7 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="ret_V_31_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="19" slack="0"/>
<pin id="1171" dir="0" index="1" bw="21" slack="0"/>
<pin id="1172" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_31/7 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="trunc_ln708_1_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="11" slack="0"/>
<pin id="1176" dir="0" index="1" bw="21" slack="0"/>
<pin id="1177" dir="0" index="2" bw="5" slack="0"/>
<pin id="1178" dir="0" index="3" bw="6" slack="0"/>
<pin id="1179" dir="1" index="4" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/7 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="sext_ln1192_9_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="33" slack="1"/>
<pin id="1186" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/7 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="sext_ln1192_3_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="7" slack="1"/>
<pin id="1189" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/7 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="mul_ln1192_3_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="33" slack="0"/>
<pin id="1192" dir="0" index="1" bw="7" slack="0"/>
<pin id="1193" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/7 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="sext_ln1116_5_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="7" slack="1"/>
<pin id="1198" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_5/7 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="r_V_19_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="7" slack="0"/>
<pin id="1201" dir="0" index="1" bw="7" slack="0"/>
<pin id="1202" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/7 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="sext_ln1192_6_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="36" slack="1"/>
<pin id="1207" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/7 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="sext_ln1192_7_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="14" slack="0"/>
<pin id="1210" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/7 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="mul_ln1192_7_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="36" slack="0"/>
<pin id="1214" dir="0" index="1" bw="14" slack="0"/>
<pin id="1215" dir="1" index="2" bw="51" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_7/7 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="sext_ln1116_6_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="7" slack="0"/>
<pin id="1220" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_6/7 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="r_V_20_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="7" slack="0"/>
<pin id="1224" dir="0" index="1" bw="7" slack="0"/>
<pin id="1225" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_20/7 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="sext_ln1116_10_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="7" slack="1"/>
<pin id="1230" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_10/7 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="r_V_24_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="7" slack="0"/>
<pin id="1233" dir="0" index="1" bw="7" slack="0"/>
<pin id="1234" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/7 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="sext_ln1192_12_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="30" slack="1"/>
<pin id="1239" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/7 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="sext_ln1192_13_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="14" slack="0"/>
<pin id="1242" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/7 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="mul_ln1192_10_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="30" slack="0"/>
<pin id="1246" dir="0" index="1" bw="14" slack="0"/>
<pin id="1247" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_10/7 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="sext_ln1116_11_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="7" slack="0"/>
<pin id="1252" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_11/7 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="r_V_27_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="7" slack="0"/>
<pin id="1256" dir="0" index="1" bw="7" slack="0"/>
<pin id="1257" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/7 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="sext_ln1192_4_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="7" slack="1"/>
<pin id="1262" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/8 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="mul_ln1192_4_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="40" slack="1"/>
<pin id="1265" dir="0" index="1" bw="7" slack="0"/>
<pin id="1266" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/8 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="sext_ln1192_8_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="14" slack="1"/>
<pin id="1270" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/8 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="mul_ln1192_8_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="50" slack="1"/>
<pin id="1273" dir="0" index="1" bw="14" slack="0"/>
<pin id="1274" dir="1" index="2" bw="51" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_8/8 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="sext_ln1192_14_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="44" slack="1"/>
<pin id="1278" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/8 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="sext_ln1192_11_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="14" slack="1"/>
<pin id="1281" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/8 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="mul_ln1192_11_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="44" slack="0"/>
<pin id="1284" dir="0" index="1" bw="14" slack="0"/>
<pin id="1285" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_11/8 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="sext_ln1192_5_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="7" slack="5"/>
<pin id="1290" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/9 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="mul_ln1192_5_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="41" slack="1"/>
<pin id="1293" dir="0" index="1" bw="7" slack="0"/>
<pin id="1294" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_5/9 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="ret_V_41_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="46" slack="0"/>
<pin id="1298" dir="0" index="1" bw="51" slack="1"/>
<pin id="1299" dir="1" index="2" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_41/9 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="trunc_ln708_8_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="11" slack="0"/>
<pin id="1303" dir="0" index="1" bw="51" slack="0"/>
<pin id="1304" dir="0" index="2" bw="7" slack="0"/>
<pin id="1305" dir="0" index="3" bw="7" slack="0"/>
<pin id="1306" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/9 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="ret_V_45_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="41" slack="0"/>
<pin id="1313" dir="0" index="1" bw="46" slack="1"/>
<pin id="1314" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_45/9 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="trunc_ln708_11_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="11" slack="0"/>
<pin id="1318" dir="0" index="1" bw="46" slack="0"/>
<pin id="1319" dir="0" index="2" bw="7" slack="0"/>
<pin id="1320" dir="0" index="3" bw="7" slack="0"/>
<pin id="1321" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/9 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="ret_V_33_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="36" slack="0"/>
<pin id="1328" dir="0" index="1" bw="41" slack="1"/>
<pin id="1329" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/10 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="trunc_ln708_3_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="11" slack="0"/>
<pin id="1333" dir="0" index="1" bw="41" slack="0"/>
<pin id="1334" dir="0" index="2" bw="6" slack="0"/>
<pin id="1335" dir="0" index="3" bw="7" slack="0"/>
<pin id="1336" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/10 "/>
</bind>
</comp>

<comp id="1342" class="1007" name="mul_ln1192_1_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="16" slack="0"/>
<pin id="1344" dir="0" index="1" bw="11" slack="0"/>
<pin id="1345" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_1/1 "/>
</bind>
</comp>

<comp id="1348" class="1007" name="grp_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="16" slack="0"/>
<pin id="1350" dir="0" index="1" bw="11" slack="0"/>
<pin id="1351" dir="0" index="2" bw="16" slack="0"/>
<pin id="1352" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_5/1 ret_V_42/1 "/>
</bind>
</comp>

<comp id="1357" class="1007" name="grp_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="16" slack="0"/>
<pin id="1359" dir="0" index="1" bw="11" slack="0"/>
<pin id="1360" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1361" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/2 add_ln1192_2/2 "/>
</bind>
</comp>

<comp id="1365" class="1007" name="grp_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="13" slack="0"/>
<pin id="1367" dir="0" index="1" bw="13" slack="0"/>
<pin id="1368" dir="0" index="2" bw="16" slack="0"/>
<pin id="1369" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1193/2 ret_V_36/2 "/>
</bind>
</comp>

<comp id="1374" class="1007" name="grp_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="16" slack="0"/>
<pin id="1376" dir="0" index="1" bw="11" slack="0"/>
<pin id="1377" dir="0" index="2" bw="16" slack="0"/>
<pin id="1378" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_6/2 ret_V_39/2 "/>
</bind>
</comp>

<comp id="1383" class="1007" name="grp_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="18" slack="0"/>
<pin id="1385" dir="0" index="1" bw="11" slack="0"/>
<pin id="1386" dir="0" index="2" bw="18" slack="0"/>
<pin id="1387" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/2 ret_V_20/2 "/>
</bind>
</comp>

<comp id="1391" class="1007" name="grp_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="16" slack="0"/>
<pin id="1393" dir="0" index="1" bw="11" slack="0"/>
<pin id="1394" dir="0" index="2" bw="16" slack="0"/>
<pin id="1395" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_9/2 ret_V_43/2 "/>
</bind>
</comp>

<comp id="1400" class="1007" name="grp_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="18" slack="0"/>
<pin id="1402" dir="0" index="1" bw="11" slack="0"/>
<pin id="1403" dir="0" index="2" bw="21" slack="0"/>
<pin id="1404" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_4/3 ret_V_40/3 "/>
</bind>
</comp>

<comp id="1409" class="1007" name="r_V_13_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="11" slack="0"/>
<pin id="1411" dir="0" index="1" bw="11" slack="0"/>
<pin id="1412" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_13/4 "/>
</bind>
</comp>

<comp id="1415" class="1007" name="r_V_15_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="13" slack="0"/>
<pin id="1417" dir="0" index="1" bw="13" slack="0"/>
<pin id="1418" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/4 "/>
</bind>
</comp>

<comp id="1421" class="1007" name="mul_ln728_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="16" slack="0"/>
<pin id="1423" dir="0" index="1" bw="11" slack="3"/>
<pin id="1424" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/4 "/>
</bind>
</comp>

<comp id="1426" class="1007" name="grp_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="12" slack="0"/>
<pin id="1428" dir="0" index="1" bw="7" slack="0"/>
<pin id="1429" dir="0" index="2" bw="12" slack="0"/>
<pin id="1430" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln728_1/5 ret_V_6/5 "/>
</bind>
</comp>

<comp id="1434" class="1007" name="grp_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="11" slack="0"/>
<pin id="1436" dir="0" index="1" bw="11" slack="0"/>
<pin id="1437" dir="0" index="2" bw="16" slack="0"/>
<pin id="1438" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1192_12/5 sub_ln700_2/5 "/>
</bind>
</comp>

<comp id="1442" class="1007" name="r_V_10_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="11" slack="0"/>
<pin id="1444" dir="0" index="1" bw="11" slack="0"/>
<pin id="1445" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/5 "/>
</bind>
</comp>

<comp id="1448" class="1007" name="grp_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="11" slack="0"/>
<pin id="1450" dir="0" index="1" bw="7" slack="0"/>
<pin id="1451" dir="0" index="2" bw="16" slack="0"/>
<pin id="1452" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_36/5 ret_V_9/5 "/>
</bind>
</comp>

<comp id="1456" class="1007" name="grp_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="22" slack="0"/>
<pin id="1458" dir="0" index="1" bw="16" slack="0"/>
<pin id="1459" dir="0" index="2" bw="21" slack="0"/>
<pin id="1460" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1193_1/5 ret_V_38/5 "/>
</bind>
</comp>

<comp id="1464" class="1007" name="grp_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="13" slack="0"/>
<pin id="1466" dir="0" index="1" bw="14" slack="0"/>
<pin id="1467" dir="0" index="2" bw="18" slack="0"/>
<pin id="1468" dir="1" index="3" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_7/6 sext_ln1192_2/6 mul_ln1192_2/6 "/>
</bind>
</comp>

<comp id="1472" class="1007" name="grp_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="18" slack="0"/>
<pin id="1474" dir="0" index="1" bw="22" slack="0"/>
<pin id="1475" dir="0" index="2" bw="31" slack="0"/>
<pin id="1476" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln700_1/6 sub_ln700/6 "/>
</bind>
</comp>

<comp id="1481" class="1007" name="r_V_18_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="22" slack="0"/>
<pin id="1483" dir="0" index="1" bw="14" slack="0"/>
<pin id="1484" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/6 "/>
</bind>
</comp>

<comp id="1487" class="1007" name="r_V_23_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="16" slack="0"/>
<pin id="1489" dir="0" index="1" bw="14" slack="0"/>
<pin id="1490" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/6 "/>
</bind>
</comp>

<comp id="1493" class="1007" name="grp_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="13" slack="0"/>
<pin id="1495" dir="0" index="1" bw="7" slack="0"/>
<pin id="1496" dir="0" index="2" bw="20" slack="0"/>
<pin id="1497" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700/7 sext_ln700_11/7 add_ln700/7 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="p_Val2_10_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="11" slack="1"/>
<pin id="1504" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_10 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="p_Val2_1_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="11" slack="2"/>
<pin id="1515" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="p_Val2_2_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="11" slack="1"/>
<pin id="1524" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="p_Val2_3_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="11" slack="1"/>
<pin id="1536" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="sext_ln728_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="16" slack="3"/>
<pin id="1546" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln728 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="mul_ln1192_1_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="16" slack="1"/>
<pin id="1551" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_1 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="p_Val2_7_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="11" slack="1"/>
<pin id="1556" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="trunc_ln708_9_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="11" slack="1"/>
<pin id="1569" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="trunc_ln_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="11" slack="1"/>
<pin id="1574" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1577" class="1005" name="sext_ln1118_10_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="16" slack="2"/>
<pin id="1579" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1118_10 "/>
</bind>
</comp>

<comp id="1582" class="1005" name="lhs_V_2_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="12" slack="2"/>
<pin id="1584" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="lhs_V_2 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="trunc_ln708_4_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="11" slack="1"/>
<pin id="1589" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="trunc_ln708_6_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="11" slack="1"/>
<pin id="1594" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="ret_V_20_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="18" slack="1"/>
<pin id="1599" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_20 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="trunc_ln708_s_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="11" slack="1"/>
<pin id="1604" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1607" class="1005" name="trunc_ln708_7_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="11" slack="1"/>
<pin id="1609" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="r_V_30_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="12" slack="1"/>
<pin id="1614" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V_30 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="p_Val2_s_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="7" slack="1"/>
<pin id="1619" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1622" class="1005" name="p_4_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="7" slack="1"/>
<pin id="1624" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_4 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="p_Val2_5_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="7" slack="1"/>
<pin id="1629" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="p_3_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="7" slack="1"/>
<pin id="1634" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_3 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="r_V_13_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="22" slack="1"/>
<pin id="1640" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="r_V_13 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="r_V_15_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="26" slack="1"/>
<pin id="1645" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V_15 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="mul_ln728_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="16" slack="1"/>
<pin id="1650" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln728 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="ret_V_16_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="8" slack="1"/>
<pin id="1655" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_16 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="ret_V_28_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="15" slack="2"/>
<pin id="1660" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_28 "/>
</bind>
</comp>

<comp id="1663" class="1005" name="add_ln1192_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="13" slack="1"/>
<pin id="1665" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1668" class="1005" name="ret_V_6_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="18" slack="1"/>
<pin id="1670" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="1673" class="1005" name="p_Val2_6_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="7" slack="1"/>
<pin id="1675" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1678" class="1005" name="p_Val2_4_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="7" slack="1"/>
<pin id="1680" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1683" class="1005" name="r_V_10_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="22" slack="1"/>
<pin id="1685" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="r_V_10 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="ret_V_9_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="18" slack="1"/>
<pin id="1690" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_9 "/>
</bind>
</comp>

<comp id="1693" class="1005" name="sub_ln700_2_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="21" slack="1"/>
<pin id="1695" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln700_2 "/>
</bind>
</comp>

<comp id="1698" class="1005" name="mul_ln700_2_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="41" slack="1"/>
<pin id="1700" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_2 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="r_V_16_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="14" slack="1"/>
<pin id="1705" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_V_16 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="ret_V_38_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="22" slack="1"/>
<pin id="1710" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_38 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="ret_V_23_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="8" slack="1"/>
<pin id="1715" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_23 "/>
</bind>
</comp>

<comp id="1718" class="1005" name="p_7_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="7" slack="1"/>
<pin id="1720" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_7 "/>
</bind>
</comp>

<comp id="1723" class="1005" name="add_ln1192_1_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="13" slack="1"/>
<pin id="1725" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_1 "/>
</bind>
</comp>

<comp id="1728" class="1005" name="p_1_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="7" slack="1"/>
<pin id="1730" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="1733" class="1005" name="p_2_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="7" slack="1"/>
<pin id="1735" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="1738" class="1005" name="mul_ln1192_2_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="36" slack="1"/>
<pin id="1740" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1743" class="1005" name="p_8_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="7" slack="1"/>
<pin id="1745" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_8 "/>
</bind>
</comp>

<comp id="1748" class="1005" name="trunc_ln708_5_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="11" slack="4"/>
<pin id="1750" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="r_V_18_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="38" slack="1"/>
<pin id="1755" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="r_V_18 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="p_5_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="7" slack="1"/>
<pin id="1760" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_5 "/>
</bind>
</comp>

<comp id="1763" class="1005" name="r_V_23_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="30" slack="1"/>
<pin id="1765" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="r_V_23 "/>
</bind>
</comp>

<comp id="1768" class="1005" name="p_10_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="7" slack="1"/>
<pin id="1770" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_10 "/>
</bind>
</comp>

<comp id="1773" class="1005" name="trunc_ln708_1_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="11" slack="3"/>
<pin id="1775" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1778" class="1005" name="mul_ln1192_3_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="41" slack="1"/>
<pin id="1780" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="1783" class="1005" name="p_9_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="7" slack="1"/>
<pin id="1785" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_9 "/>
</bind>
</comp>

<comp id="1788" class="1005" name="mul_ln1192_7_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="51" slack="1"/>
<pin id="1790" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_7 "/>
</bind>
</comp>

<comp id="1793" class="1005" name="r_V_20_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="14" slack="1"/>
<pin id="1795" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_V_20 "/>
</bind>
</comp>

<comp id="1798" class="1005" name="mul_ln1192_10_reg_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="44" slack="1"/>
<pin id="1800" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_10 "/>
</bind>
</comp>

<comp id="1803" class="1005" name="r_V_27_reg_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="14" slack="1"/>
<pin id="1805" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_V_27 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="mul_ln1192_4_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="41" slack="1"/>
<pin id="1810" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_4 "/>
</bind>
</comp>

<comp id="1813" class="1005" name="mul_ln1192_8_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="51" slack="1"/>
<pin id="1815" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_8 "/>
</bind>
</comp>

<comp id="1818" class="1005" name="mul_ln1192_11_reg_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="46" slack="1"/>
<pin id="1820" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_11 "/>
</bind>
</comp>

<comp id="1823" class="1005" name="mul_ln1192_5_reg_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="41" slack="1"/>
<pin id="1825" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_5 "/>
</bind>
</comp>

<comp id="1828" class="1005" name="trunc_ln708_8_reg_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="11" slack="1"/>
<pin id="1830" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1833" class="1005" name="trunc_ln708_11_reg_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="11" slack="1"/>
<pin id="1835" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="194"><net_src comp="16" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="186" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="2" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="186" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="186" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="186" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="186" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="10" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="12" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="12" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="248"><net_src comp="14" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="255"><net_src comp="38" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="12" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="257"><net_src comp="14" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="264"><net_src comp="38" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="12" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="266"><net_src comp="14" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="12" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="275"><net_src comp="14" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="12" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="284"><net_src comp="14" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="291"><net_src comp="38" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="12" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="293"><net_src comp="14" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="300"><net_src comp="38" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="12" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="302"><net_src comp="14" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="309"><net_src comp="38" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="12" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="311"><net_src comp="14" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="318"><net_src comp="42" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="12" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="320"><net_src comp="14" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="327"><net_src comp="42" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="12" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="329"><net_src comp="14" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="336"><net_src comp="42" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="12" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="338"><net_src comp="14" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="345"><net_src comp="42" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="12" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="347"><net_src comp="14" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="12" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="356"><net_src comp="14" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="363"><net_src comp="42" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="12" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="365"><net_src comp="14" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="372"><net_src comp="42" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="12" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="374"><net_src comp="14" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="381"><net_src comp="42" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="12" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="383"><net_src comp="14" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="390"><net_src comp="42" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="12" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="392"><net_src comp="14" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="399"><net_src comp="42" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="12" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="401"><net_src comp="14" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="408"><net_src comp="18" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="190" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="20" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="22" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="415"><net_src comp="402" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="18" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="190" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="24" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="26" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="432"><net_src comp="18" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="190" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="28" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="30" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="442"><net_src comp="18" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="190" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="32" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="34" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="446"><net_src comp="436" pin="4"/><net_sink comp="249" pin=1"/></net>

<net id="450"><net_src comp="426" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="190" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="460"><net_src comp="402" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="416" pin="4"/><net_sink comp="456" pin=1"/></net>

<net id="462"><net_src comp="456" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="467"><net_src comp="40" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="436" pin="4"/><net_sink comp="463" pin=1"/></net>

<net id="469"><net_src comp="463" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="476"><net_src comp="18" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="190" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="44" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="479"><net_src comp="46" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="480"><net_src comp="470" pin="4"/><net_sink comp="321" pin=1"/></net>

<net id="486"><net_src comp="50" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="470" pin="4"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="52" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="495"><net_src comp="54" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="56" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="497"><net_src comp="58" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="508"><net_src comp="62" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="515"><net_src comp="54" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="504" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="56" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="58" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="524"><net_src comp="64" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="66" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="529"><net_src comp="519" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="68" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="70" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="540"><net_src comp="530" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="526" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="537" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="553"><net_src comp="54" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="541" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="56" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="556"><net_src comp="58" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="557"><net_src comp="547" pin="4"/><net_sink comp="339" pin=1"/></net>

<net id="568"><net_src comp="558" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="561" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="72" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="570" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="50" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="52" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="597"><net_src comp="54" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="56" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="599"><net_src comp="58" pin="0"/><net_sink comp="591" pin=3"/></net>

<net id="609"><net_src comp="54" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="56" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="611"><net_src comp="58" pin="0"/><net_sink comp="603" pin=3"/></net>

<net id="618"><net_src comp="54" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="56" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="620"><net_src comp="58" pin="0"/><net_sink comp="612" pin=3"/></net>

<net id="625"><net_src comp="621" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="634"><net_src comp="86" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="626" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="636"><net_src comp="630" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="648"><net_src comp="88" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="90" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="656"><net_src comp="92" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="94" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="658"><net_src comp="96" pin="0"/><net_sink comp="650" pin=3"/></net>

<net id="664"><net_src comp="98" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="100" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="669"><net_src comp="659" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="102" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="670" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="686"><net_src comp="679" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="682" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="104" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="687" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="700"><net_src comp="691" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="321" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="108" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="701" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="666" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="64" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="66" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="726"><net_src comp="716" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="732"><net_src comp="98" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="100" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="737"><net_src comp="727" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="742"><net_src comp="723" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="734" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="711" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="738" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="110" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="744" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="762"><net_src comp="54" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="750" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="764"><net_src comp="56" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="765"><net_src comp="58" pin="0"/><net_sink comp="756" pin=3"/></net>

<net id="766"><net_src comp="756" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="775"><net_src comp="68" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="70" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="780"><net_src comp="770" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="785"><net_src comp="777" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="767" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="798"><net_src comp="68" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="799"><net_src comp="70" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="803"><net_src comp="793" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="808"><net_src comp="800" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="790" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="781" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="804" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="822"><net_src comp="810" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="814" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="830"><net_src comp="330" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="836"><net_src comp="112" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="837"><net_src comp="330" pin="4"/><net_sink comp="831" pin=1"/></net>

<net id="838"><net_src comp="100" pin="0"/><net_sink comp="831" pin=2"/></net>

<net id="842"><net_src comp="831" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="847"><net_src comp="824" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="839" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="859"><net_src comp="114" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="852" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="868"><net_src comp="855" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="861" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="874"><net_src comp="116" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="864" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="879"><net_src comp="870" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="888"><net_src comp="118" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="889"><net_src comp="52" pin="0"/><net_sink comp="883" pin=2"/></net>

<net id="893"><net_src comp="883" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="905"><net_src comp="50" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="52" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="910"><net_src comp="900" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="914"><net_src comp="900" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="928"><net_src comp="921" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="918" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="934"><net_src comp="827" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="827" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="943"><net_src comp="936" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="936" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="948"><net_src comp="939" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="954"><net_src comp="120" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="955"><net_src comp="52" pin="0"/><net_sink comp="949" pin=2"/></net>

<net id="959"><net_src comp="949" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="963"><net_src comp="258" pin="4"/><net_sink comp="960" pin=0"/></net>

<net id="968"><net_src comp="124" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="960" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="975"><net_src comp="112" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="976"><net_src comp="267" pin="4"/><net_sink comp="970" pin=1"/></net>

<net id="977"><net_src comp="100" pin="0"/><net_sink comp="970" pin=2"/></net>

<net id="981"><net_src comp="970" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="986"><net_src comp="978" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="991"><net_src comp="126" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="982" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="1000"><net_src comp="128" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="993" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1009"><net_src comp="1002" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="1002" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1014"><net_src comp="1005" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1020"><net_src comp="130" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1021"><net_src comp="996" pin="2"/><net_sink comp="1015" pin=1"/></net>

<net id="1022"><net_src comp="52" pin="0"/><net_sink comp="1015" pin=2"/></net>

<net id="1026"><net_src comp="1015" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1041"><net_src comp="132" pin="0"/><net_sink comp="1036" pin=0"/></net>

<net id="1042"><net_src comp="90" pin="0"/><net_sink comp="1036" pin=2"/></net>

<net id="1050"><net_src comp="1043" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1056"><net_src comp="134" pin="0"/><net_sink comp="1051" pin=0"/></net>

<net id="1057"><net_src comp="90" pin="0"/><net_sink comp="1051" pin=2"/></net>

<net id="1062"><net_src comp="1051" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="1046" pin="2"/><net_sink comp="1058" pin=1"/></net>

<net id="1069"><net_src comp="136" pin="0"/><net_sink comp="1064" pin=0"/></net>

<net id="1070"><net_src comp="384" pin="4"/><net_sink comp="1064" pin=1"/></net>

<net id="1071"><net_src comp="138" pin="0"/><net_sink comp="1064" pin=2"/></net>

<net id="1075"><net_src comp="1064" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1080"><net_src comp="1072" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="1058" pin="2"/><net_sink comp="1076" pin=1"/></net>

<net id="1088"><net_src comp="140" pin="0"/><net_sink comp="1082" pin=0"/></net>

<net id="1089"><net_src comp="1076" pin="2"/><net_sink comp="1082" pin=1"/></net>

<net id="1090"><net_src comp="142" pin="0"/><net_sink comp="1082" pin=2"/></net>

<net id="1091"><net_src comp="144" pin="0"/><net_sink comp="1082" pin=3"/></net>

<net id="1096"><net_src comp="146" pin="0"/><net_sink comp="1092" pin=0"/></net>

<net id="1100"><net_src comp="1092" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1104"><net_src comp="1005" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1112"><net_src comp="1105" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="1105" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1121"><net_src comp="1114" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1122"><net_src comp="1114" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1126"><net_src comp="1108" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1130"><net_src comp="1117" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1142"><net_src comp="148" pin="0"/><net_sink comp="1137" pin=0"/></net>

<net id="1143"><net_src comp="52" pin="0"/><net_sink comp="1137" pin=2"/></net>

<net id="1147"><net_src comp="1137" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1155"><net_src comp="1148" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="1148" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1162"><net_src comp="150" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="1151" pin="2"/><net_sink comp="1157" pin=1"/></net>

<net id="1164"><net_src comp="52" pin="0"/><net_sink comp="1157" pin=2"/></net>

<net id="1168"><net_src comp="1157" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1173"><net_src comp="1165" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1180"><net_src comp="92" pin="0"/><net_sink comp="1174" pin=0"/></net>

<net id="1181"><net_src comp="1169" pin="2"/><net_sink comp="1174" pin=1"/></net>

<net id="1182"><net_src comp="94" pin="0"/><net_sink comp="1174" pin=2"/></net>

<net id="1183"><net_src comp="96" pin="0"/><net_sink comp="1174" pin=3"/></net>

<net id="1194"><net_src comp="1184" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1195"><net_src comp="1187" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="1203"><net_src comp="1196" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1204"><net_src comp="1196" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="1211"><net_src comp="1199" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1216"><net_src comp="1205" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1217"><net_src comp="1208" pin="1"/><net_sink comp="1212" pin=1"/></net>

<net id="1221"><net_src comp="294" pin="4"/><net_sink comp="1218" pin=0"/></net>

<net id="1226"><net_src comp="1218" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1227"><net_src comp="1218" pin="1"/><net_sink comp="1222" pin=1"/></net>

<net id="1235"><net_src comp="1228" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="1228" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="1243"><net_src comp="1231" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1248"><net_src comp="1237" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1249"><net_src comp="1240" pin="1"/><net_sink comp="1244" pin=1"/></net>

<net id="1253"><net_src comp="303" pin="4"/><net_sink comp="1250" pin=0"/></net>

<net id="1258"><net_src comp="1250" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1259"><net_src comp="1250" pin="1"/><net_sink comp="1254" pin=1"/></net>

<net id="1267"><net_src comp="1260" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1275"><net_src comp="1268" pin="1"/><net_sink comp="1271" pin=1"/></net>

<net id="1286"><net_src comp="1276" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1287"><net_src comp="1279" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1295"><net_src comp="1288" pin="1"/><net_sink comp="1291" pin=1"/></net>

<net id="1300"><net_src comp="152" pin="0"/><net_sink comp="1296" pin=0"/></net>

<net id="1307"><net_src comp="154" pin="0"/><net_sink comp="1301" pin=0"/></net>

<net id="1308"><net_src comp="1296" pin="2"/><net_sink comp="1301" pin=1"/></net>

<net id="1309"><net_src comp="144" pin="0"/><net_sink comp="1301" pin=2"/></net>

<net id="1310"><net_src comp="156" pin="0"/><net_sink comp="1301" pin=3"/></net>

<net id="1315"><net_src comp="158" pin="0"/><net_sink comp="1311" pin=0"/></net>

<net id="1322"><net_src comp="160" pin="0"/><net_sink comp="1316" pin=0"/></net>

<net id="1323"><net_src comp="1311" pin="2"/><net_sink comp="1316" pin=1"/></net>

<net id="1324"><net_src comp="162" pin="0"/><net_sink comp="1316" pin=2"/></net>

<net id="1325"><net_src comp="164" pin="0"/><net_sink comp="1316" pin=3"/></net>

<net id="1330"><net_src comp="188" pin="0"/><net_sink comp="1326" pin=0"/></net>

<net id="1337"><net_src comp="140" pin="0"/><net_sink comp="1331" pin=0"/></net>

<net id="1338"><net_src comp="1326" pin="2"/><net_sink comp="1331" pin=1"/></net>

<net id="1339"><net_src comp="142" pin="0"/><net_sink comp="1331" pin=2"/></net>

<net id="1340"><net_src comp="144" pin="0"/><net_sink comp="1331" pin=3"/></net>

<net id="1341"><net_src comp="1331" pin="4"/><net_sink comp="203" pin=2"/></net>

<net id="1346"><net_src comp="36" pin="0"/><net_sink comp="1342" pin=0"/></net>

<net id="1347"><net_src comp="447" pin="1"/><net_sink comp="1342" pin=1"/></net>

<net id="1353"><net_src comp="48" pin="0"/><net_sink comp="1348" pin=0"/></net>

<net id="1354"><net_src comp="412" pin="1"/><net_sink comp="1348" pin=1"/></net>

<net id="1355"><net_src comp="481" pin="3"/><net_sink comp="1348" pin=2"/></net>

<net id="1356"><net_src comp="1348" pin="3"/><net_sink comp="489" pin=1"/></net>

<net id="1362"><net_src comp="60" pin="0"/><net_sink comp="1357" pin=0"/></net>

<net id="1363"><net_src comp="501" pin="1"/><net_sink comp="1357" pin=1"/></net>

<net id="1364"><net_src comp="1357" pin="3"/><net_sink comp="504" pin=1"/></net>

<net id="1370"><net_src comp="580" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="1371"><net_src comp="580" pin="1"/><net_sink comp="1365" pin=1"/></net>

<net id="1372"><net_src comp="584" pin="3"/><net_sink comp="1365" pin=2"/></net>

<net id="1373"><net_src comp="1365" pin="3"/><net_sink comp="591" pin=1"/></net>

<net id="1379"><net_src comp="74" pin="0"/><net_sink comp="1374" pin=0"/></net>

<net id="1380"><net_src comp="600" pin="1"/><net_sink comp="1374" pin=1"/></net>

<net id="1381"><net_src comp="76" pin="0"/><net_sink comp="1374" pin=2"/></net>

<net id="1382"><net_src comp="1374" pin="3"/><net_sink comp="603" pin=1"/></net>

<net id="1388"><net_src comp="78" pin="0"/><net_sink comp="1383" pin=0"/></net>

<net id="1389"><net_src comp="498" pin="1"/><net_sink comp="1383" pin=1"/></net>

<net id="1390"><net_src comp="80" pin="0"/><net_sink comp="1383" pin=2"/></net>

<net id="1396"><net_src comp="82" pin="0"/><net_sink comp="1391" pin=0"/></net>

<net id="1397"><net_src comp="600" pin="1"/><net_sink comp="1391" pin=1"/></net>

<net id="1398"><net_src comp="84" pin="0"/><net_sink comp="1391" pin=2"/></net>

<net id="1399"><net_src comp="1391" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="1405"><net_src comp="640" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="1406"><net_src comp="637" pin="1"/><net_sink comp="1400" pin=1"/></net>

<net id="1407"><net_src comp="643" pin="3"/><net_sink comp="1400" pin=2"/></net>

<net id="1408"><net_src comp="1400" pin="3"/><net_sink comp="650" pin=1"/></net>

<net id="1413"><net_src comp="676" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="1414"><net_src comp="676" pin="1"/><net_sink comp="1409" pin=1"/></net>

<net id="1419"><net_src comp="697" pin="1"/><net_sink comp="1415" pin=0"/></net>

<net id="1420"><net_src comp="697" pin="1"/><net_sink comp="1415" pin=1"/></net>

<net id="1425"><net_src comp="106" pin="0"/><net_sink comp="1421" pin=0"/></net>

<net id="1431"><net_src comp="876" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1432"><net_src comp="880" pin="1"/><net_sink comp="1426" pin=1"/></net>

<net id="1433"><net_src comp="890" pin="1"/><net_sink comp="1426" pin=2"/></net>

<net id="1439"><net_src comp="897" pin="1"/><net_sink comp="1434" pin=0"/></net>

<net id="1440"><net_src comp="894" pin="1"/><net_sink comp="1434" pin=1"/></net>

<net id="1441"><net_src comp="911" pin="1"/><net_sink comp="1434" pin=2"/></net>

<net id="1446"><net_src comp="849" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1447"><net_src comp="849" pin="1"/><net_sink comp="1442" pin=1"/></net>

<net id="1453"><net_src comp="787" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="1454"><net_src comp="915" pin="1"/><net_sink comp="1448" pin=1"/></net>

<net id="1455"><net_src comp="907" pin="1"/><net_sink comp="1448" pin=2"/></net>

<net id="1461"><net_src comp="122" pin="0"/><net_sink comp="1456" pin=0"/></net>

<net id="1462"><net_src comp="945" pin="1"/><net_sink comp="1456" pin=1"/></net>

<net id="1463"><net_src comp="956" pin="1"/><net_sink comp="1456" pin=2"/></net>

<net id="1469"><net_src comp="1023" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="1470"><net_src comp="1011" pin="1"/><net_sink comp="1464" pin=1"/></net>

<net id="1471"><net_src comp="1027" pin="1"/><net_sink comp="1464" pin=2"/></net>

<net id="1477"><net_src comp="1033" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1478"><net_src comp="1030" pin="1"/><net_sink comp="1472" pin=1"/></net>

<net id="1479"><net_src comp="1036" pin="3"/><net_sink comp="1472" pin=2"/></net>

<net id="1480"><net_src comp="1472" pin="3"/><net_sink comp="1051" pin=1"/></net>

<net id="1485"><net_src comp="1097" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="1486"><net_src comp="1101" pin="1"/><net_sink comp="1481" pin=1"/></net>

<net id="1491"><net_src comp="1123" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="1492"><net_src comp="1127" pin="1"/><net_sink comp="1487" pin=1"/></net>

<net id="1498"><net_src comp="1131" pin="1"/><net_sink comp="1493" pin=0"/></net>

<net id="1499"><net_src comp="1134" pin="1"/><net_sink comp="1493" pin=1"/></net>

<net id="1500"><net_src comp="1144" pin="1"/><net_sink comp="1493" pin=2"/></net>

<net id="1501"><net_src comp="1493" pin="3"/><net_sink comp="1169" pin=1"/></net>

<net id="1505"><net_src comp="402" pin="4"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1507"><net_src comp="1502" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1508"><net_src comp="1502" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1509"><net_src comp="1502" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="1510"><net_src comp="1502" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1511"><net_src comp="1502" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1512"><net_src comp="1502" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="1516"><net_src comp="416" pin="4"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="1518"><net_src comp="1513" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1519"><net_src comp="1513" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1520"><net_src comp="1513" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1521"><net_src comp="1513" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1525"><net_src comp="426" pin="4"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1527"><net_src comp="1522" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="1528"><net_src comp="1522" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1529"><net_src comp="1522" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="1530"><net_src comp="1522" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1531"><net_src comp="1522" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1532"><net_src comp="1522" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1533"><net_src comp="1522" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="1537"><net_src comp="436" pin="4"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="1539"><net_src comp="1534" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1540"><net_src comp="1534" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="1541"><net_src comp="1534" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="1542"><net_src comp="1534" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1543"><net_src comp="1534" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1547"><net_src comp="447" pin="1"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="1421" pin=1"/></net>

<net id="1552"><net_src comp="1342" pin="2"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1557"><net_src comp="470" pin="4"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="1559"><net_src comp="1554" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1560"><net_src comp="1554" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="1561"><net_src comp="1554" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1562"><net_src comp="1554" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="1563"><net_src comp="1554" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="1564"><net_src comp="1554" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1565"><net_src comp="1554" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="1566"><net_src comp="1554" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="1570"><net_src comp="489" pin="4"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="1575"><net_src comp="509" pin="4"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="1580"><net_src comp="526" pin="1"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="1585"><net_src comp="558" pin="1"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1590"><net_src comp="591" pin="4"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="1595"><net_src comp="603" pin="4"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1600"><net_src comp="1383" pin="3"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1605"><net_src comp="612" pin="4"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1610"><net_src comp="650" pin="4"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="1615"><net_src comp="659" pin="3"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1620"><net_src comp="231" pin="4"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1625"><net_src comp="240" pin="4"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1630"><net_src comp="312" pin="4"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="1635"><net_src comp="249" pin="4"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1637"><net_src comp="1632" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1641"><net_src comp="1409" pin="2"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1646"><net_src comp="1415" pin="2"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1651"><net_src comp="1421" pin="2"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="1656"><net_src comp="705" pin="2"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1661"><net_src comp="818" pin="2"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="1666"><net_src comp="843" pin="2"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1671"><net_src comp="1426" pin="3"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1676"><net_src comp="339" pin="4"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1681"><net_src comp="258" pin="4"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1686"><net_src comp="1442" pin="2"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1691"><net_src comp="1448" pin="3"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1696"><net_src comp="1434" pin="3"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1701"><net_src comp="924" pin="2"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1706"><net_src comp="930" pin="2"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1711"><net_src comp="1456" pin="3"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="1716"><net_src comp="964" pin="2"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1721"><net_src comp="348" pin="4"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1726"><net_src comp="987" pin="2"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1731"><net_src comp="357" pin="4"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1736"><net_src comp="366" pin="4"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1741"><net_src comp="1464" pin="3"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1746"><net_src comp="375" pin="4"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1751"><net_src comp="1082" pin="4"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="1756"><net_src comp="1481" pin="2"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1761"><net_src comp="276" pin="4"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1766"><net_src comp="1487" pin="2"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1771"><net_src comp="285" pin="4"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1776"><net_src comp="1174" pin="4"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="1781"><net_src comp="1190" pin="2"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1786"><net_src comp="393" pin="4"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1791"><net_src comp="1212" pin="2"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1796"><net_src comp="1222" pin="2"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1801"><net_src comp="1244" pin="2"/><net_sink comp="1798" pin=0"/></net>

<net id="1802"><net_src comp="1798" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1806"><net_src comp="1254" pin="2"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1811"><net_src comp="1263" pin="2"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1816"><net_src comp="1271" pin="2"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="1296" pin=1"/></net>

<net id="1821"><net_src comp="1282" pin="2"/><net_sink comp="1818" pin=0"/></net>

<net id="1822"><net_src comp="1818" pin="1"/><net_sink comp="1311" pin=1"/></net>

<net id="1826"><net_src comp="1291" pin="2"/><net_sink comp="1823" pin=0"/></net>

<net id="1827"><net_src comp="1823" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="1831"><net_src comp="1301" pin="4"/><net_sink comp="1828" pin=0"/></net>

<net id="1832"><net_src comp="1828" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1836"><net_src comp="1316" pin="4"/><net_sink comp="1833" pin=0"/></net>

<net id="1837"><net_src comp="1833" pin="1"/><net_sink comp="224" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {10 }
	Port: y_1_V | {10 }
	Port: y_2_V | {10 }
	Port: y_3_V | {10 }
	Port: y_4_V | {10 }
 - Input state : 
	Port: myproject : x_V | {1 }
	Port: myproject : sincos1_1 | {3 4 5 6 7 }
	Port: myproject : sincos1_0 | {3 4 5 6 7 }
  - Chain level:
	State 1
		sext_ln700 : 1
		sext_ln728 : 1
		mul_ln1192_1 : 2
		p_Val2_s : 1
		sub_ln703_1 : 1
		p_4 : 2
		add_ln703_2 : 1
		p_Val2_5 : 2
		p_3 : 1
		p_Val2_9 : 1
		mul_ln700_5 : 2
		rhs_V_6 : 1
		ret_V_42 : 3
		trunc_ln708_9 : 4
	State 2
		mul_ln1192 : 1
		add_ln1192_2 : 2
		ret_V_30 : 3
		trunc_ln : 4
		sext_ln1118_10 : 1
		sext_ln1118_11 : 1
		r_V_33 : 2
		trunc_ln708_2 : 3
		p_Val2_6 : 4
		ret_V_35 : 1
		lhs_V_4 : 2
		ret_V_13 : 3
		sext_ln1118_16 : 4
		mul_ln1193 : 5
		ret_V_36 : 6
		trunc_ln708_4 : 7
		mul_ln1192_6 : 1
		ret_V_39 : 2
		trunc_ln708_6 : 3
		mul_ln703 : 1
		ret_V_20 : 2
		mul_ln1192_9 : 1
		ret_V_43 : 2
		trunc_ln708_s : 3
	State 3
		p_s : 1
		add_ln703_1 : 1
		p_2 : 2
		mul_ln700_4 : 1
		ret_V_40 : 2
		trunc_ln708_7 : 3
	State 4
		sext_ln1118_6 : 1
		p_9 : 1
		r_V_13 : 1
		ret_V_34 : 1
		lhs_V_3 : 2
		ret_V_11 : 3
		r_V_14 : 4
		r_V_15 : 5
		sext_ln703_10 : 1
		ret_V_16 : 2
		r_V_37 : 2
		sext_ln1118_20 : 1
		sext_ln1118_21 : 1
		r_V_38 : 2
		add_ln1192_21 : 3
		ret_V_44 : 4
		trunc_ln708_10 : 5
		p_11 : 6
	State 5
		sext_ln1118_1 : 1
		r_V_28 : 2
		sext_ln1118_4 : 1
		r_V_29 : 2
		sext_ln703_1 : 3
		sext_ln703_2 : 3
		ret_V_28 : 4
		sext_ln1118_7 : 1
		tmp_4 : 1
		sext_ln1118_8 : 2
		add_ln1192 : 3
		r_V_32 : 1
		ret_V_32 : 2
		ret_V : 3
		sext_ln728_2 : 4
		mul_ln728_1 : 5
		sext_ln1193_1 : 1
		ret_V_6 : 6
		sext_ln728_4 : 1
		sext_ln1192_10 : 1
		mul_ln1192_12 : 1
		r_V_10 : 1
		r_V_36 : 1
		ret_V_9 : 2
		sub_ln700_2 : 2
		mul_ln700_2 : 1
		r_V_16 : 2
		r_V_17 : 1
		sext_ln728_6 : 2
		sext_ln728_7 : 1
		mul_ln1193_1 : 3
		ret_V_38 : 4
		sext_ln703_11 : 1
		ret_V_23 : 2
	State 6
		tmp_5 : 1
		sext_ln1193 : 2
		ret_V_29 : 3
		add_ln1192_1 : 4
		r_V_34 : 1
		r_V_35 : 1
		sext_ln1118_12 : 2
		tmp : 2
		sext_ln700_12 : 3
		ret_V_7 : 4
		sext_ln1192_2 : 5
		mul_ln1192_2 : 6
		mul_ln700_1 : 1
		sub_ln700 : 2
		mul_ln700_3 : 1
		shl_ln700_1 : 3
		sub_ln700_1 : 4
		tmp_s : 1
		rhs_V_4 : 2
		ret_V_37 : 5
		trunc_ln708_5 : 6
		sext_ln1118_17 : 1
		sext_ln1118_22 : 2
		r_V_18 : 3
		r_V_21 : 1
		r_V_22 : 1
		sext_ln1116_9 : 2
		sext_ln1118_19 : 2
		r_V_23 : 3
	State 7
		mul_ln700 : 1
		sext_ln700_11 : 2
		sext_ln700_3 : 1
		add_ln700 : 3
		r_V_31 : 1
		tmp_6 : 2
		rhs_V : 3
		ret_V_31 : 4
		trunc_ln708_1 : 5
		mul_ln1192_3 : 1
		r_V_19 : 1
		sext_ln1192_7 : 2
		mul_ln1192_7 : 3
		sext_ln1116_6 : 1
		r_V_20 : 2
		r_V_24 : 1
		sext_ln1192_13 : 2
		mul_ln1192_10 : 3
		sext_ln1116_11 : 1
		r_V_27 : 2
	State 8
		mul_ln1192_4 : 1
		mul_ln1192_8 : 1
		mul_ln1192_11 : 1
	State 9
		mul_ln1192_5 : 1
		trunc_ln708_8 : 1
		trunc_ln708_11 : 1
	State 10
		trunc_ln708_3 : 1
		write_ln51 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          | grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231 |    1    |  3.618  |   736   |   1293  |
|          | grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240 |    1    |  3.618  |   736   |   1293  |
|          | grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249 |    1    |  3.618  |   736   |   1293  |
|          | grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258 |    1    |  3.618  |   736   |   1293  |
|          | grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267 |    1    |  3.618  |   736   |   1293  |
|          | grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276 |    1    |  3.618  |   736   |   1293  |
|          | grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285 |    1    |  3.618  |   736   |   1293  |
|          | grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294 |    1    |  3.618  |   736   |   1293  |
|          | grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303 |    1    |  3.618  |   736   |   1293  |
|   call   | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312 |    1    |  3.618  |   736   |   1271  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321 |    1    |  3.618  |   736   |   1271  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330 |    1    |  3.618  |   736   |   1271  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339 |    1    |  3.618  |   736   |   1271  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348 |    1    |  3.618  |   736   |   1271  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357 |    1    |  3.618  |   736   |   1271  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366 |    1    |  3.618  |   736   |   1271  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375 |    1    |  3.618  |   736   |   1271  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384 |    1    |  3.618  |   736   |   1271  |
|          | grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393 |    1    |  3.618  |   736   |   1271  |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |            mul_ln700_2_fu_924            |    2    |    0    |    0    |    50   |
|          |               r_V_16_fu_930              |    0    |    0    |    0    |    33   |
|          |               r_V_17_fu_939              |    0    |    0    |    0    |    40   |
|          |              r_V_35_fu_1005              |    0    |    0    |    0    |    33   |
|          |            mul_ln700_3_fu_1046           |    2    |    0    |    0    |    29   |
|          |              r_V_21_fu_1108              |    0    |    0    |    0    |    40   |
|          |              r_V_22_fu_1117              |    0    |    0    |    0    |    33   |
|          |              r_V_31_fu_1151              |    0    |    0    |    0    |    33   |
|          |           mul_ln1192_3_fu_1190           |    2    |    0    |    0    |    21   |
|          |              r_V_19_fu_1199              |    0    |    0    |    0    |    33   |
|          |           mul_ln1192_7_fu_1212           |    2    |    0    |    0    |    24   |
|          |              r_V_20_fu_1222              |    0    |    0    |    0    |    33   |
|    mul   |              r_V_24_fu_1231              |    0    |    0    |    0    |    33   |
|          |           mul_ln1192_10_fu_1244          |    2    |    0    |    0    |    30   |
|          |              r_V_27_fu_1254              |    0    |    0    |    0    |    33   |
|          |           mul_ln1192_4_fu_1263           |    2    |    0    |    0    |    28   |
|          |           mul_ln1192_8_fu_1271           |    3    |    0    |    0    |    21   |
|          |           mul_ln1192_11_fu_1282          |    2    |    0    |    0    |    20   |
|          |           mul_ln1192_5_fu_1291           |    2    |    0    |    0    |    29   |
|          |           mul_ln1192_1_fu_1342           |    1    |    0    |    0    |    0    |
|          |              r_V_13_fu_1409              |    1    |    0    |    0    |    0    |
|          |              r_V_15_fu_1415              |    1    |    0    |    0    |    0    |
|          |             mul_ln728_fu_1421            |    1    |    0    |    0    |    0    |
|          |              r_V_10_fu_1442              |    1    |    0    |    0    |    0    |
|          |              r_V_18_fu_1481              |    1    |    0    |    0    |    0    |
|          |              r_V_23_fu_1487              |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |            add_ln703_2_fu_463            |    0    |    0    |    0    |    18   |
|          |              ret_V_30_fu_504             |    0    |    0    |    0    |    23   |
|          |              ret_V_13_fu_574             |    0    |    0    |    0    |    19   |
|          |             add_ln703_fu_621             |    0    |    0    |    0    |    18   |
|          |            add_ln703_1_fu_630            |    0    |    0    |    0    |    16   |
|          |            add_ln703_3_fu_670            |    0    |    0    |    0    |    18   |
|          |              ret_V_11_fu_691             |    0    |    0    |    0    |    19   |
|          |              ret_V_16_fu_705             |    0    |    0    |    0    |    15   |
|          |           add_ln1192_21_fu_744           |    0    |    0    |    0    |    16   |
|          |              ret_V_44_fu_750             |    0    |    0    |    0    |    16   |
|    add   |               r_V_28_fu_781              |    0    |    0    |    0    |    20   |
|          |               r_V_29_fu_804              |    0    |    0    |    0    |    20   |
|          |             add_ln1192_fu_843            |    0    |    0    |    0    |    19   |
|          |               ret_V_fu_870               |    0    |    0    |    0    |    16   |
|          |              ret_V_23_fu_964             |    0    |    0    |    0    |    15   |
|          |            add_ln1192_1_fu_987           |    0    |    0    |    0    |    16   |
|          |             ret_V_37_fu_1076             |    0    |    0    |    0    |    16   |
|          |             ret_V_18_fu_1092             |    0    |    0    |    0    |    29   |
|          |             ret_V_31_fu_1169             |    0    |    0    |    0    |    28   |
|          |             ret_V_41_fu_1296             |    0    |    0    |    0    |    58   |
|          |             ret_V_45_fu_1311             |    0    |    0    |    0    |    53   |
|          |             ret_V_33_fu_1326             |    0    |    0    |    0    |    48   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |            sub_ln703_1_fu_456            |    0    |    0    |    0    |    18   |
|          |               r_V_33_fu_541              |    0    |    0    |    0    |    22   |
|          |              ret_V_35_fu_564             |    0    |    0    |    0    |    18   |
|          |             sub_ln703_fu_626             |    0    |    0    |    0    |    16   |
|          |              ret_V_34_fu_682             |    0    |    0    |    0    |    18   |
|          |               r_V_37_fu_711              |    0    |    0    |    0    |    22   |
|    sub   |               r_V_38_fu_738              |    0    |    0    |    0    |    22   |
|          |              ret_V_28_fu_818             |    0    |    0    |    0    |    21   |
|          |               r_V_32_fu_855              |    0    |    0    |    0    |    18   |
|          |              ret_V_32_fu_864             |    0    |    0    |    0    |    16   |
|          |              ret_V_29_fu_982             |    0    |    0    |    0    |    16   |
|          |               r_V_34_fu_996              |    0    |    0    |    0    |    15   |
|          |            sub_ln700_1_fu_1058           |    0    |    0    |    0    |    16   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_1348               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1357               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1374               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1383               |    1    |    0    |    0    |    0    |
|  muladd  |                grp_fu_1391               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1400               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1448               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1456               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1493               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_1365               |    1    |    0    |    0    |    0    |
|  mulsub  |                grp_fu_1434               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1472               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|  mul_sub |                grp_fu_1426               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|  addmul  |                grp_fu_1464               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   read   |           x_V_read_read_fu_190           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |          write_ln50_write_fu_196         |    0    |    0    |    0    |    0    |
|          |          write_ln51_write_fu_203         |    0    |    0    |    0    |    0    |
|   write  |          write_ln52_write_fu_210         |    0    |    0    |    0    |    0    |
|          |          write_ln53_write_fu_217         |    0    |    0    |    0    |    0    |
|          |          write_ln54_write_fu_224         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             p_Val2_10_fu_402             |    0    |    0    |    0    |    0    |
|          |              p_Val2_1_fu_416             |    0    |    0    |    0    |    0    |
|          |              p_Val2_2_fu_426             |    0    |    0    |    0    |    0    |
|          |              p_Val2_3_fu_436             |    0    |    0    |    0    |    0    |
|          |              p_Val2_7_fu_470             |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_9_fu_489           |    0    |    0    |    0    |    0    |
|          |              trunc_ln_fu_509             |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_2_fu_547           |    0    |    0    |    0    |    0    |
|partselect|           trunc_ln708_4_fu_591           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_6_fu_603           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_s_fu_612           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_7_fu_650           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_10_fu_756          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_5_fu_1082          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_1_fu_1174          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_8_fu_1301          |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_11_fu_1316          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_3_fu_1331          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             sext_ln700_fu_412            |    0    |    0    |    0    |    0    |
|          |             sext_ln728_fu_447            |    0    |    0    |    0    |    0    |
|          |             sext_ln703_fu_498            |    0    |    0    |    0    |    0    |
|          |            sext_ln1192_fu_501            |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_10_fu_526          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_11_fu_537          |    0    |    0    |    0    |    0    |
|          |              lhs_V_2_fu_558              |    0    |    0    |    0    |    0    |
|          |              rhs_V_3_fu_561              |    0    |    0    |    0    |    0    |
|          |              lhs_V_4_fu_570              |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_16_fu_580          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_18_fu_600          |    0    |    0    |    0    |    0    |
|          |            sext_ln700_9_fu_637           |    0    |    0    |    0    |    0    |
|          |           sext_ln700_10_fu_640           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_6_fu_666           |    0    |    0    |    0    |    0    |
|          |               r_V_12_fu_676              |    0    |    0    |    0    |    0    |
|          |              rhs_V_2_fu_679              |    0    |    0    |    0    |    0    |
|          |              lhs_V_3_fu_687              |    0    |    0    |    0    |    0    |
|          |               r_V_14_fu_697              |    0    |    0    |    0    |    0    |
|          |           sext_ln703_10_fu_701           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_20_fu_723          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_21_fu_734          |    0    |    0    |    0    |    0    |
|          |            sext_ln1118_fu_767            |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_1_fu_777           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_2_fu_787           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_3_fu_790           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_4_fu_800           |    0    |    0    |    0    |    0    |
|          |            sext_ln703_1_fu_810           |    0    |    0    |    0    |    0    |
|          |            sext_ln703_2_fu_814           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_5_fu_824           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_7_fu_827           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_8_fu_839           |    0    |    0    |    0    |    0    |
|          |               r_V_9_fu_849               |    0    |    0    |    0    |    0    |
|          |                r_V_fu_852                |    0    |    0    |    0    |    0    |
|          |            sext_ln703_4_fu_861           |    0    |    0    |    0    |    0    |
|          |            sext_ln728_2_fu_876           |    0    |    0    |    0    |    0    |
|          |            sext_ln728_3_fu_880           |    0    |    0    |    0    |    0    |
|          |           sext_ln1193_1_fu_890           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_13_fu_894          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_15_fu_897          |    0    |    0    |    0    |    0    |
|          |            sext_ln728_4_fu_907           |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_10_fu_911          |    0    |    0    |    0    |    0    |
|   sext   |           sext_ln1118_14_fu_915          |    0    |    0    |    0    |    0    |
|          |            sext_ln700_6_fu_918           |    0    |    0    |    0    |    0    |
|          |            sext_ln700_7_fu_921           |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_4_fu_936           |    0    |    0    |    0    |    0    |
|          |            sext_ln728_6_fu_945           |    0    |    0    |    0    |    0    |
|          |            sext_ln728_7_fu_956           |    0    |    0    |    0    |    0    |
|          |           sext_ln703_11_fu_960           |    0    |    0    |    0    |    0    |
|          |            sext_ln1193_fu_978            |    0    |    0    |    0    |    0    |
|          |            sext_ln1253_fu_993            |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_1_fu_1002          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_12_fu_1011          |    0    |    0    |    0    |    0    |
|          |           sext_ln700_12_fu_1023          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_1_fu_1027          |    0    |    0    |    0    |    0    |
|          |           sext_ln700_4_fu_1030           |    0    |    0    |    0    |    0    |
|          |           sext_ln700_5_fu_1033           |    0    |    0    |    0    |    0    |
|          |           sext_ln700_8_fu_1043           |    0    |    0    |    0    |    0    |
|          |              rhs_V_4_fu_1072             |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_17_fu_1097          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_22_fu_1101          |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_7_fu_1105          |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_8_fu_1114          |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_9_fu_1123          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_19_fu_1127          |    0    |    0    |    0    |    0    |
|          |           sext_ln700_1_fu_1131           |    0    |    0    |    0    |    0    |
|          |           sext_ln700_2_fu_1134           |    0    |    0    |    0    |    0    |
|          |           sext_ln700_3_fu_1144           |    0    |    0    |    0    |    0    |
|          |            sext_ln1116_fu_1148           |    0    |    0    |    0    |    0    |
|          |               rhs_V_fu_1165              |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_9_fu_1184          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_3_fu_1187          |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_5_fu_1196          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_6_fu_1205          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_7_fu_1208          |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_6_fu_1218          |    0    |    0    |    0    |    0    |
|          |          sext_ln1116_10_fu_1228          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_12_fu_1237          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_13_fu_1240          |    0    |    0    |    0    |    0    |
|          |          sext_ln1116_11_fu_1250          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_4_fu_1260          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_8_fu_1268          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_14_fu_1276          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_11_fu_1279          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_5_fu_1288          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   trunc  |             trunc_ln51_fu_451            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              rhs_V_6_fu_481              |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_5_fu_519           |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_6_fu_530           |    0    |    0    |    0    |    0    |
|          |              lhs_V_5_fu_584              |    0    |    0    |    0    |    0    |
|          |              rhs_V_5_fu_643              |    0    |    0    |    0    |    0    |
|          |               r_V_30_fu_659              |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_7_fu_716           |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_8_fu_727           |    0    |    0    |    0    |    0    |
|          |               shl_ln_fu_770              |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_1_fu_793           |    0    |    0    |    0    |    0    |
|bitconcatenate|               tmp_4_fu_831               |    0    |    0    |    0    |    0    |
|          |               tmp_7_fu_883               |    0    |    0    |    0    |    0    |
|          |              rhs_V_7_fu_900              |    0    |    0    |    0    |    0    |
|          |              lhs_V_6_fu_949              |    0    |    0    |    0    |    0    |
|          |               tmp_5_fu_970               |    0    |    0    |    0    |    0    |
|          |                tmp_fu_1015               |    0    |    0    |    0    |    0    |
|          |              shl_ln1_fu_1036             |    0    |    0    |    0    |    0    |
|          |            shl_ln700_1_fu_1051           |    0    |    0    |    0    |    0    |
|          |               tmp_s_fu_1064              |    0    |    0    |    0    |    0    |
|          |               lhs_V_fu_1137              |    0    |    0    |    0    |    0    |
|          |               tmp_6_fu_1157              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |    59   |  68.742 |  13984  |  25697  |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|sincos1_0|    1   |    0   |    0   |
|sincos1_1|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add_ln1192_1_reg_1723 |   13   |
|  add_ln1192_reg_1663  |   13   |
|    lhs_V_2_reg_1582   |   12   |
| mul_ln1192_10_reg_1798|   44   |
| mul_ln1192_11_reg_1818|   46   |
| mul_ln1192_1_reg_1549 |   16   |
| mul_ln1192_2_reg_1738 |   36   |
| mul_ln1192_3_reg_1778 |   41   |
| mul_ln1192_4_reg_1808 |   41   |
| mul_ln1192_5_reg_1823 |   41   |
| mul_ln1192_7_reg_1788 |   51   |
| mul_ln1192_8_reg_1813 |   51   |
|  mul_ln700_2_reg_1698 |   41   |
|   mul_ln728_reg_1648  |   16   |
|     p_10_reg_1768     |    7   |
|      p_1_reg_1728     |    7   |
|      p_2_reg_1733     |    7   |
|      p_3_reg_1632     |    7   |
|      p_4_reg_1622     |    7   |
|      p_5_reg_1758     |    7   |
|      p_7_reg_1718     |    7   |
|      p_8_reg_1743     |    7   |
|      p_9_reg_1783     |    7   |
|   p_Val2_10_reg_1502  |   11   |
|   p_Val2_1_reg_1513   |   11   |
|   p_Val2_2_reg_1522   |   11   |
|   p_Val2_3_reg_1534   |   11   |
|   p_Val2_4_reg_1678   |    7   |
|   p_Val2_5_reg_1627   |    7   |
|   p_Val2_6_reg_1673   |    7   |
|   p_Val2_7_reg_1554   |   11   |
|   p_Val2_s_reg_1617   |    7   |
|    r_V_10_reg_1683    |   22   |
|    r_V_13_reg_1638    |   22   |
|    r_V_15_reg_1643    |   26   |
|    r_V_16_reg_1703    |   14   |
|    r_V_18_reg_1753    |   38   |
|    r_V_20_reg_1793    |   14   |
|    r_V_23_reg_1763    |   30   |
|    r_V_27_reg_1803    |   14   |
|    r_V_30_reg_1612    |   12   |
|   ret_V_16_reg_1653   |    8   |
|   ret_V_20_reg_1597   |   18   |
|   ret_V_23_reg_1713   |    8   |
|   ret_V_28_reg_1658   |   15   |
|   ret_V_38_reg_1708   |   22   |
|    ret_V_6_reg_1668   |   18   |
|    ret_V_9_reg_1688   |   18   |
|sext_ln1118_10_reg_1577|   16   |
|  sext_ln728_reg_1544  |   16   |
|  sub_ln700_2_reg_1693 |   21   |
|trunc_ln708_11_reg_1833|   11   |
| trunc_ln708_1_reg_1773|   11   |
| trunc_ln708_4_reg_1587|   11   |
| trunc_ln708_5_reg_1748|   11   |
| trunc_ln708_6_reg_1592|   11   |
| trunc_ln708_7_reg_1607|   11   |
| trunc_ln708_8_reg_1828|   11   |
| trunc_ln708_9_reg_1567|   11   |
| trunc_ln708_s_reg_1602|   11   |
|   trunc_ln_reg_1572   |   11   |
+-----------------------+--------+
|         Total         |  1070  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------|------|------|------|--------||---------||---------|
| grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249 |  p1  |   2  |  11  |   22   ||    9    |
| grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321 |  p1  |   2  |  11  |   22   ||    9    |
|                grp_fu_1357               |  p0  |   2  |  16  |   32   ||    9    |
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                  |      |      |      |   76   ||  1.809  ||    27   |
|------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   59   |   68   |  13984 |  25697 |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |    -   |  1070  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   59   |   70   |  15054 |  25724 |
+-----------+--------+--------+--------+--------+--------+
