
---------- Begin Simulation Statistics ----------
final_tick                                   49294500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 231026                       # Simulator instruction rate (inst/s)
host_mem_usage                                 656204                       # Number of bytes of host memory used
host_op_rate                                   446570                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                             1057972479                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       10724                       # Number of instructions simulated
sim_ops                                         20782                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000049                       # Number of seconds simulated
sim_ticks                                    49294500                       # Number of ticks simulated
system.cpu.Branches                              2194                       # Number of branches fetched
system.cpu.committedInsts                       10724                       # Number of instructions committed
system.cpu.committedOps                         20782                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                            98589                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               98588.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads                10907                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                6491                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         1605                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   1323                       # Number of float alu accesses
system.cpu.num_fp_insts                          1323                       # number of float instructions
system.cpu.num_fp_register_reads                 1569                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 759                       # number of times the floating registers were written
system.cpu.num_func_calls                         391                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 19882                       # Number of integer alu accesses
system.cpu.num_int_insts                        19882                       # number of integer instructions
system.cpu.num_int_register_reads               38827                       # number of times the integer registers were read
system.cpu.num_int_register_writes              15495                       # number of times the integer registers were written
system.cpu.num_load_insts                        2152                       # Number of load instructions
system.cpu.num_mem_refs                          4277                       # number of memory refs
system.cpu.num_store_insts                       2125                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   349      1.68%      1.68% # Class of executed instruction
system.cpu.op_class::IntAlu                     15554     74.77%     76.45% # Class of executed instruction
system.cpu.op_class::IntMult                        6      0.03%     76.48% # Class of executed instruction
system.cpu.op_class::IntDiv                        21      0.10%     76.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                     148      0.71%     77.29% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.29% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.29% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.29% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.29% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.29% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.29% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.29% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.29% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.29% # Class of executed instruction
system.cpu.op_class::SimdAlu                      120      0.58%     77.87% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdCvt                       74      0.36%     78.22% # Class of executed instruction
system.cpu.op_class::SimdMisc                     253      1.22%     79.44% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::MemRead                     2077      9.98%     89.42% # Class of executed instruction
system.cpu.op_class::MemWrite                    1625      7.81%     97.24% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  75      0.36%     97.60% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                500      2.40%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      20802                       # Class of executed instruction
system.cpu.workload.numSyscalls                    15                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           242                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           17                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           58                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          260                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             58                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data         4200                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4200                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4200                       # number of overall hits
system.cpu.dcache.overall_hits::total            4200                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           73                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             73                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           73                       # number of overall misses
system.cpu.dcache.overall_misses::total            73                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      8940000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      8940000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      8940000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      8940000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4273                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4273                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4273                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4273                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017084                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017084                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017084                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017084                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 122465.753425                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 122465.753425                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 122465.753425                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 122465.753425                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_misses::.cpu.data           73                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           73                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           73                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8867000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8867000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8867000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8867000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017084                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017084                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017084                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017084                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 121465.753425                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 121465.753425                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 121465.753425                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 121465.753425                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2109                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2109                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           42                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            42                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5273000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5273000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2151                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2151                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019526                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019526                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 125547.619048                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 125547.619048                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           42                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5231000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5231000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019526                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019526                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 124547.619048                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 124547.619048                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2091                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2091                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           31                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3667000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3667000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2122                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2122                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014609                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014609                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 118290.322581                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 118290.322581                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           31                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           31                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3636000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3636000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014609                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014609                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 117290.322581                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 117290.322581                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     49294500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            42.347849                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4273                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                73                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             58.534247                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    42.347849                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.165421                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.165421                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.285156                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              8619                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             8619                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     49294500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                        2153                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        2125                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            17                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            12                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     49294500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     49294500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     49294500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        14124                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            14124                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        14124                       # number of overall hits
system.cpu.icache.overall_hits::total           14124                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          170                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            170                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          170                       # number of overall misses
system.cpu.icache.overall_misses::total           170                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     20616500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     20616500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     20616500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     20616500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        14294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        14294                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        14294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        14294                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011893                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011893                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011893                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011893                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 121273.529412                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 121273.529412                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 121273.529412                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 121273.529412                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           17                       # number of writebacks
system.cpu.icache.writebacks::total                17                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          170                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          170                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          170                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          170                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20446500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20446500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20446500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20446500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011893                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011893                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011893                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011893                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 120273.529412                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 120273.529412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 120273.529412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 120273.529412                       # average overall mshr miss latency
system.cpu.icache.replacements                     17                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        14124                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           14124                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          170                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           170                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     20616500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     20616500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        14294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        14294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011893                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011893                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 121273.529412                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 121273.529412                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          170                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          170                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20446500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20446500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011893                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011893                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 120273.529412                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 120273.529412                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     49294500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            78.657438                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               14294                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               170                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             84.082353                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            122500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    78.657438                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.307256                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.307256                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          153                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.597656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             28758                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            28758                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     49294500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       14294                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            63                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     49294500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     49294500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     49294500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     49294500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::total                        2                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::total                       2                       # number of overall hits
system.l2.demand_misses::.cpu.inst                168                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                 73                       # number of demand (read+write) misses
system.l2.demand_misses::total                    241                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               168                       # number of overall misses
system.l2.overall_misses::.cpu.data                73                       # number of overall misses
system.l2.overall_misses::total                   241                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     20170500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data      8757500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         28928000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     20170500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data      8757500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        28928000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              170                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data               73                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  243                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             170                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data              73                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 243                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.988235                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.991770                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.988235                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.991770                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 120062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 119965.753425                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 120033.195021                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 120062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 119965.753425                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 120033.195021                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data            73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               241                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              241                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     18490500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      8027500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     26518000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     18490500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      8027500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     26518000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.988235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.991770                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.988235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.991770                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 110062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 109965.753425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110033.195021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 110062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 109965.753425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110033.195021                       # average overall mshr miss latency
system.l2.replacements                             59                       # number of replacements
system.l2.WritebackClean_hits::.writebacks           17                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               17                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           17                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           17                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              31                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  31                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      3589500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3589500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            31                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                31                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 115790.322581                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115790.322581                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           31                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             31                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      3279500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3279500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 105790.322581                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105790.322581                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          168                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              168                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     20170500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     20170500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          170                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            170                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.988235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 120062.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 120062.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          168                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          168                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     18490500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     18490500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.988235                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.988235                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 110062.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 110062.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      5168000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5168000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           42                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            42                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 123047.619048                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 123047.619048                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4748000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4748000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 113047.619048                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 113047.619048                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     49294500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   112.791043                       # Cycle average of tags in use
system.l2.tags.total_refs                         260                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       257                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.011673                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    112000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.251519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        70.369657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        38.169867                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.016607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.274881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.149101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.440590                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                       777                       # Number of tag accesses
system.l2.tags.data_accesses                      777                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     49294500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      1344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000672500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2179                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         241                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1928                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       8.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1928                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  123392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2503.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      49154500                       # Total gap between requests
system.mem_ctrls.avgGap                     203960.58                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        86016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        37376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1744941119.191796302795                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 758218462.505959033966                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1344                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          584                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     67762000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     30076000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     50418.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     51500.00                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        86016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        37376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        123392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        86016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        86016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          168                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data           73                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            241                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst   1744941119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    758218463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2503159582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst   1744941119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total   1744941119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst   1744941119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    758218463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2503159582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1928                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           48                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                61688000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               9640000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           97838000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                31995.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           50745.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                1763                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.44                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          161                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   753.689441                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   706.849954                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   261.243809                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255            1      0.62%      0.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383            1      0.62%      1.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           82     50.93%     52.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           77     47.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          161                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                123392                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2503.159582                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   19.56                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               19.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     49294500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          471240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          242880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        5483520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     20101620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy      2001600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      31988700                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   648.930408                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      4836750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     42897750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          706860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          368115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        8282400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     20454450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy      1704480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      35204145                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   714.159693                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      4243750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     43490750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     49294500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                210                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                31                       # Transaction distribution
system.membus.trans_dist::ReadExResp               31                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           210                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port          483                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total          483                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                    483                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       123392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       123392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  123392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               241                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     241    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 241                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     49294500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy              242500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8062750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               212                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           17                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              59                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               31                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              31                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           170                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           42                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          357                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          146                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                   503                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        95744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        37376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 133120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                              59                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              302                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.192053                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.394568                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    244     80.79%     80.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     58     19.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                302                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     49294500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             266000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1445000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            620500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
