;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-137
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @121, 106
	JMN 0, #2
	MOV -1, <-20
	MOV -1, <-20
	SUB -1, <-20
	SUB -1, <-20
	SLT 329, 80
	JMN -7, @-20
	SUB @121, 106
	SUB @121, 106
	CMP 139, 9
	CMP 139, 9
	SUB @121, 106
	SUB -1, <-20
	SLT 130, 9
	CMP @127, 106
	ADD 12, @10
	SPL <-702, -820
	CMP #72, @202
	SLT 130, 9
	CMP -1, @-20
	SLT 320, @292
	ADD @121, 806
	ADD @121, 806
	SPL <-702, -820
	SPL <121, 106
	SPL <-702, -820
	DJN 20, <13
	DJN 20, <13
	JMP @12, #200
	SUB 0, @2
	SUB 0, -1
	SPL <-702, -820
	SUB @121, 103
	MOV -1, <-20
	SUB @102, -129
	SUB @0, @2
	SUB @102, -129
	JMZ @20, #200
	JMP @12, #202
	JMN @12, #200
	JMP @12, #202
	CMP 300, 99
	CMP -207, <-137
	SUB @121, 106
