
TuThuoc_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006678  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b0  08006784  08006784  00016784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b34  08006b34  0002012c  2**0
                  CONTENTS
  4 .ARM          00000000  08006b34  08006b34  0002012c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006b34  08006b34  0002012c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b34  08006b34  00016b34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b38  08006b38  00016b38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000012c  20000000  08006b3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000234  2000012c  08006c68  0002012c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000360  08006c68  00020360  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002012c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eca6  00000000  00000000  00020155  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027ca  00000000  00000000  0002edfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be0  00000000  00000000  000315c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ae0  00000000  00000000  000321a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001916a  00000000  00000000  00032c88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001130e  00000000  00000000  0004bdf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087502  00000000  00000000  0005d100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e4602  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a8c  00000000  00000000  000e4654  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000012c 	.word	0x2000012c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800676c 	.word	0x0800676c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000130 	.word	0x20000130
 8000148:	0800676c 	.word	0x0800676c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <at24_I2C_Init>:

static uint8_t at24_lock = 0;
static I2C_HandleTypeDef hi2c_lib;

void at24_I2C_Init(I2C_HandleTypeDef i2c)
{
 800015c:	b084      	sub	sp, #16
 800015e:	b580      	push	{r7, lr}
 8000160:	af00      	add	r7, sp, #0
 8000162:	f107 0c08 	add.w	ip, r7, #8
 8000166:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	hi2c_lib = i2c;
 800016a:	4b07      	ldr	r3, [pc, #28]	; (8000188 <at24_I2C_Init+0x2c>)
 800016c:	4618      	mov	r0, r3
 800016e:	f107 0308 	add.w	r3, r7, #8
 8000172:	2254      	movs	r2, #84	; 0x54
 8000174:	4619      	mov	r1, r3
 8000176:	f005 f8a3 	bl	80052c0 <memcpy>
}
 800017a:	bf00      	nop
 800017c:	46bd      	mov	sp, r7
 800017e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000182:	b004      	add	sp, #16
 8000184:	4770      	bx	lr
 8000186:	bf00      	nop
 8000188:	2000014c 	.word	0x2000014c

0800018c <at24_isConnected>:
  * @brief  Checks if memory device is ready for communication.
  * @param  none
  * @retval bool status
  */
bool at24_isConnected(void)
{
 800018c:	b580      	push	{r7, lr}
 800018e:	af00      	add	r7, sp, #0
  #if (_EEPROM_USE_WP_PIN==1)
	HAL_GPIO_WritePin(_EEPROM_WP_GPIO,_EEPROM_WP_PIN,GPIO_PIN_SET);
  #endif
  if (HAL_I2C_IsDeviceReady(&hi2c_lib, _EEPROM_ADDRESS, 2, 100) == HAL_OK)
 8000190:	2364      	movs	r3, #100	; 0x64
 8000192:	2202      	movs	r2, #2
 8000194:	21a0      	movs	r1, #160	; 0xa0
 8000196:	4805      	ldr	r0, [pc, #20]	; (80001ac <at24_isConnected+0x20>)
 8000198:	f003 f912 	bl	80033c0 <HAL_I2C_IsDeviceReady>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d101      	bne.n	80001a6 <at24_isConnected+0x1a>
    return true;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e000      	b.n	80001a8 <at24_isConnected+0x1c>
  else
    return false;
 80001a6:	2300      	movs	r3, #0
}
 80001a8:	4618      	mov	r0, r3
 80001aa:	bd80      	pop	{r7, pc}
 80001ac:	2000014c 	.word	0x2000014c

080001b0 <at24_read>:
  * @param  len Amount of data to be sent
  * @param  timeout Timeout duration
  * @retval bool status
  */
bool at24_read(uint16_t address, uint8_t *data, size_t len, uint32_t timeout)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b088      	sub	sp, #32
 80001b4:	af04      	add	r7, sp, #16
 80001b6:	60b9      	str	r1, [r7, #8]
 80001b8:	607a      	str	r2, [r7, #4]
 80001ba:	603b      	str	r3, [r7, #0]
 80001bc:	4603      	mov	r3, r0
 80001be:	81fb      	strh	r3, [r7, #14]
//	HAL_IWDG_Refresh(&hi2c_lib);
  if (at24_lock == 1)
 80001c0:	4b13      	ldr	r3, [pc, #76]	; (8000210 <at24_read+0x60>)
 80001c2:	781b      	ldrb	r3, [r3, #0]
 80001c4:	2b01      	cmp	r3, #1
 80001c6:	d101      	bne.n	80001cc <at24_read+0x1c>
    return false;
 80001c8:	2300      	movs	r3, #0
 80001ca:	e01c      	b.n	8000206 <at24_read+0x56>
  at24_lock = 1;
 80001cc:	4b10      	ldr	r3, [pc, #64]	; (8000210 <at24_read+0x60>)
 80001ce:	2201      	movs	r2, #1
 80001d0:	701a      	strb	r2, [r3, #0]
  #elif (_EEPROM_SIZE_KBIT == 8)
  if (HAL_I2C_Mem_Read(&_EEPROM_I2C, _EEPROM_ADDRESS | ((address & 0x0300) >> 7), (address & 0xff), I2C_MEMADD_SIZE_8BIT, data, len, 100) == HAL_OK)
  #elif (_EEPROM_SIZE_KBIT==16)
  if (HAL_I2C_Mem_Read(&_EEPROM_I2C, _EEPROM_ADDRESS | ((address & 0x0700) >> 7), (address & 0xff), I2C_MEMADD_SIZE_8BIT, data, len, 100) == HAL_OK)
  #else
  if (HAL_I2C_Mem_Read(&hi2c_lib, _EEPROM_ADDRESS, address, I2C_MEMADD_SIZE_16BIT, data, len, timeout) == HAL_OK)
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	b29b      	uxth	r3, r3
 80001d6:	89f9      	ldrh	r1, [r7, #14]
 80001d8:	683a      	ldr	r2, [r7, #0]
 80001da:	9202      	str	r2, [sp, #8]
 80001dc:	9301      	str	r3, [sp, #4]
 80001de:	68bb      	ldr	r3, [r7, #8]
 80001e0:	9300      	str	r3, [sp, #0]
 80001e2:	2310      	movs	r3, #16
 80001e4:	460a      	mov	r2, r1
 80001e6:	21a0      	movs	r1, #160	; 0xa0
 80001e8:	480a      	ldr	r0, [pc, #40]	; (8000214 <at24_read+0x64>)
 80001ea:	f002 fe81 	bl	8002ef0 <HAL_I2C_Mem_Read>
 80001ee:	4603      	mov	r3, r0
 80001f0:	2b00      	cmp	r3, #0
 80001f2:	d104      	bne.n	80001fe <at24_read+0x4e>
  #endif
  {
    at24_lock = 0;
 80001f4:	4b06      	ldr	r3, [pc, #24]	; (8000210 <at24_read+0x60>)
 80001f6:	2200      	movs	r2, #0
 80001f8:	701a      	strb	r2, [r3, #0]
    return true;
 80001fa:	2301      	movs	r3, #1
 80001fc:	e003      	b.n	8000206 <at24_read+0x56>
  }
  else
  {
    at24_lock = 0;
 80001fe:	4b04      	ldr	r3, [pc, #16]	; (8000210 <at24_read+0x60>)
 8000200:	2200      	movs	r2, #0
 8000202:	701a      	strb	r2, [r3, #0]
    return false;
 8000204:	2300      	movs	r3, #0
  }
}
 8000206:	4618      	mov	r0, r3
 8000208:	3710      	adds	r7, #16
 800020a:	46bd      	mov	sp, r7
 800020c:	bd80      	pop	{r7, pc}
 800020e:	bf00      	nop
 8000210:	20000148 	.word	0x20000148
 8000214:	2000014c 	.word	0x2000014c

08000218 <CLCD_Delay>:
//************************** Low Level Function ****************************************************************//
uint8_t currentline;
uint8_t Xcursor,Ycursor,countWriteChar,CurrentWriteChar;
CLCD_I2C_Name LCD1;
static void CLCD_Delay(uint16_t Time)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
 800021e:	4603      	mov	r3, r0
 8000220:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(Time);
 8000222:	88fb      	ldrh	r3, [r7, #6]
 8000224:	4618      	mov	r0, r3
 8000226:	f002 f859 	bl	80022dc <HAL_Delay>
}
 800022a:	bf00      	nop
 800022c:	3708      	adds	r7, #8
 800022e:	46bd      	mov	sp, r7
 8000230:	bd80      	pop	{r7, pc}

08000232 <CLCD_WriteI2C>:
static void CLCD_WriteI2C(CLCD_I2C_Name* LCD, uint8_t Data, uint8_t Mode)
{
 8000232:	b580      	push	{r7, lr}
 8000234:	b086      	sub	sp, #24
 8000236:	af02      	add	r7, sp, #8
 8000238:	6078      	str	r0, [r7, #4]
 800023a:	460b      	mov	r3, r1
 800023c:	70fb      	strb	r3, [r7, #3]
 800023e:	4613      	mov	r3, r2
 8000240:	70bb      	strb	r3, [r7, #2]
	char Data_H;
	char Data_L;
	uint8_t Data_I2C[4];
	Data_H = Data&0xF0;
 8000242:	78fb      	ldrb	r3, [r7, #3]
 8000244:	f023 030f 	bic.w	r3, r3, #15
 8000248:	73fb      	strb	r3, [r7, #15]
	Data_L = (Data<<4)&0xF0;
 800024a:	78fb      	ldrb	r3, [r7, #3]
 800024c:	011b      	lsls	r3, r3, #4
 800024e:	73bb      	strb	r3, [r7, #14]
	if(LCD->BACKLIGHT)
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	7adb      	ldrb	r3, [r3, #11]
 8000254:	2b00      	cmp	r3, #0
 8000256:	d007      	beq.n	8000268 <CLCD_WriteI2C+0x36>
	{
		Data_H |= LCD_BACKLIGHT;
 8000258:	7bfb      	ldrb	r3, [r7, #15]
 800025a:	f043 0308 	orr.w	r3, r3, #8
 800025e:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_BACKLIGHT;
 8000260:	7bbb      	ldrb	r3, [r7, #14]
 8000262:	f043 0308 	orr.w	r3, r3, #8
 8000266:	73bb      	strb	r3, [r7, #14]
	}
	if(Mode == CLCD_DATA)
 8000268:	78bb      	ldrb	r3, [r7, #2]
 800026a:	2b01      	cmp	r3, #1
 800026c:	d108      	bne.n	8000280 <CLCD_WriteI2C+0x4e>
	{
		Data_H |= LCD_RS;
 800026e:	7bfb      	ldrb	r3, [r7, #15]
 8000270:	f043 0301 	orr.w	r3, r3, #1
 8000274:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_RS;
 8000276:	7bbb      	ldrb	r3, [r7, #14]
 8000278:	f043 0301 	orr.w	r3, r3, #1
 800027c:	73bb      	strb	r3, [r7, #14]
 800027e:	e00a      	b.n	8000296 <CLCD_WriteI2C+0x64>
	}
	else if(Mode == CLCD_COMMAND)
 8000280:	78bb      	ldrb	r3, [r7, #2]
 8000282:	2b00      	cmp	r3, #0
 8000284:	d107      	bne.n	8000296 <CLCD_WriteI2C+0x64>
	{
		Data_H &= ~LCD_RS;
 8000286:	7bfb      	ldrb	r3, [r7, #15]
 8000288:	f023 0301 	bic.w	r3, r3, #1
 800028c:	73fb      	strb	r3, [r7, #15]
		Data_L &= ~LCD_RS;
 800028e:	7bbb      	ldrb	r3, [r7, #14]
 8000290:	f023 0301 	bic.w	r3, r3, #1
 8000294:	73bb      	strb	r3, [r7, #14]
	}
	Data_I2C[0] = Data_H|LCD_EN;
 8000296:	7bfb      	ldrb	r3, [r7, #15]
 8000298:	f043 0304 	orr.w	r3, r3, #4
 800029c:	b2db      	uxtb	r3, r3
 800029e:	723b      	strb	r3, [r7, #8]
	CLCD_Delay(1);
 80002a0:	2001      	movs	r0, #1
 80002a2:	f7ff ffb9 	bl	8000218 <CLCD_Delay>
	Data_I2C[1] = Data_H;
 80002a6:	7bfb      	ldrb	r3, [r7, #15]
 80002a8:	727b      	strb	r3, [r7, #9]
	Data_I2C[2] = Data_L|LCD_EN;
 80002aa:	7bbb      	ldrb	r3, [r7, #14]
 80002ac:	f043 0304 	orr.w	r3, r3, #4
 80002b0:	b2db      	uxtb	r3, r3
 80002b2:	72bb      	strb	r3, [r7, #10]
	CLCD_Delay(1);
 80002b4:	2001      	movs	r0, #1
 80002b6:	f7ff ffaf 	bl	8000218 <CLCD_Delay>
	Data_I2C[3] = Data_L;
 80002ba:	7bbb      	ldrb	r3, [r7, #14]
 80002bc:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(LCD->I2C, LCD->ADDRESS, (uint8_t *)Data_I2C, sizeof(Data_I2C), 1000);
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	6818      	ldr	r0, [r3, #0]
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	791b      	ldrb	r3, [r3, #4]
 80002c6:	b299      	uxth	r1, r3
 80002c8:	f107 0208 	add.w	r2, r7, #8
 80002cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	2304      	movs	r3, #4
 80002d4:	f002 fd0e 	bl	8002cf4 <HAL_I2C_Master_Transmit>

}
 80002d8:	bf00      	nop
 80002da:	3710      	adds	r7, #16
 80002dc:	46bd      	mov	sp, r7
 80002de:	bd80      	pop	{r7, pc}

080002e0 <CLCD_I2C_Init>:
//************************** High Level Function ****************************************************************//
void CLCD_I2C_Init(CLCD_I2C_Name* LCD, I2C_HandleTypeDef* hi2c_CLCD, uint8_t Address, uint8_t Colums, uint8_t Rows)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b084      	sub	sp, #16
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	60f8      	str	r0, [r7, #12]
 80002e8:	60b9      	str	r1, [r7, #8]
 80002ea:	4611      	mov	r1, r2
 80002ec:	461a      	mov	r2, r3
 80002ee:	460b      	mov	r3, r1
 80002f0:	71fb      	strb	r3, [r7, #7]
 80002f2:	4613      	mov	r3, r2
 80002f4:	71bb      	strb	r3, [r7, #6]
	LCD->I2C = hi2c_CLCD;
 80002f6:	68fb      	ldr	r3, [r7, #12]
 80002f8:	68ba      	ldr	r2, [r7, #8]
 80002fa:	601a      	str	r2, [r3, #0]
	LCD->ADDRESS = Address;
 80002fc:	68fb      	ldr	r3, [r7, #12]
 80002fe:	79fa      	ldrb	r2, [r7, #7]
 8000300:	711a      	strb	r2, [r3, #4]
	LCD->COLUMS = Colums;
 8000302:	68fb      	ldr	r3, [r7, #12]
 8000304:	79ba      	ldrb	r2, [r7, #6]
 8000306:	715a      	strb	r2, [r3, #5]
	LCD->ROWS = Rows;
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	7e3a      	ldrb	r2, [r7, #24]
 800030c:	719a      	strb	r2, [r3, #6]

	LCD->FUNCTIONSET = LCD_FUNCTIONSET|LCD_4BITMODE|LCD_2LINE|LCD_5x8DOTS;
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	2228      	movs	r2, #40	; 0x28
 8000312:	729a      	strb	r2, [r3, #10]
	LCD->ENTRYMODE = LCD_ENTRYMODESET|LCD_ENTRYLEFT|LCD_ENTRYSHIFTDECREMENT;
 8000314:	68fb      	ldr	r3, [r7, #12]
 8000316:	2206      	movs	r2, #6
 8000318:	71da      	strb	r2, [r3, #7]
	LCD->DISPLAYCTRL = LCD_DISPLAYCONTROL|LCD_DISPLAYON|LCD_CURSOROFF|LCD_BLINKOFF;
 800031a:	68fb      	ldr	r3, [r7, #12]
 800031c:	220c      	movs	r2, #12
 800031e:	721a      	strb	r2, [r3, #8]
	LCD->CURSORSHIFT = LCD_CURSORSHIFT|LCD_CURSORMOVE|LCD_MOVERIGHT;
 8000320:	68fb      	ldr	r3, [r7, #12]
 8000322:	2214      	movs	r2, #20
 8000324:	725a      	strb	r2, [r3, #9]
	LCD->BACKLIGHT = LCD_BACKLIGHT;
 8000326:	68fb      	ldr	r3, [r7, #12]
 8000328:	2208      	movs	r2, #8
 800032a:	72da      	strb	r2, [r3, #11]

	CLCD_Delay(50);
 800032c:	2032      	movs	r0, #50	; 0x32
 800032e:	f7ff ff73 	bl	8000218 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 8000332:	2200      	movs	r2, #0
 8000334:	2133      	movs	r1, #51	; 0x33
 8000336:	68f8      	ldr	r0, [r7, #12]
 8000338:	f7ff ff7b 	bl	8000232 <CLCD_WriteI2C>
//	CLCD_Delay(5);
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 800033c:	2200      	movs	r2, #0
 800033e:	2133      	movs	r1, #51	; 0x33
 8000340:	68f8      	ldr	r0, [r7, #12]
 8000342:	f7ff ff76 	bl	8000232 <CLCD_WriteI2C>
	CLCD_Delay(5);
 8000346:	2005      	movs	r0, #5
 8000348:	f7ff ff66 	bl	8000218 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x32, CLCD_COMMAND);
 800034c:	2200      	movs	r2, #0
 800034e:	2132      	movs	r1, #50	; 0x32
 8000350:	68f8      	ldr	r0, [r7, #12]
 8000352:	f7ff ff6e 	bl	8000232 <CLCD_WriteI2C>
	CLCD_Delay(5);
 8000356:	2005      	movs	r0, #5
 8000358:	f7ff ff5e 	bl	8000218 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x20, CLCD_COMMAND);
 800035c:	2200      	movs	r2, #0
 800035e:	2120      	movs	r1, #32
 8000360:	68f8      	ldr	r0, [r7, #12]
 8000362:	f7ff ff66 	bl	8000232 <CLCD_WriteI2C>
	CLCD_Delay(5);
 8000366:	2005      	movs	r0, #5
 8000368:	f7ff ff56 	bl	8000218 <CLCD_Delay>

	CLCD_WriteI2C(LCD, LCD->ENTRYMODE,CLCD_COMMAND);
 800036c:	68fb      	ldr	r3, [r7, #12]
 800036e:	79db      	ldrb	r3, [r3, #7]
 8000370:	2200      	movs	r2, #0
 8000372:	4619      	mov	r1, r3
 8000374:	68f8      	ldr	r0, [r7, #12]
 8000376:	f7ff ff5c 	bl	8000232 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->DISPLAYCTRL,CLCD_COMMAND);
 800037a:	68fb      	ldr	r3, [r7, #12]
 800037c:	7a1b      	ldrb	r3, [r3, #8]
 800037e:	2200      	movs	r2, #0
 8000380:	4619      	mov	r1, r3
 8000382:	68f8      	ldr	r0, [r7, #12]
 8000384:	f7ff ff55 	bl	8000232 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->CURSORSHIFT,CLCD_COMMAND);
 8000388:	68fb      	ldr	r3, [r7, #12]
 800038a:	7a5b      	ldrb	r3, [r3, #9]
 800038c:	2200      	movs	r2, #0
 800038e:	4619      	mov	r1, r3
 8000390:	68f8      	ldr	r0, [r7, #12]
 8000392:	f7ff ff4e 	bl	8000232 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->FUNCTIONSET,CLCD_COMMAND);
 8000396:	68fb      	ldr	r3, [r7, #12]
 8000398:	7a9b      	ldrb	r3, [r3, #10]
 800039a:	2200      	movs	r2, #0
 800039c:	4619      	mov	r1, r3
 800039e:	68f8      	ldr	r0, [r7, #12]
 80003a0:	f7ff ff47 	bl	8000232 <CLCD_WriteI2C>

	CLCD_WriteI2C(LCD, LCD_CLEARDISPLAY,CLCD_COMMAND);
 80003a4:	2200      	movs	r2, #0
 80003a6:	2101      	movs	r1, #1
 80003a8:	68f8      	ldr	r0, [r7, #12]
 80003aa:	f7ff ff42 	bl	8000232 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD_RETURNHOME,CLCD_COMMAND);
 80003ae:	2200      	movs	r2, #0
 80003b0:	2102      	movs	r1, #2
 80003b2:	68f8      	ldr	r0, [r7, #12]
 80003b4:	f7ff ff3d 	bl	8000232 <CLCD_WriteI2C>
}
 80003b8:	bf00      	nop
 80003ba:	3710      	adds	r7, #16
 80003bc:	46bd      	mov	sp, r7
 80003be:	bd80      	pop	{r7, pc}

080003c0 <CLCD_I2C_SetCursor>:
void CLCD_I2C_SetCursor(CLCD_I2C_Name* LCD, uint8_t Xpos, uint8_t Ypos)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b084      	sub	sp, #16
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
 80003c8:	460b      	mov	r3, r1
 80003ca:	70fb      	strb	r3, [r7, #3]
 80003cc:	4613      	mov	r3, r2
 80003ce:	70bb      	strb	r3, [r7, #2]
	uint8_t DRAM_ADDRESS = 0x00;
 80003d0:	2300      	movs	r3, #0
 80003d2:	73fb      	strb	r3, [r7, #15]
	if(Xpos >= LCD->COLUMS)
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	795b      	ldrb	r3, [r3, #5]
 80003d8:	78fa      	ldrb	r2, [r7, #3]
 80003da:	429a      	cmp	r2, r3
 80003dc:	d303      	bcc.n	80003e6 <CLCD_I2C_SetCursor+0x26>
	{
		Xpos = LCD->COLUMS - 1;
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	795b      	ldrb	r3, [r3, #5]
 80003e2:	3b01      	subs	r3, #1
 80003e4:	70fb      	strb	r3, [r7, #3]
	}
	if(Ypos >= LCD->ROWS)
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	799b      	ldrb	r3, [r3, #6]
 80003ea:	78ba      	ldrb	r2, [r7, #2]
 80003ec:	429a      	cmp	r2, r3
 80003ee:	d303      	bcc.n	80003f8 <CLCD_I2C_SetCursor+0x38>
	{
		Ypos = LCD->ROWS -1;
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	799b      	ldrb	r3, [r3, #6]
 80003f4:	3b01      	subs	r3, #1
 80003f6:	70bb      	strb	r3, [r7, #2]
	}
	if(Ypos == 0)
 80003f8:	78bb      	ldrb	r3, [r7, #2]
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d102      	bne.n	8000404 <CLCD_I2C_SetCursor+0x44>
	{
		DRAM_ADDRESS = 0x00 + Xpos;
 80003fe:	78fb      	ldrb	r3, [r7, #3]
 8000400:	73fb      	strb	r3, [r7, #15]
 8000402:	e013      	b.n	800042c <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 1)
 8000404:	78bb      	ldrb	r3, [r7, #2]
 8000406:	2b01      	cmp	r3, #1
 8000408:	d103      	bne.n	8000412 <CLCD_I2C_SetCursor+0x52>
	{
		DRAM_ADDRESS = 0x40 + Xpos;
 800040a:	78fb      	ldrb	r3, [r7, #3]
 800040c:	3340      	adds	r3, #64	; 0x40
 800040e:	73fb      	strb	r3, [r7, #15]
 8000410:	e00c      	b.n	800042c <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 2)
 8000412:	78bb      	ldrb	r3, [r7, #2]
 8000414:	2b02      	cmp	r3, #2
 8000416:	d103      	bne.n	8000420 <CLCD_I2C_SetCursor+0x60>
	{
		DRAM_ADDRESS = 0x10 + Xpos;
 8000418:	78fb      	ldrb	r3, [r7, #3]
 800041a:	3310      	adds	r3, #16
 800041c:	73fb      	strb	r3, [r7, #15]
 800041e:	e005      	b.n	800042c <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 3)
 8000420:	78bb      	ldrb	r3, [r7, #2]
 8000422:	2b03      	cmp	r3, #3
 8000424:	d102      	bne.n	800042c <CLCD_I2C_SetCursor+0x6c>
	{
		DRAM_ADDRESS = 0x50 + Xpos;
 8000426:	78fb      	ldrb	r3, [r7, #3]
 8000428:	3350      	adds	r3, #80	; 0x50
 800042a:	73fb      	strb	r3, [r7, #15]
	}
	Xcursor = Xpos;
 800042c:	4a0d      	ldr	r2, [pc, #52]	; (8000464 <CLCD_I2C_SetCursor+0xa4>)
 800042e:	78fb      	ldrb	r3, [r7, #3]
 8000430:	7013      	strb	r3, [r2, #0]

	Ycursor = Ypos;
 8000432:	4a0d      	ldr	r2, [pc, #52]	; (8000468 <CLCD_I2C_SetCursor+0xa8>)
 8000434:	78bb      	ldrb	r3, [r7, #2]
 8000436:	7013      	strb	r3, [r2, #0]
	currentline = Ycursor;
 8000438:	4b0b      	ldr	r3, [pc, #44]	; (8000468 <CLCD_I2C_SetCursor+0xa8>)
 800043a:	781a      	ldrb	r2, [r3, #0]
 800043c:	4b0b      	ldr	r3, [pc, #44]	; (800046c <CLCD_I2C_SetCursor+0xac>)
 800043e:	701a      	strb	r2, [r3, #0]
	countWriteChar = Xcursor;
 8000440:	4b08      	ldr	r3, [pc, #32]	; (8000464 <CLCD_I2C_SetCursor+0xa4>)
 8000442:	781a      	ldrb	r2, [r3, #0]
 8000444:	4b0a      	ldr	r3, [pc, #40]	; (8000470 <CLCD_I2C_SetCursor+0xb0>)
 8000446:	701a      	strb	r2, [r3, #0]
	CLCD_WriteI2C(LCD, LCD_SETDDRAMADDR|DRAM_ADDRESS, CLCD_COMMAND);
 8000448:	7bfb      	ldrb	r3, [r7, #15]
 800044a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800044e:	b2db      	uxtb	r3, r3
 8000450:	2200      	movs	r2, #0
 8000452:	4619      	mov	r1, r3
 8000454:	6878      	ldr	r0, [r7, #4]
 8000456:	f7ff feec 	bl	8000232 <CLCD_WriteI2C>
}
 800045a:	bf00      	nop
 800045c:	3710      	adds	r7, #16
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}
 8000462:	bf00      	nop
 8000464:	200001a1 	.word	0x200001a1
 8000468:	200001a2 	.word	0x200001a2
 800046c:	200001a0 	.word	0x200001a0
 8000470:	200001a3 	.word	0x200001a3

08000474 <CLCD_I2C_WriteChar>:
void CLCD_I2C_WriteChar(CLCD_I2C_Name* LCD, char character)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b082      	sub	sp, #8
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
 800047c:	460b      	mov	r3, r1
 800047e:	70fb      	strb	r3, [r7, #3]
	CLCD_WriteI2C(LCD, character, CLCD_DATA);
 8000480:	78fb      	ldrb	r3, [r7, #3]
 8000482:	2201      	movs	r2, #1
 8000484:	4619      	mov	r1, r3
 8000486:	6878      	ldr	r0, [r7, #4]
 8000488:	f7ff fed3 	bl	8000232 <CLCD_WriteI2C>
	countWriteChar++;
 800048c:	4b1e      	ldr	r3, [pc, #120]	; (8000508 <CLCD_I2C_WriteChar+0x94>)
 800048e:	781b      	ldrb	r3, [r3, #0]
 8000490:	3301      	adds	r3, #1
 8000492:	b2da      	uxtb	r2, r3
 8000494:	4b1c      	ldr	r3, [pc, #112]	; (8000508 <CLCD_I2C_WriteChar+0x94>)
 8000496:	701a      	strb	r2, [r3, #0]
	if (CurrentWriteChar)
 8000498:	4b1c      	ldr	r3, [pc, #112]	; (800050c <CLCD_I2C_WriteChar+0x98>)
 800049a:	781b      	ldrb	r3, [r3, #0]
 800049c:	2b00      	cmp	r3, #0
 800049e:	d02b      	beq.n	80004f8 <CLCD_I2C_WriteChar+0x84>
	{
	if (countWriteChar ==20)
 80004a0:	4b19      	ldr	r3, [pc, #100]	; (8000508 <CLCD_I2C_WriteChar+0x94>)
 80004a2:	781b      	ldrb	r3, [r3, #0]
 80004a4:	2b14      	cmp	r3, #20
 80004a6:	d127      	bne.n	80004f8 <CLCD_I2C_WriteChar+0x84>
	{
	switch(currentline)
 80004a8:	4b19      	ldr	r3, [pc, #100]	; (8000510 <CLCD_I2C_WriteChar+0x9c>)
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	2b03      	cmp	r3, #3
 80004ae:	d825      	bhi.n	80004fc <CLCD_I2C_WriteChar+0x88>
 80004b0:	a201      	add	r2, pc, #4	; (adr r2, 80004b8 <CLCD_I2C_WriteChar+0x44>)
 80004b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004b6:	bf00      	nop
 80004b8:	080004c9 	.word	0x080004c9
 80004bc:	080004d5 	.word	0x080004d5
 80004c0:	080004e1 	.word	0x080004e1
 80004c4:	080004ed 	.word	0x080004ed
			{
				case 0:	CLCD_I2C_SetCursor(&LCD1, 0, 1);
 80004c8:	2201      	movs	r2, #1
 80004ca:	2100      	movs	r1, #0
 80004cc:	4811      	ldr	r0, [pc, #68]	; (8000514 <CLCD_I2C_WriteChar+0xa0>)
 80004ce:	f7ff ff77 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80004d2:	e014      	b.n	80004fe <CLCD_I2C_WriteChar+0x8a>
				case 1:	CLCD_I2C_SetCursor(&LCD1, 0, 2);
 80004d4:	2202      	movs	r2, #2
 80004d6:	2100      	movs	r1, #0
 80004d8:	480e      	ldr	r0, [pc, #56]	; (8000514 <CLCD_I2C_WriteChar+0xa0>)
 80004da:	f7ff ff71 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80004de:	e00e      	b.n	80004fe <CLCD_I2C_WriteChar+0x8a>
				case 2:	CLCD_I2C_SetCursor(&LCD1, 0, 3);
 80004e0:	2203      	movs	r2, #3
 80004e2:	2100      	movs	r1, #0
 80004e4:	480b      	ldr	r0, [pc, #44]	; (8000514 <CLCD_I2C_WriteChar+0xa0>)
 80004e6:	f7ff ff6b 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80004ea:	e008      	b.n	80004fe <CLCD_I2C_WriteChar+0x8a>
				case 3:	CLCD_I2C_SetCursor(&LCD1, 0, 0);
 80004ec:	2200      	movs	r2, #0
 80004ee:	2100      	movs	r1, #0
 80004f0:	4808      	ldr	r0, [pc, #32]	; (8000514 <CLCD_I2C_WriteChar+0xa0>)
 80004f2:	f7ff ff65 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80004f6:	e002      	b.n	80004fe <CLCD_I2C_WriteChar+0x8a>
				default:
								break;
			}
		}
 80004f8:	bf00      	nop
 80004fa:	e000      	b.n	80004fe <CLCD_I2C_WriteChar+0x8a>
								break;
 80004fc:	bf00      	nop
	}
}
 80004fe:	bf00      	nop
 8000500:	3708      	adds	r7, #8
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	200001a3 	.word	0x200001a3
 800050c:	200001a4 	.word	0x200001a4
 8000510:	200001a0 	.word	0x200001a0
 8000514:	200001a8 	.word	0x200001a8

08000518 <CLCD_I2C_WriteString>:
void CLCD_I2C_WriteString(CLCD_I2C_Name* LCD, char *String)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
 8000520:	6039      	str	r1, [r7, #0]
	while (*String)
 8000522:	e04a      	b.n	80005ba <CLCD_I2C_WriteString+0xa2>
	{
	CurrentWriteChar=0;
 8000524:	4b2b      	ldr	r3, [pc, #172]	; (80005d4 <CLCD_I2C_WriteString+0xbc>)
 8000526:	2200      	movs	r2, #0
 8000528:	701a      	strb	r2, [r3, #0]
	for (uint8_t i=0;i<19-Xcursor+1;i++)
 800052a:	2300      	movs	r3, #0
 800052c:	73fb      	strb	r3, [r7, #15]
 800052e:	e00e      	b.n	800054e <CLCD_I2C_WriteString+0x36>
		{
			if (*String)
 8000530:	683b      	ldr	r3, [r7, #0]
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	2b00      	cmp	r3, #0
 8000536:	d012      	beq.n	800055e <CLCD_I2C_WriteString+0x46>
			{
				CLCD_I2C_WriteChar(LCD, *String++);
 8000538:	683b      	ldr	r3, [r7, #0]
 800053a:	1c5a      	adds	r2, r3, #1
 800053c:	603a      	str	r2, [r7, #0]
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	4619      	mov	r1, r3
 8000542:	6878      	ldr	r0, [r7, #4]
 8000544:	f7ff ff96 	bl	8000474 <CLCD_I2C_WriteChar>
	for (uint8_t i=0;i<19-Xcursor+1;i++)
 8000548:	7bfb      	ldrb	r3, [r7, #15]
 800054a:	3301      	adds	r3, #1
 800054c:	73fb      	strb	r3, [r7, #15]
 800054e:	7bfa      	ldrb	r2, [r7, #15]
 8000550:	4b21      	ldr	r3, [pc, #132]	; (80005d8 <CLCD_I2C_WriteString+0xc0>)
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	f1c3 0314 	rsb	r3, r3, #20
 8000558:	429a      	cmp	r2, r3
 800055a:	dbe9      	blt.n	8000530 <CLCD_I2C_WriteString+0x18>
 800055c:	e000      	b.n	8000560 <CLCD_I2C_WriteString+0x48>
			}
			else break;
 800055e:	bf00      	nop
		}
		if (*String)
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	2b00      	cmp	r3, #0
 8000566:	d02d      	beq.n	80005c4 <CLCD_I2C_WriteString+0xac>
		{
			switch(currentline)
 8000568:	4b1c      	ldr	r3, [pc, #112]	; (80005dc <CLCD_I2C_WriteString+0xc4>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	2b03      	cmp	r3, #3
 800056e:	d823      	bhi.n	80005b8 <CLCD_I2C_WriteString+0xa0>
 8000570:	a201      	add	r2, pc, #4	; (adr r2, 8000578 <CLCD_I2C_WriteString+0x60>)
 8000572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000576:	bf00      	nop
 8000578:	08000589 	.word	0x08000589
 800057c:	08000595 	.word	0x08000595
 8000580:	080005a1 	.word	0x080005a1
 8000584:	080005ad 	.word	0x080005ad
			{
				case 0:	CLCD_I2C_SetCursor(&LCD1, 0, 1);
 8000588:	2201      	movs	r2, #1
 800058a:	2100      	movs	r1, #0
 800058c:	4814      	ldr	r0, [pc, #80]	; (80005e0 <CLCD_I2C_WriteString+0xc8>)
 800058e:	f7ff ff17 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 8000592:	e012      	b.n	80005ba <CLCD_I2C_WriteString+0xa2>
				case 1:	CLCD_I2C_SetCursor(&LCD1, 0, 2);
 8000594:	2202      	movs	r2, #2
 8000596:	2100      	movs	r1, #0
 8000598:	4811      	ldr	r0, [pc, #68]	; (80005e0 <CLCD_I2C_WriteString+0xc8>)
 800059a:	f7ff ff11 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 800059e:	e00c      	b.n	80005ba <CLCD_I2C_WriteString+0xa2>
				case 2:	CLCD_I2C_SetCursor(&LCD1, 0, 3);
 80005a0:	2203      	movs	r2, #3
 80005a2:	2100      	movs	r1, #0
 80005a4:	480e      	ldr	r0, [pc, #56]	; (80005e0 <CLCD_I2C_WriteString+0xc8>)
 80005a6:	f7ff ff0b 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80005aa:	e006      	b.n	80005ba <CLCD_I2C_WriteString+0xa2>
				case 3:	CLCD_I2C_SetCursor(&LCD1, 0, 0);
 80005ac:	2200      	movs	r2, #0
 80005ae:	2100      	movs	r1, #0
 80005b0:	480b      	ldr	r0, [pc, #44]	; (80005e0 <CLCD_I2C_WriteString+0xc8>)
 80005b2:	f7ff ff05 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80005b6:	e000      	b.n	80005ba <CLCD_I2C_WriteString+0xa2>
				default:
								break;
 80005b8:	bf00      	nop
	while (*String)
 80005ba:	683b      	ldr	r3, [r7, #0]
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d1b0      	bne.n	8000524 <CLCD_I2C_WriteString+0xc>
 80005c2:	e000      	b.n	80005c6 <CLCD_I2C_WriteString+0xae>
			}
		}
		else break;
 80005c4:	bf00      	nop

		}
	CurrentWriteChar=1;
 80005c6:	4b03      	ldr	r3, [pc, #12]	; (80005d4 <CLCD_I2C_WriteString+0xbc>)
 80005c8:	2201      	movs	r2, #1
 80005ca:	701a      	strb	r2, [r3, #0]
}
 80005cc:	bf00      	nop
 80005ce:	3710      	adds	r7, #16
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	200001a4 	.word	0x200001a4
 80005d8:	200001a1 	.word	0x200001a1
 80005dc:	200001a0 	.word	0x200001a0
 80005e0:	200001a8 	.word	0x200001a8

080005e4 <CLCD_I2C_Clear>:
void CLCD_I2C_Clear(CLCD_I2C_Name* LCD)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
	CLCD_WriteI2C(LCD, LCD_CLEARDISPLAY, CLCD_COMMAND);
 80005ec:	2200      	movs	r2, #0
 80005ee:	2101      	movs	r1, #1
 80005f0:	6878      	ldr	r0, [r7, #4]
 80005f2:	f7ff fe1e 	bl	8000232 <CLCD_WriteI2C>
	CLCD_Delay(5);
 80005f6:	2005      	movs	r0, #5
 80005f8:	f7ff fe0e 	bl	8000218 <CLCD_Delay>
}
 80005fc:	bf00      	nop
 80005fe:	3708      	adds	r7, #8
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}

08000604 <Check_Keypad_Column>:
  +) RETURN:
    -Keypad_Button_Values[Row-x][x+1]   : Keypad_Button_Values
    -KEYPAD_NOT_PRESSED                 : "\0" (Không ấn nút)
*/
static char Check_Keypad_Column(GPIO_ROW_TYPEDEF* ROW_KEY_PAD_main, uint8_t Row)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	460b      	mov	r3, r1
 800060e:	70fb      	strb	r3, [r7, #3]
	if(!HAL_GPIO_ReadPin(ROW_KEY_PAD_main->PORT.GPIO0, ROW_KEY_PAD_main->PIN.GPIO_PIN_A)) //If ROW_1 is LOW
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	8a1b      	ldrh	r3, [r3, #16]
 8000618:	4619      	mov	r1, r3
 800061a:	4610      	mov	r0, r2
 800061c:	f002 f9c6 	bl	80029ac <HAL_GPIO_ReadPin>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d105      	bne.n	8000632 <Check_Keypad_Column+0x2e>
	{
		return Keypad_Button_Values[Row-1][0];
 8000626:	78fb      	ldrb	r3, [r7, #3]
 8000628:	3b01      	subs	r3, #1
 800062a:	4a1f      	ldr	r2, [pc, #124]	; (80006a8 <Check_Keypad_Column+0xa4>)
 800062c:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8000630:	e036      	b.n	80006a0 <Check_Keypad_Column+0x9c>
	}

	if(!HAL_GPIO_ReadPin(ROW_KEY_PAD_main->PORT.GPIO1, ROW_KEY_PAD_main->PIN.GPIO_PIN_B)) //If ROW_2 is LOW
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	685a      	ldr	r2, [r3, #4]
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	8a5b      	ldrh	r3, [r3, #18]
 800063a:	4619      	mov	r1, r3
 800063c:	4610      	mov	r0, r2
 800063e:	f002 f9b5 	bl	80029ac <HAL_GPIO_ReadPin>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d106      	bne.n	8000656 <Check_Keypad_Column+0x52>
	{
		return Keypad_Button_Values[Row-1][1];
 8000648:	78fb      	ldrb	r3, [r7, #3]
 800064a:	3b01      	subs	r3, #1
 800064c:	4a16      	ldr	r2, [pc, #88]	; (80006a8 <Check_Keypad_Column+0xa4>)
 800064e:	009b      	lsls	r3, r3, #2
 8000650:	4413      	add	r3, r2
 8000652:	785b      	ldrb	r3, [r3, #1]
 8000654:	e024      	b.n	80006a0 <Check_Keypad_Column+0x9c>
	}

    if(!HAL_GPIO_ReadPin(ROW_KEY_PAD_main->PORT.GPIO2, ROW_KEY_PAD_main->PIN.GPIO_PIN_C)) //If ROW_3 is LOW
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	689a      	ldr	r2, [r3, #8]
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	8a9b      	ldrh	r3, [r3, #20]
 800065e:	4619      	mov	r1, r3
 8000660:	4610      	mov	r0, r2
 8000662:	f002 f9a3 	bl	80029ac <HAL_GPIO_ReadPin>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d106      	bne.n	800067a <Check_Keypad_Column+0x76>
	{
		return Keypad_Button_Values[Row-1][2];
 800066c:	78fb      	ldrb	r3, [r7, #3]
 800066e:	3b01      	subs	r3, #1
 8000670:	4a0d      	ldr	r2, [pc, #52]	; (80006a8 <Check_Keypad_Column+0xa4>)
 8000672:	009b      	lsls	r3, r3, #2
 8000674:	4413      	add	r3, r2
 8000676:	789b      	ldrb	r3, [r3, #2]
 8000678:	e012      	b.n	80006a0 <Check_Keypad_Column+0x9c>
	}

	if(!HAL_GPIO_ReadPin(ROW_KEY_PAD_main->PORT.GPIO3, ROW_KEY_PAD_main->PIN.GPIO_PIN_D)) //If ROW_4 is LOW
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	68da      	ldr	r2, [r3, #12]
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	8adb      	ldrh	r3, [r3, #22]
 8000682:	4619      	mov	r1, r3
 8000684:	4610      	mov	r0, r2
 8000686:	f002 f991 	bl	80029ac <HAL_GPIO_ReadPin>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d106      	bne.n	800069e <Check_Keypad_Column+0x9a>
	{
		return Keypad_Button_Values[Row-1][3];
 8000690:	78fb      	ldrb	r3, [r7, #3]
 8000692:	3b01      	subs	r3, #1
 8000694:	4a04      	ldr	r2, [pc, #16]	; (80006a8 <Check_Keypad_Column+0xa4>)
 8000696:	009b      	lsls	r3, r3, #2
 8000698:	4413      	add	r3, r2
 800069a:	78db      	ldrb	r3, [r3, #3]
 800069c:	e000      	b.n	80006a0 <Check_Keypad_Column+0x9c>
	}
	return KEYPAD_NOT_PRESSED;                   //If NO Key is pressed
 800069e:	2300      	movs	r3, #0
}
 80006a0:	4618      	mov	r0, r3
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	080069b0 	.word	0x080069b0

080006ac <KEYPAD_Read>:
  +) RETURN:
    -char check                                  	: const char Keypad_Button_Values[x][y]
    -KEYPAD_NOT_PRESSED                     		: '\0' {reason of failed)
*/
static char KEYPAD_Read(GPIO_COLUMN_TYPEDEF* COL_KEY_PAD, GPIO_ROW_TYPEDEF* ROW_KEY_PAD_main)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	6039      	str	r1, [r7, #0]
    char check = 0;
 80006b6:	2300      	movs	r3, #0
 80006b8:	73fb      	strb	r3, [r7, #15]
    /*Set COL_1 LOW and scan all the columns*/
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO0, COL_KEY_PAD->PIN.GPIO_PIN_A, GPIO_PIN_RESET);
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	6818      	ldr	r0, [r3, #0]
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	8a1b      	ldrh	r3, [r3, #16]
 80006c2:	2200      	movs	r2, #0
 80006c4:	4619      	mov	r1, r3
 80006c6:	f002 f988 	bl	80029da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO1, COL_KEY_PAD->PIN.GPIO_PIN_B, GPIO_PIN_SET);
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	6858      	ldr	r0, [r3, #4]
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	8a5b      	ldrh	r3, [r3, #18]
 80006d2:	2201      	movs	r2, #1
 80006d4:	4619      	mov	r1, r3
 80006d6:	f002 f980 	bl	80029da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO2, COL_KEY_PAD->PIN.GPIO_PIN_C, GPIO_PIN_SET);
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	6898      	ldr	r0, [r3, #8]
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	8a9b      	ldrh	r3, [r3, #20]
 80006e2:	2201      	movs	r2, #1
 80006e4:	4619      	mov	r1, r3
 80006e6:	f002 f978 	bl	80029da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO3, COL_KEY_PAD->PIN.GPIO_PIN_D, GPIO_PIN_SET);
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	68d8      	ldr	r0, [r3, #12]
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	8adb      	ldrh	r3, [r3, #22]
 80006f2:	2201      	movs	r2, #1
 80006f4:	4619      	mov	r1, r3
 80006f6:	f002 f970 	bl	80029da <HAL_GPIO_WritePin>
    check = Check_Keypad_Column(ROW_KEY_PAD_main, 1);
 80006fa:	2101      	movs	r1, #1
 80006fc:	6838      	ldr	r0, [r7, #0]
 80006fe:	f7ff ff81 	bl	8000604 <Check_Keypad_Column>
 8000702:	4603      	mov	r3, r0
 8000704:	73fb      	strb	r3, [r7, #15]
    if(check)
 8000706:	7bfb      	ldrb	r3, [r7, #15]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <KEYPAD_Read+0x64>
    {
    	return check;
 800070c:	7bfb      	ldrb	r3, [r7, #15]
 800070e:	e081      	b.n	8000814 <KEYPAD_Read+0x168>
    }
    /*Set COL_2 LOW and scan all the columns*/
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO0, COL_KEY_PAD->PIN.GPIO_PIN_A, GPIO_PIN_SET);
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	6818      	ldr	r0, [r3, #0]
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	8a1b      	ldrh	r3, [r3, #16]
 8000718:	2201      	movs	r2, #1
 800071a:	4619      	mov	r1, r3
 800071c:	f002 f95d 	bl	80029da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO1, COL_KEY_PAD->PIN.GPIO_PIN_B, GPIO_PIN_RESET);
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	6858      	ldr	r0, [r3, #4]
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	8a5b      	ldrh	r3, [r3, #18]
 8000728:	2200      	movs	r2, #0
 800072a:	4619      	mov	r1, r3
 800072c:	f002 f955 	bl	80029da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO2, COL_KEY_PAD->PIN.GPIO_PIN_C, GPIO_PIN_SET);
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	6898      	ldr	r0, [r3, #8]
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	8a9b      	ldrh	r3, [r3, #20]
 8000738:	2201      	movs	r2, #1
 800073a:	4619      	mov	r1, r3
 800073c:	f002 f94d 	bl	80029da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO3, COL_KEY_PAD->PIN.GPIO_PIN_D, GPIO_PIN_SET);
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	68d8      	ldr	r0, [r3, #12]
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	8adb      	ldrh	r3, [r3, #22]
 8000748:	2201      	movs	r2, #1
 800074a:	4619      	mov	r1, r3
 800074c:	f002 f945 	bl	80029da <HAL_GPIO_WritePin>
    check = Check_Keypad_Column(ROW_KEY_PAD_main, 2);
 8000750:	2102      	movs	r1, #2
 8000752:	6838      	ldr	r0, [r7, #0]
 8000754:	f7ff ff56 	bl	8000604 <Check_Keypad_Column>
 8000758:	4603      	mov	r3, r0
 800075a:	73fb      	strb	r3, [r7, #15]
    if(check)
 800075c:	7bfb      	ldrb	r3, [r7, #15]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <KEYPAD_Read+0xba>
    {
    	return check;
 8000762:	7bfb      	ldrb	r3, [r7, #15]
 8000764:	e056      	b.n	8000814 <KEYPAD_Read+0x168>
    }
    /*Set COL_3 LOW and scan all the columns*/
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO0, COL_KEY_PAD->PIN.GPIO_PIN_A, GPIO_PIN_SET);
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	6818      	ldr	r0, [r3, #0]
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	8a1b      	ldrh	r3, [r3, #16]
 800076e:	2201      	movs	r2, #1
 8000770:	4619      	mov	r1, r3
 8000772:	f002 f932 	bl	80029da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO1, COL_KEY_PAD->PIN.GPIO_PIN_B, GPIO_PIN_SET);
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	6858      	ldr	r0, [r3, #4]
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	8a5b      	ldrh	r3, [r3, #18]
 800077e:	2201      	movs	r2, #1
 8000780:	4619      	mov	r1, r3
 8000782:	f002 f92a 	bl	80029da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO2, COL_KEY_PAD->PIN.GPIO_PIN_C, GPIO_PIN_RESET);
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	6898      	ldr	r0, [r3, #8]
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	8a9b      	ldrh	r3, [r3, #20]
 800078e:	2200      	movs	r2, #0
 8000790:	4619      	mov	r1, r3
 8000792:	f002 f922 	bl	80029da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO3, COL_KEY_PAD->PIN.GPIO_PIN_D, GPIO_PIN_SET);
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	68d8      	ldr	r0, [r3, #12]
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	8adb      	ldrh	r3, [r3, #22]
 800079e:	2201      	movs	r2, #1
 80007a0:	4619      	mov	r1, r3
 80007a2:	f002 f91a 	bl	80029da <HAL_GPIO_WritePin>
    check = Check_Keypad_Column(ROW_KEY_PAD_main, 3);
 80007a6:	2103      	movs	r1, #3
 80007a8:	6838      	ldr	r0, [r7, #0]
 80007aa:	f7ff ff2b 	bl	8000604 <Check_Keypad_Column>
 80007ae:	4603      	mov	r3, r0
 80007b0:	73fb      	strb	r3, [r7, #15]
    if(check)
 80007b2:	7bfb      	ldrb	r3, [r7, #15]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <KEYPAD_Read+0x110>
    {
    	return check;
 80007b8:	7bfb      	ldrb	r3, [r7, #15]
 80007ba:	e02b      	b.n	8000814 <KEYPAD_Read+0x168>
    }
    /*Set COL_4 LOW and scan all the columns*/
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO0, COL_KEY_PAD->PIN.GPIO_PIN_A, GPIO_PIN_SET);
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	6818      	ldr	r0, [r3, #0]
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	8a1b      	ldrh	r3, [r3, #16]
 80007c4:	2201      	movs	r2, #1
 80007c6:	4619      	mov	r1, r3
 80007c8:	f002 f907 	bl	80029da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO1, COL_KEY_PAD->PIN.GPIO_PIN_B, GPIO_PIN_SET);
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	6858      	ldr	r0, [r3, #4]
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	8a5b      	ldrh	r3, [r3, #18]
 80007d4:	2201      	movs	r2, #1
 80007d6:	4619      	mov	r1, r3
 80007d8:	f002 f8ff 	bl	80029da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO2, COL_KEY_PAD->PIN.GPIO_PIN_C, GPIO_PIN_SET);
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	6898      	ldr	r0, [r3, #8]
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	8a9b      	ldrh	r3, [r3, #20]
 80007e4:	2201      	movs	r2, #1
 80007e6:	4619      	mov	r1, r3
 80007e8:	f002 f8f7 	bl	80029da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO3, COL_KEY_PAD->PIN.GPIO_PIN_D, GPIO_PIN_RESET);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	68d8      	ldr	r0, [r3, #12]
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	8adb      	ldrh	r3, [r3, #22]
 80007f4:	2200      	movs	r2, #0
 80007f6:	4619      	mov	r1, r3
 80007f8:	f002 f8ef 	bl	80029da <HAL_GPIO_WritePin>
    check = Check_Keypad_Column(ROW_KEY_PAD_main, 4);
 80007fc:	2104      	movs	r1, #4
 80007fe:	6838      	ldr	r0, [r7, #0]
 8000800:	f7ff ff00 	bl	8000604 <Check_Keypad_Column>
 8000804:	4603      	mov	r3, r0
 8000806:	73fb      	strb	r3, [r7, #15]
    if(check)
 8000808:	7bfb      	ldrb	r3, [r7, #15]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <KEYPAD_Read+0x166>
    {
    	return check;
 800080e:	7bfb      	ldrb	r3, [r7, #15]
 8000810:	e000      	b.n	8000814 <KEYPAD_Read+0x168>
    }
    /*Key not pressed */
    return KEYPAD_NOT_PRESSED;
 8000812:	2300      	movs	r3, #0
}
 8000814:	4618      	mov	r0, r3
 8000816:	3710      	adds	r7, #16
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}

0800081c <KeyPad_Init>:
void KeyPad_Init(	GPIO_COLUMN_TYPEDEF* COL_KEY_PAD, GPIO_ROW_TYPEDEF* ROW_KEY_PAD,
					GPIO_TypeDef* C_port0, GPIO_TypeDef* C_port1, GPIO_TypeDef* C_port2, GPIO_TypeDef* C_port3,\
					uint16_t C_pin0, uint16_t C_pin1, uint16_t C_pin2, uint16_t C_pin3,\
					GPIO_TypeDef* R_port0, GPIO_TypeDef* R_port1, GPIO_TypeDef* R_port2, GPIO_TypeDef* R_port3,\
					uint16_t R_pin0, uint16_t R_pin1, uint16_t R_pin2, uint16_t R_pin3)
{
 800081c:	b480      	push	{r7}
 800081e:	b085      	sub	sp, #20
 8000820:	af00      	add	r7, sp, #0
 8000822:	60f8      	str	r0, [r7, #12]
 8000824:	60b9      	str	r1, [r7, #8]
 8000826:	607a      	str	r2, [r7, #4]
 8000828:	603b      	str	r3, [r7, #0]
	//OUTPUT
  COL_KEY_PAD->PORT.GPIO0 = C_port0;
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	687a      	ldr	r2, [r7, #4]
 800082e:	601a      	str	r2, [r3, #0]
  COL_KEY_PAD->PORT.GPIO1 = C_port1;
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	683a      	ldr	r2, [r7, #0]
 8000834:	605a      	str	r2, [r3, #4]
  COL_KEY_PAD->PORT.GPIO2 = C_port2;
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	69ba      	ldr	r2, [r7, #24]
 800083a:	609a      	str	r2, [r3, #8]
  COL_KEY_PAD->PORT.GPIO3 = C_port3;
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	69fa      	ldr	r2, [r7, #28]
 8000840:	60da      	str	r2, [r3, #12]

  COL_KEY_PAD->PIN.GPIO_PIN_A = C_pin0;
 8000842:	68fb      	ldr	r3, [r7, #12]
 8000844:	8c3a      	ldrh	r2, [r7, #32]
 8000846:	821a      	strh	r2, [r3, #16]
  COL_KEY_PAD->PIN.GPIO_PIN_B = C_pin1;
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800084c:	825a      	strh	r2, [r3, #18]
  COL_KEY_PAD->PIN.GPIO_PIN_C = C_pin2;
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8000852:	829a      	strh	r2, [r3, #20]
  COL_KEY_PAD->PIN.GPIO_PIN_D = C_pin3;
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8000858:	82da      	strh	r2, [r3, #22]
  //INPUT
  ROW_KEY_PAD->PORT.GPIO0 = R_port0;
 800085a:	68bb      	ldr	r3, [r7, #8]
 800085c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800085e:	601a      	str	r2, [r3, #0]
  ROW_KEY_PAD->PORT.GPIO1 = R_port1;
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000864:	605a      	str	r2, [r3, #4]
  ROW_KEY_PAD->PORT.GPIO2 = R_port2;
 8000866:	68bb      	ldr	r3, [r7, #8]
 8000868:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800086a:	609a      	str	r2, [r3, #8]
  ROW_KEY_PAD->PORT.GPIO3 = R_port3;
 800086c:	68bb      	ldr	r3, [r7, #8]
 800086e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000870:	60da      	str	r2, [r3, #12]

  ROW_KEY_PAD->PIN.GPIO_PIN_A = R_pin0;
 8000872:	68bb      	ldr	r3, [r7, #8]
 8000874:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8000878:	821a      	strh	r2, [r3, #16]
  ROW_KEY_PAD->PIN.GPIO_PIN_B = R_pin1;
 800087a:	68bb      	ldr	r3, [r7, #8]
 800087c:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8000880:	825a      	strh	r2, [r3, #18]
  ROW_KEY_PAD->PIN.GPIO_PIN_C = R_pin2;
 8000882:	68bb      	ldr	r3, [r7, #8]
 8000884:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8000888:	829a      	strh	r2, [r3, #20]
  ROW_KEY_PAD->PIN.GPIO_PIN_D = R_pin3;
 800088a:	68bb      	ldr	r3, [r7, #8]
 800088c:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8000890:	82da      	strh	r2, [r3, #22]
}
 8000892:	bf00      	nop
 8000894:	3714      	adds	r7, #20
 8000896:	46bd      	mov	sp, r7
 8000898:	bc80      	pop	{r7}
 800089a:	4770      	bx	lr

0800089c <KEYPAD_Handler>:



char KEYPAD_Handler(GPIO_COLUMN_TYPEDEF* COL_KEY_PAD, GPIO_ROW_TYPEDEF* ROW_KEY_PAD_main)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
 80008a4:	6039      	str	r1, [r7, #0]
	char key = KEYPAD_Read(COL_KEY_PAD, ROW_KEY_PAD_main);;
 80008a6:	6839      	ldr	r1, [r7, #0]
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f7ff feff 	bl	80006ac <KEYPAD_Read>
 80008ae:	4603      	mov	r3, r0
 80008b0:	73fb      	strb	r3, [r7, #15]

    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO0, COL_KEY_PAD->PIN.GPIO_PIN_A, GPIO_PIN_RESET);
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	6818      	ldr	r0, [r3, #0]
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	8a1b      	ldrh	r3, [r3, #16]
 80008ba:	2200      	movs	r2, #0
 80008bc:	4619      	mov	r1, r3
 80008be:	f002 f88c 	bl	80029da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO1, COL_KEY_PAD->PIN.GPIO_PIN_B, GPIO_PIN_RESET);
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	6858      	ldr	r0, [r3, #4]
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	8a5b      	ldrh	r3, [r3, #18]
 80008ca:	2200      	movs	r2, #0
 80008cc:	4619      	mov	r1, r3
 80008ce:	f002 f884 	bl	80029da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO2, COL_KEY_PAD->PIN.GPIO_PIN_C, GPIO_PIN_RESET);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	6898      	ldr	r0, [r3, #8]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	8a9b      	ldrh	r3, [r3, #20]
 80008da:	2200      	movs	r2, #0
 80008dc:	4619      	mov	r1, r3
 80008de:	f002 f87c 	bl	80029da <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO3, COL_KEY_PAD->PIN.GPIO_PIN_D, GPIO_PIN_RESET);
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	68d8      	ldr	r0, [r3, #12]
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	8adb      	ldrh	r3, [r3, #22]
 80008ea:	2200      	movs	r2, #0
 80008ec:	4619      	mov	r1, r3
 80008ee:	f002 f874 	bl	80029da <HAL_GPIO_WritePin>
    return key;
 80008f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	3710      	adds	r7, #16
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}

080008fc <FET_74HC595_Init>:



void FET_74HC595_Init(	GPIO_TypeDef * DS_Port, GPIO_TypeDef * Shift_Port, GPIO_TypeDef * ST_Port, 			\
						uint16_t DS_Pin, uint16_t SH_Pin, uint16_t ST_Pin)									\
{
 80008fc:	b480      	push	{r7}
 80008fe:	b085      	sub	sp, #20
 8000900:	af00      	add	r7, sp, #0
 8000902:	60f8      	str	r0, [r7, #12]
 8000904:	60b9      	str	r1, [r7, #8]
 8000906:	607a      	str	r2, [r7, #4]
 8000908:	807b      	strh	r3, [r7, #2]
	IC74HC595_ST_Port		=	ST_Port;
 800090a:	4a0b      	ldr	r2, [pc, #44]	; (8000938 <FET_74HC595_Init+0x3c>)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	6013      	str	r3, [r2, #0]
	IC74hc595_DS_Port		= 	DS_Port;
 8000910:	4a0a      	ldr	r2, [pc, #40]	; (800093c <FET_74HC595_Init+0x40>)
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	6013      	str	r3, [r2, #0]
	IC74HC595_Shift_Port	=	Shift_Port;
 8000916:	4a0a      	ldr	r2, [pc, #40]	; (8000940 <FET_74HC595_Init+0x44>)
 8000918:	68bb      	ldr	r3, [r7, #8]
 800091a:	6013      	str	r3, [r2, #0]
	IC74HC595_ST_Pin		=	ST_Pin;
 800091c:	4a09      	ldr	r2, [pc, #36]	; (8000944 <FET_74HC595_Init+0x48>)
 800091e:	8bbb      	ldrh	r3, [r7, #28]
 8000920:	8013      	strh	r3, [r2, #0]
	IC74hc595_Shift_Pin		=	SH_Pin;
 8000922:	4a09      	ldr	r2, [pc, #36]	; (8000948 <FET_74HC595_Init+0x4c>)
 8000924:	8b3b      	ldrh	r3, [r7, #24]
 8000926:	8013      	strh	r3, [r2, #0]
	IC74hc595_DS_Pin		=	DS_Pin;
 8000928:	4a08      	ldr	r2, [pc, #32]	; (800094c <FET_74HC595_Init+0x50>)
 800092a:	887b      	ldrh	r3, [r7, #2]
 800092c:	8013      	strh	r3, [r2, #0]
}
 800092e:	bf00      	nop
 8000930:	3714      	adds	r7, #20
 8000932:	46bd      	mov	sp, r7
 8000934:	bc80      	pop	{r7}
 8000936:	4770      	bx	lr
 8000938:	200001b8 	.word	0x200001b8
 800093c:	200001bc 	.word	0x200001bc
 8000940:	200001c0 	.word	0x200001c0
 8000944:	200001c8 	.word	0x200001c8
 8000948:	200001c4 	.word	0x200001c4
 800094c:	200001c6 	.word	0x200001c6

08000950 <FET_74HC595_Set_Reset>:



void FET_74HC595_Set_Reset(uint16_t  tt)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af00      	add	r7, sp, #0
 8000956:	4603      	mov	r3, r0
 8000958:	80fb      	strh	r3, [r7, #6]
	uint16_t	tam 	= 	tt;
 800095a:	88fb      	ldrh	r3, [r7, #6]
 800095c:	81bb      	strh	r3, [r7, #12]
	uint8_t		i 		= 	0;
 800095e:	2300      	movs	r3, #0
 8000960:	73fb      	strb	r3, [r7, #15]
	for(i = 0; i < 8; i++)
 8000962:	2300      	movs	r3, #0
 8000964:	73fb      	strb	r3, [r7, #15]
 8000966:	e031      	b.n	80009cc <FET_74HC595_Set_Reset+0x7c>
	{
		if(tam & (0x80 >> i))
 8000968:	89ba      	ldrh	r2, [r7, #12]
 800096a:	7bfb      	ldrb	r3, [r7, #15]
 800096c:	2180      	movs	r1, #128	; 0x80
 800096e:	fa41 f303 	asr.w	r3, r1, r3
 8000972:	4013      	ands	r3, r2
 8000974:	2b00      	cmp	r3, #0
 8000976:	d008      	beq.n	800098a <FET_74HC595_Set_Reset+0x3a>
		{
			HAL_GPIO_WritePin(IC74hc595_DS_Port, IC74hc595_DS_Pin, GPIO_PIN_SET);
 8000978:	4b23      	ldr	r3, [pc, #140]	; (8000a08 <FET_74HC595_Set_Reset+0xb8>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	4a23      	ldr	r2, [pc, #140]	; (8000a0c <FET_74HC595_Set_Reset+0xbc>)
 800097e:	8811      	ldrh	r1, [r2, #0]
 8000980:	2201      	movs	r2, #1
 8000982:	4618      	mov	r0, r3
 8000984:	f002 f829 	bl	80029da <HAL_GPIO_WritePin>
 8000988:	e007      	b.n	800099a <FET_74HC595_Set_Reset+0x4a>
		}
		else
		{
			HAL_GPIO_WritePin(IC74hc595_DS_Port, IC74hc595_DS_Pin, GPIO_PIN_RESET);
 800098a:	4b1f      	ldr	r3, [pc, #124]	; (8000a08 <FET_74HC595_Set_Reset+0xb8>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4a1f      	ldr	r2, [pc, #124]	; (8000a0c <FET_74HC595_Set_Reset+0xbc>)
 8000990:	8811      	ldrh	r1, [r2, #0]
 8000992:	2200      	movs	r2, #0
 8000994:	4618      	mov	r0, r3
 8000996:	f002 f820 	bl	80029da <HAL_GPIO_WritePin>
		}
		HAL_GPIO_WritePin(IC74HC595_Shift_Port, IC74hc595_Shift_Pin ,GPIO_PIN_SET);
 800099a:	4b1d      	ldr	r3, [pc, #116]	; (8000a10 <FET_74HC595_Set_Reset+0xc0>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	4a1d      	ldr	r2, [pc, #116]	; (8000a14 <FET_74HC595_Set_Reset+0xc4>)
 80009a0:	8811      	ldrh	r1, [r2, #0]
 80009a2:	2201      	movs	r2, #1
 80009a4:	4618      	mov	r0, r3
 80009a6:	f002 f818 	bl	80029da <HAL_GPIO_WritePin>
		HAL_Delay(1);
 80009aa:	2001      	movs	r0, #1
 80009ac:	f001 fc96 	bl	80022dc <HAL_Delay>
		HAL_GPIO_WritePin(IC74HC595_Shift_Port, IC74hc595_Shift_Pin, GPIO_PIN_RESET);
 80009b0:	4b17      	ldr	r3, [pc, #92]	; (8000a10 <FET_74HC595_Set_Reset+0xc0>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a17      	ldr	r2, [pc, #92]	; (8000a14 <FET_74HC595_Set_Reset+0xc4>)
 80009b6:	8811      	ldrh	r1, [r2, #0]
 80009b8:	2200      	movs	r2, #0
 80009ba:	4618      	mov	r0, r3
 80009bc:	f002 f80d 	bl	80029da <HAL_GPIO_WritePin>
		HAL_Delay(1);
 80009c0:	2001      	movs	r0, #1
 80009c2:	f001 fc8b 	bl	80022dc <HAL_Delay>
	for(i = 0; i < 8; i++)
 80009c6:	7bfb      	ldrb	r3, [r7, #15]
 80009c8:	3301      	adds	r3, #1
 80009ca:	73fb      	strb	r3, [r7, #15]
 80009cc:	7bfb      	ldrb	r3, [r7, #15]
 80009ce:	2b07      	cmp	r3, #7
 80009d0:	d9ca      	bls.n	8000968 <FET_74HC595_Set_Reset+0x18>
	}
	HAL_GPIO_WritePin(IC74HC595_ST_Port, IC74HC595_ST_Pin, GPIO_PIN_SET);
 80009d2:	4b11      	ldr	r3, [pc, #68]	; (8000a18 <FET_74HC595_Set_Reset+0xc8>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	4a11      	ldr	r2, [pc, #68]	; (8000a1c <FET_74HC595_Set_Reset+0xcc>)
 80009d8:	8811      	ldrh	r1, [r2, #0]
 80009da:	2201      	movs	r2, #1
 80009dc:	4618      	mov	r0, r3
 80009de:	f001 fffc 	bl	80029da <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80009e2:	2001      	movs	r0, #1
 80009e4:	f001 fc7a 	bl	80022dc <HAL_Delay>
	HAL_GPIO_WritePin(IC74HC595_ST_Port, IC74HC595_ST_Pin, GPIO_PIN_RESET);
 80009e8:	4b0b      	ldr	r3, [pc, #44]	; (8000a18 <FET_74HC595_Set_Reset+0xc8>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a0b      	ldr	r2, [pc, #44]	; (8000a1c <FET_74HC595_Set_Reset+0xcc>)
 80009ee:	8811      	ldrh	r1, [r2, #0]
 80009f0:	2200      	movs	r2, #0
 80009f2:	4618      	mov	r0, r3
 80009f4:	f001 fff1 	bl	80029da <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80009f8:	2001      	movs	r0, #1
 80009fa:	f001 fc6f 	bl	80022dc <HAL_Delay>
}
 80009fe:	bf00      	nop
 8000a00:	3710      	adds	r7, #16
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	200001bc 	.word	0x200001bc
 8000a0c:	200001c6 	.word	0x200001c6
 8000a10:	200001c0 	.word	0x200001c0
 8000a14:	200001c4 	.word	0x200001c4
 8000a18:	200001b8 	.word	0x200001b8
 8000a1c:	200001c8 	.word	0x200001c8

08000a20 <handler_keyIN_enterKey_DisplayLCD>:




STATE_KEY handler_keyIN_enterKey_DisplayLCD(CLCD_I2C_Name* LCD_user, STATE_SELECT_BUTTON_HANDLER_TYPEDEF state_button, char* key, char* password)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b084      	sub	sp, #16
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	60f8      	str	r0, [r7, #12]
 8000a28:	607a      	str	r2, [r7, #4]
 8000a2a:	603b      	str	r3, [r7, #0]
 8000a2c:	460b      	mov	r3, r1
 8000a2e:	72fb      	strb	r3, [r7, #11]
	  if(*key != KEYPAD_NOT_PRESSED)	//when state_button = KEYPAD
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d06b      	beq.n	8000b10 <handler_keyIN_enterKey_DisplayLCD+0xf0>
	  {
		  if(enter_num_pass.signal_enter_pass == PROCESSING)	// Được thay đổi trong lcd_user.c
 8000a38:	4b38      	ldr	r3, [pc, #224]	; (8000b1c <handler_keyIN_enterKey_DisplayLCD+0xfc>)
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d130      	bne.n	8000aa2 <handler_keyIN_enterKey_DisplayLCD+0x82>
		  {
			  CLCD_I2C_SetCursor(LCD_user, row_key_password, 2);
 8000a40:	4b37      	ldr	r3, [pc, #220]	; (8000b20 <handler_keyIN_enterKey_DisplayLCD+0x100>)
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	2202      	movs	r2, #2
 8000a46:	4619      	mov	r1, r3
 8000a48:	68f8      	ldr	r0, [r7, #12]
 8000a4a:	f7ff fcb9 	bl	80003c0 <CLCD_I2C_SetCursor>
			  CLCD_I2C_WriteChar(LCD_user, *key);
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	4619      	mov	r1, r3
 8000a54:	68f8      	ldr	r0, [r7, #12]
 8000a56:	f7ff fd0d 	bl	8000474 <CLCD_I2C_WriteChar>

			  password[row_key_password - ROW_BEGIN_KEPAD_PASS] = *key;
 8000a5a:	4b31      	ldr	r3, [pc, #196]	; (8000b20 <handler_keyIN_enterKey_DisplayLCD+0x100>)
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	3b09      	subs	r3, #9
 8000a60:	683a      	ldr	r2, [r7, #0]
 8000a62:	4413      	add	r3, r2
 8000a64:	687a      	ldr	r2, [r7, #4]
 8000a66:	7812      	ldrb	r2, [r2, #0]
 8000a68:	701a      	strb	r2, [r3, #0]
			  row_key_password++;
 8000a6a:	4b2d      	ldr	r3, [pc, #180]	; (8000b20 <handler_keyIN_enterKey_DisplayLCD+0x100>)
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	3301      	adds	r3, #1
 8000a70:	b2da      	uxtb	r2, r3
 8000a72:	4b2b      	ldr	r3, [pc, #172]	; (8000b20 <handler_keyIN_enterKey_DisplayLCD+0x100>)
 8000a74:	701a      	strb	r2, [r3, #0]
			  *key = KEYPAD_NOT_PRESSED;
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	2200      	movs	r2, #0
 8000a7a:	701a      	strb	r2, [r3, #0]

			  if(row_key_password > SIZE_ROW_PASS)
 8000a7c:	4b28      	ldr	r3, [pc, #160]	; (8000b20 <handler_keyIN_enterKey_DisplayLCD+0x100>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	2b0d      	cmp	r3, #13
 8000a82:	d90c      	bls.n	8000a9e <handler_keyIN_enterKey_DisplayLCD+0x7e>
			  {
				  state_button = BUTTON;
 8000a84:	2301      	movs	r3, #1
 8000a86:	72fb      	strb	r3, [r7, #11]
				  /*Neu Mang hinh nhap du 5 so*/
				  /*reset mang hinh*/
				  CLCD_I2C_Clear(LCD_user);
 8000a88:	68f8      	ldr	r0, [r7, #12]
 8000a8a:	f7ff fdab 	bl	80005e4 <CLCD_I2C_Clear>

				  state_star_pass = STAR;
 8000a8e:	4b25      	ldr	r3, [pc, #148]	; (8000b24 <handler_keyIN_enterKey_DisplayLCD+0x104>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	701a      	strb	r2, [r3, #0]
				  row_key_password = ROW_BEGIN_KEPAD_PASS;
 8000a94:	4b22      	ldr	r3, [pc, #136]	; (8000b20 <handler_keyIN_enterKey_DisplayLCD+0x100>)
 8000a96:	2209      	movs	r2, #9
 8000a98:	701a      	strb	r2, [r3, #0]
				  return KEY_OK;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	e039      	b.n	8000b12 <handler_keyIN_enterKey_DisplayLCD+0xf2>
			  }
			  else
			  {
				  return KEY_NOT;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	e037      	b.n	8000b12 <handler_keyIN_enterKey_DisplayLCD+0xf2>
			  }
		  }/*END if(enter_num_pass.signal_enter_pass == PROCESSING)*/
		  else if(enter_num_pass.signal_enter_num == PROCESSING)
 8000aa2:	4b1e      	ldr	r3, [pc, #120]	; (8000b1c <handler_keyIN_enterKey_DisplayLCD+0xfc>)
 8000aa4:	785b      	ldrb	r3, [r3, #1]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d130      	bne.n	8000b0c <handler_keyIN_enterKey_DisplayLCD+0xec>
		  {
			  CLCD_I2C_SetCursor(LCD_user, row_key_num, 1);
 8000aaa:	4b1f      	ldr	r3, [pc, #124]	; (8000b28 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	2201      	movs	r2, #1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	68f8      	ldr	r0, [r7, #12]
 8000ab4:	f7ff fc84 	bl	80003c0 <CLCD_I2C_SetCursor>
			  CLCD_I2C_WriteChar(LCD_user, *key);
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	4619      	mov	r1, r3
 8000abe:	68f8      	ldr	r0, [r7, #12]
 8000ac0:	f7ff fcd8 	bl	8000474 <CLCD_I2C_WriteChar>

			  password[row_key_num - ROW_BEGIN_KEPAD_NUM] = *key;
 8000ac4:	4b18      	ldr	r3, [pc, #96]	; (8000b28 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	3b09      	subs	r3, #9
 8000aca:	683a      	ldr	r2, [r7, #0]
 8000acc:	4413      	add	r3, r2
 8000ace:	687a      	ldr	r2, [r7, #4]
 8000ad0:	7812      	ldrb	r2, [r2, #0]
 8000ad2:	701a      	strb	r2, [r3, #0]
			  row_key_num++;
 8000ad4:	4b14      	ldr	r3, [pc, #80]	; (8000b28 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	3301      	adds	r3, #1
 8000ada:	b2da      	uxtb	r2, r3
 8000adc:	4b12      	ldr	r3, [pc, #72]	; (8000b28 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 8000ade:	701a      	strb	r2, [r3, #0]
			  *key = KEYPAD_NOT_PRESSED;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	701a      	strb	r2, [r3, #0]

			  if(row_key_num > SIZE_ROW_NUM)
 8000ae6:	4b10      	ldr	r3, [pc, #64]	; (8000b28 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	2b09      	cmp	r3, #9
 8000aec:	d90c      	bls.n	8000b08 <handler_keyIN_enterKey_DisplayLCD+0xe8>
			  {
				  state_button = BUTTON;
 8000aee:	2301      	movs	r3, #1
 8000af0:	72fb      	strb	r3, [r7, #11]
				  /*Neu Mang hinh nhap du 5 so*/
				  /*reset mang hinh*/
				  CLCD_I2C_Clear(LCD_user);
 8000af2:	68f8      	ldr	r0, [r7, #12]
 8000af4:	f7ff fd76 	bl	80005e4 <CLCD_I2C_Clear>

				  state_star_pass = STAR;
 8000af8:	4b0a      	ldr	r3, [pc, #40]	; (8000b24 <handler_keyIN_enterKey_DisplayLCD+0x104>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	701a      	strb	r2, [r3, #0]
				  row_key_num = ROW_BEGIN_KEPAD_NUM;
 8000afe:	4b0a      	ldr	r3, [pc, #40]	; (8000b28 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 8000b00:	2209      	movs	r2, #9
 8000b02:	701a      	strb	r2, [r3, #0]
				  return KEY_OK;
 8000b04:	2301      	movs	r3, #1
 8000b06:	e004      	b.n	8000b12 <handler_keyIN_enterKey_DisplayLCD+0xf2>
			  }
			  else
			  {
				  return KEY_NOT;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	e002      	b.n	8000b12 <handler_keyIN_enterKey_DisplayLCD+0xf2>
			  }
		  }/*END if(enter_num_pass.signal_enter_num == PROCESSING)*/
		  else
		  {
			  return KEY_NOT;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	e000      	b.n	8000b12 <handler_keyIN_enterKey_DisplayLCD+0xf2>
		  }
	  }/*END if(*key != KEYPAD_NOT_PRESSED)*/
	  else
	  {
		  return KEY_NOT;
 8000b10:	2300      	movs	r3, #0
	  }
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	3710      	adds	r7, #16
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	200000b0 	.word	0x200000b0
 8000b20:	20000002 	.word	0x20000002
 8000b24:	200001d0 	.word	0x200001d0
 8000b28:	20000001 	.word	0x20000001

08000b2c <handler_keyIN_CheckPIN_NUM>:



STATE_HANDLER handler_keyIN_CheckPIN_NUM(char * num_pin_buffer, uint8_t* num)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
 8000b34:	6039      	str	r1, [r7, #0]
	static uint8_t counter = 0;
	if(enter_num_pass.signal_enter_num == PROCESSING)	// Nếu nhấn nút nhập num
 8000b36:	4b47      	ldr	r3, [pc, #284]	; (8000c54 <handler_keyIN_CheckPIN_NUM+0x128>)
 8000b38:	785b      	ldrb	r3, [r3, #1]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d137      	bne.n	8000bae <handler_keyIN_CheckPIN_NUM+0x82>
	{
		counter = 0;
 8000b3e:	4b46      	ldr	r3, [pc, #280]	; (8000c58 <handler_keyIN_CheckPIN_NUM+0x12c>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	701a      	strb	r2, [r3, #0]
		num_ok = 0;
 8000b44:	4b45      	ldr	r3, [pc, #276]	; (8000c5c <handler_keyIN_CheckPIN_NUM+0x130>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	701a      	strb	r2, [r3, #0]
		enter_num_pass.signal_enter_num = NOT_DONE;
 8000b4a:	4b42      	ldr	r3, [pc, #264]	; (8000c54 <handler_keyIN_CheckPIN_NUM+0x128>)
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	705a      	strb	r2, [r3, #1]
		for(uint8_t j = 0; j < 7; j++)
 8000b50:	2300      	movs	r3, #0
 8000b52:	73fb      	strb	r3, [r7, #15]
 8000b54:	e016      	b.n	8000b84 <handler_keyIN_CheckPIN_NUM+0x58>
		{
			if(strstr(num_pin_buffer, jagged_num[j]) != NULL)		// Check num
 8000b56:	7bfb      	ldrb	r3, [r7, #15]
 8000b58:	4a41      	ldr	r2, [pc, #260]	; (8000c60 <handler_keyIN_CheckPIN_NUM+0x134>)
 8000b5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b5e:	4619      	mov	r1, r3
 8000b60:	6878      	ldr	r0, [r7, #4]
 8000b62:	f004 fbe3 	bl	800532c <strstr>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d008      	beq.n	8000b7e <handler_keyIN_CheckPIN_NUM+0x52>
			{
				num_ok = j;
 8000b6c:	4a3b      	ldr	r2, [pc, #236]	; (8000c5c <handler_keyIN_CheckPIN_NUM+0x130>)
 8000b6e:	7bfb      	ldrb	r3, [r7, #15]
 8000b70:	7013      	strb	r3, [r2, #0]
				counter++;	// VD: Nhập đúng pass nằm ở stt1, thì counter = 1
 8000b72:	4b39      	ldr	r3, [pc, #228]	; (8000c58 <handler_keyIN_CheckPIN_NUM+0x12c>)
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	3301      	adds	r3, #1
 8000b78:	b2da      	uxtb	r2, r3
 8000b7a:	4b37      	ldr	r3, [pc, #220]	; (8000c58 <handler_keyIN_CheckPIN_NUM+0x12c>)
 8000b7c:	701a      	strb	r2, [r3, #0]
		for(uint8_t j = 0; j < 7; j++)
 8000b7e:	7bfb      	ldrb	r3, [r7, #15]
 8000b80:	3301      	adds	r3, #1
 8000b82:	73fb      	strb	r3, [r7, #15]
 8000b84:	7bfb      	ldrb	r3, [r7, #15]
 8000b86:	2b06      	cmp	r3, #6
 8000b88:	d9e5      	bls.n	8000b56 <handler_keyIN_CheckPIN_NUM+0x2a>
			}
		}
		if(counter == 0)
 8000b8a:	4b33      	ldr	r3, [pc, #204]	; (8000c58 <handler_keyIN_CheckPIN_NUM+0x12c>)
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d107      	bne.n	8000ba2 <handler_keyIN_CheckPIN_NUM+0x76>
		{
			*num = 0;
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	2200      	movs	r2, #0
 8000b96:	701a      	strb	r2, [r3, #0]
			num_ok = 0;
 8000b98:	4b30      	ldr	r3, [pc, #192]	; (8000c5c <handler_keyIN_CheckPIN_NUM+0x130>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	701a      	strb	r2, [r3, #0]
			return NUM_NONE;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	e053      	b.n	8000c4a <handler_keyIN_CheckPIN_NUM+0x11e>
		}
		else
		{
			*num = counter;
 8000ba2:	4b2d      	ldr	r3, [pc, #180]	; (8000c58 <handler_keyIN_CheckPIN_NUM+0x12c>)
 8000ba4:	781a      	ldrb	r2, [r3, #0]
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	701a      	strb	r2, [r3, #0]
			return NUM_OKE;
 8000baa:	2300      	movs	r3, #0
 8000bac:	e04d      	b.n	8000c4a <handler_keyIN_CheckPIN_NUM+0x11e>
		}
	}
	else if(enter_num_pass.signal_enter_pass == PROCESSING && counter != 0)	// Nếu nhấn nút nhập pass, nhập đúng num
 8000bae:	4b29      	ldr	r3, [pc, #164]	; (8000c54 <handler_keyIN_CheckPIN_NUM+0x128>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d13c      	bne.n	8000c30 <handler_keyIN_CheckPIN_NUM+0x104>
 8000bb6:	4b28      	ldr	r3, [pc, #160]	; (8000c58 <handler_keyIN_CheckPIN_NUM+0x12c>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d038      	beq.n	8000c30 <handler_keyIN_CheckPIN_NUM+0x104>
	{
		enter_num_pass.signal_enter_pass = NOT_DONE;
 8000bbe:	4b25      	ldr	r3, [pc, #148]	; (8000c54 <handler_keyIN_CheckPIN_NUM+0x128>)
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	701a      	strb	r2, [r3, #0]
		if(strstr(num_pin_buffer, jagged_pass[num_ok]) != NULL) 	// Check pass
 8000bc4:	4b25      	ldr	r3, [pc, #148]	; (8000c5c <handler_keyIN_CheckPIN_NUM+0x130>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	461a      	mov	r2, r3
 8000bca:	4b26      	ldr	r3, [pc, #152]	; (8000c64 <handler_keyIN_CheckPIN_NUM+0x138>)
 8000bcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	6878      	ldr	r0, [r7, #4]
 8000bd4:	f004 fbaa 	bl	800532c <strstr>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d012      	beq.n	8000c04 <handler_keyIN_CheckPIN_NUM+0xd8>
		{
			/*Reset*/
			for(uint8_t i = 0; i < sizeof(num_pin_buffer); i++)
 8000bde:	2300      	movs	r3, #0
 8000be0:	73bb      	strb	r3, [r7, #14]
 8000be2:	e007      	b.n	8000bf4 <handler_keyIN_CheckPIN_NUM+0xc8>
			{
				num_pin_buffer[i] = 0;
 8000be4:	7bbb      	ldrb	r3, [r7, #14]
 8000be6:	687a      	ldr	r2, [r7, #4]
 8000be8:	4413      	add	r3, r2
 8000bea:	2200      	movs	r2, #0
 8000bec:	701a      	strb	r2, [r3, #0]
			for(uint8_t i = 0; i < sizeof(num_pin_buffer); i++)
 8000bee:	7bbb      	ldrb	r3, [r7, #14]
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	73bb      	strb	r3, [r7, #14]
 8000bf4:	7bbb      	ldrb	r3, [r7, #14]
 8000bf6:	2b03      	cmp	r3, #3
 8000bf8:	d9f4      	bls.n	8000be4 <handler_keyIN_CheckPIN_NUM+0xb8>
			}
			/*Nhập ""ĐÚNG"" NUM-PIN: Thực hiện lệnh dưới*/
			Index_mode = INDEX_MODE_OKE_PASS;
 8000bfa:	4b1b      	ldr	r3, [pc, #108]	; (8000c68 <handler_keyIN_CheckPIN_NUM+0x13c>)
 8000bfc:	2203      	movs	r2, #3
 8000bfe:	701a      	strb	r2, [r3, #0]
			return PASS_OKE;
 8000c00:	2302      	movs	r3, #2
 8000c02:	e022      	b.n	8000c4a <handler_keyIN_CheckPIN_NUM+0x11e>
		}
		else
		{
			/*Reset*/
			*num = 0;
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	2200      	movs	r2, #0
 8000c08:	701a      	strb	r2, [r3, #0]
			for(uint8_t i = 0; i < sizeof(num_pin_buffer); i++)
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	737b      	strb	r3, [r7, #13]
 8000c0e:	e007      	b.n	8000c20 <handler_keyIN_CheckPIN_NUM+0xf4>
			{
				num_pin_buffer[i] = 0;
 8000c10:	7b7b      	ldrb	r3, [r7, #13]
 8000c12:	687a      	ldr	r2, [r7, #4]
 8000c14:	4413      	add	r3, r2
 8000c16:	2200      	movs	r2, #0
 8000c18:	701a      	strb	r2, [r3, #0]
			for(uint8_t i = 0; i < sizeof(num_pin_buffer); i++)
 8000c1a:	7b7b      	ldrb	r3, [r7, #13]
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	737b      	strb	r3, [r7, #13]
 8000c20:	7b7b      	ldrb	r3, [r7, #13]
 8000c22:	2b03      	cmp	r3, #3
 8000c24:	d9f4      	bls.n	8000c10 <handler_keyIN_CheckPIN_NUM+0xe4>
			}
			/*Nhập ""SAI"" NUM-PIN: Thực hiện lệnh dưới*/
			Index_mode = INDEX_MODE_NO_OKE_PASS;
 8000c26:	4b10      	ldr	r3, [pc, #64]	; (8000c68 <handler_keyIN_CheckPIN_NUM+0x13c>)
 8000c28:	2204      	movs	r2, #4
 8000c2a:	701a      	strb	r2, [r3, #0]
			return PASS_NONE;
 8000c2c:	2303      	movs	r3, #3
 8000c2e:	e00c      	b.n	8000c4a <handler_keyIN_CheckPIN_NUM+0x11e>
		}
	}
	else
	{
		*num = 0;
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	2200      	movs	r2, #0
 8000c34:	701a      	strb	r2, [r3, #0]
		enter_num_pass.signal_enter_num = NOT_DONE;
 8000c36:	4b07      	ldr	r3, [pc, #28]	; (8000c54 <handler_keyIN_CheckPIN_NUM+0x128>)
 8000c38:	2201      	movs	r2, #1
 8000c3a:	705a      	strb	r2, [r3, #1]
		enter_num_pass.signal_enter_pass = NOT_DONE;
 8000c3c:	4b05      	ldr	r3, [pc, #20]	; (8000c54 <handler_keyIN_CheckPIN_NUM+0x128>)
 8000c3e:	2201      	movs	r2, #1
 8000c40:	701a      	strb	r2, [r3, #0]
		Index_mode = INDEX_MODE_NO_OKE_PASS;
 8000c42:	4b09      	ldr	r3, [pc, #36]	; (8000c68 <handler_keyIN_CheckPIN_NUM+0x13c>)
 8000c44:	2204      	movs	r2, #4
 8000c46:	701a      	strb	r2, [r3, #0]
		return NUM_PASS_NONE;
 8000c48:	2304      	movs	r3, #4
	}
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3710      	adds	r7, #16
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	200000b0 	.word	0x200000b0
 8000c58:	200001cc 	.word	0x200001cc
 8000c5c:	200001cb 	.word	0x200001cb
 8000c60:	2000003c 	.word	0x2000003c
 8000c64:	20000090 	.word	0x20000090
 8000c68:	200001d1 	.word	0x200001d1

08000c6c <lcd_user_display>:
    -STATUS_DISPLAY_TYPEDEF status_display         : STATUS_1 -> STATUS_7
  +) RETURN:
    -void
*/
static void lcd_user_display(CLCD_I2C_Name* LCD_user, STATUS_DISPLAY_TYPEDEF status_display)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
 8000c74:	460b      	mov	r3, r1
 8000c76:	70fb      	strb	r3, [r7, #3]
	if(language == ENGLISH)
 8000c78:	4bb3      	ldr	r3, [pc, #716]	; (8000f48 <lcd_user_display+0x2dc>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	2b01      	cmp	r3, #1
 8000c7e:	f040 810d 	bne.w	8000e9c <lcd_user_display+0x230>
	{
		if(status_display == STATUS_BEGIN)
 8000c82:	78fb      	ldrb	r3, [r7, #3]
 8000c84:	2b01      	cmp	r3, #1
 8000c86:	d124      	bne.n	8000cd2 <lcd_user_display+0x66>
		{
			// dislay hello ! Status_Display=0
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000c88:	2200      	movs	r2, #0
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	6878      	ldr	r0, [r7, #4]
 8000c8e:	f7ff fb97 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"TRUONG DHBK-DHDN");
 8000c92:	49ae      	ldr	r1, [pc, #696]	; (8000f4c <lcd_user_display+0x2e0>)
 8000c94:	6878      	ldr	r0, [r7, #4]
 8000c96:	f7ff fc3f 	bl	8000518 <CLCD_I2C_WriteString>

			CLCD_I2C_SetCursor(LCD_user, 4, 1);
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	2104      	movs	r1, #4
 8000c9e:	6878      	ldr	r0, [r7, #4]
 8000ca0:	f7ff fb8e 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"SV-NV-KH");
 8000ca4:	49aa      	ldr	r1, [pc, #680]	; (8000f50 <lcd_user_display+0x2e4>)
 8000ca6:	6878      	ldr	r0, [r7, #4]
 8000ca8:	f7ff fc36 	bl	8000518 <CLCD_I2C_WriteString>

			CLCD_I2C_SetCursor(LCD_user, 4, 2);
 8000cac:	2202      	movs	r2, #2
 8000cae:	2104      	movs	r1, #4
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f7ff fb85 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"TU THUOC");
 8000cb6:	49a7      	ldr	r1, [pc, #668]	; (8000f54 <lcd_user_display+0x2e8>)
 8000cb8:	6878      	ldr	r0, [r7, #4]
 8000cba:	f7ff fc2d 	bl	8000518 <CLCD_I2C_WriteString>

			CLCD_I2C_SetCursor(LCD_user, 2, 3);
 8000cbe:	2203      	movs	r2, #3
 8000cc0:	2102      	movs	r1, #2
 8000cc2:	6878      	ldr	r0, [r7, #4]
 8000cc4:	f7ff fb7c 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Press \"Enter\"!");
 8000cc8:	49a3      	ldr	r1, [pc, #652]	; (8000f58 <lcd_user_display+0x2ec>)
 8000cca:	6878      	ldr	r0, [r7, #4]
 8000ccc:	f7ff fc24 	bl	8000518 <CLCD_I2C_WriteString>

			CLCD_I2C_SetCursor(LCD_user, 0, 3);
			CLCD_I2C_WriteString(LCD_user,"-EXIT");
		}
	}/*END if(language == ENGLISH)*/
}
 8000cd0:	e233      	b.n	800113a <lcd_user_display+0x4ce>
		else if(status_display == STATUS_MENU)
 8000cd2:	78fb      	ldrb	r3, [r7, #3]
 8000cd4:	2b02      	cmp	r3, #2
 8000cd6:	d124      	bne.n	8000d22 <lcd_user_display+0xb6>
			CLCD_I2C_SetCursor(LCD_user, 3, 0);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	2103      	movs	r1, #3
 8000cdc:	6878      	ldr	r0, [r7, #4]
 8000cde:	f7ff fb6f 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"SELECT MODE");
 8000ce2:	499e      	ldr	r1, [pc, #632]	; (8000f5c <lcd_user_display+0x2f0>)
 8000ce4:	6878      	ldr	r0, [r7, #4]
 8000ce6:	f7ff fc17 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000cea:	2201      	movs	r2, #1
 8000cec:	2100      	movs	r1, #0
 8000cee:	6878      	ldr	r0, [r7, #4]
 8000cf0:	f7ff fb66 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Language");
 8000cf4:	499a      	ldr	r1, [pc, #616]	; (8000f60 <lcd_user_display+0x2f4>)
 8000cf6:	6878      	ldr	r0, [r7, #4]
 8000cf8:	f7ff fc0e 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 2);
 8000cfc:	2202      	movs	r2, #2
 8000cfe:	2100      	movs	r1, #0
 8000d00:	6878      	ldr	r0, [r7, #4]
 8000d02:	f7ff fb5d 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Enter password");
 8000d06:	4997      	ldr	r1, [pc, #604]	; (8000f64 <lcd_user_display+0x2f8>)
 8000d08:	6878      	ldr	r0, [r7, #4]
 8000d0a:	f7ff fc05 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 3);
 8000d0e:	2203      	movs	r2, #3
 8000d10:	2100      	movs	r1, #0
 8000d12:	6878      	ldr	r0, [r7, #4]
 8000d14:	f7ff fb54 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Exit");
 8000d18:	4993      	ldr	r1, [pc, #588]	; (8000f68 <lcd_user_display+0x2fc>)
 8000d1a:	6878      	ldr	r0, [r7, #4]
 8000d1c:	f7ff fbfc 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000d20:	e20b      	b.n	800113a <lcd_user_display+0x4ce>
		else if(status_display == STATUS_PIN)							// PASSWORD
 8000d22:	78fb      	ldrb	r3, [r7, #3]
 8000d24:	2b03      	cmp	r3, #3
 8000d26:	d152      	bne.n	8000dce <lcd_user_display+0x162>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000d28:	2200      	movs	r2, #0
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	6878      	ldr	r0, [r7, #4]
 8000d2e:	f7ff fb47 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Information:");
 8000d32:	498e      	ldr	r1, [pc, #568]	; (8000f6c <lcd_user_display+0x300>)
 8000d34:	6878      	ldr	r0, [r7, #4]
 8000d36:	f7ff fbef 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	6878      	ldr	r0, [r7, #4]
 8000d40:	f7ff fb3e 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-NUM:");
 8000d44:	498a      	ldr	r1, [pc, #552]	; (8000f70 <lcd_user_display+0x304>)
 8000d46:	6878      	ldr	r0, [r7, #4]
 8000d48:	f7ff fbe6 	bl	8000518 <CLCD_I2C_WriteString>
			if(state_star_pass == STAR)
 8000d4c:	4b89      	ldr	r3, [pc, #548]	; (8000f74 <lcd_user_display+0x308>)
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d109      	bne.n	8000d68 <lcd_user_display+0xfc>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_NUM - 1, 1);
 8000d54:	2201      	movs	r2, #1
 8000d56:	2108      	movs	r1, #8
 8000d58:	6878      	ldr	r0, [r7, #4]
 8000d5a:	f7ff fb31 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">*");
 8000d5e:	4986      	ldr	r1, [pc, #536]	; (8000f78 <lcd_user_display+0x30c>)
 8000d60:	6878      	ldr	r0, [r7, #4]
 8000d62:	f7ff fbd9 	bl	8000518 <CLCD_I2C_WriteString>
 8000d66:	e008      	b.n	8000d7a <lcd_user_display+0x10e>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_NUM - 1, 1);
 8000d68:	2201      	movs	r2, #1
 8000d6a:	2108      	movs	r1, #8
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f7ff fb27 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">");
 8000d72:	4982      	ldr	r1, [pc, #520]	; (8000f7c <lcd_user_display+0x310>)
 8000d74:	6878      	ldr	r0, [r7, #4]
 8000d76:	f7ff fbcf 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 2);
 8000d7a:	2202      	movs	r2, #2
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	6878      	ldr	r0, [r7, #4]
 8000d80:	f7ff fb1e 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-PIN: ");
 8000d84:	497e      	ldr	r1, [pc, #504]	; (8000f80 <lcd_user_display+0x314>)
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f7ff fbc6 	bl	8000518 <CLCD_I2C_WriteString>
			if(state_star_pass == STAR)
 8000d8c:	4b79      	ldr	r3, [pc, #484]	; (8000f74 <lcd_user_display+0x308>)
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d109      	bne.n	8000da8 <lcd_user_display+0x13c>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_PASS - 1, 2);
 8000d94:	2202      	movs	r2, #2
 8000d96:	2108      	movs	r1, #8
 8000d98:	6878      	ldr	r0, [r7, #4]
 8000d9a:	f7ff fb11 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">*****");
 8000d9e:	4979      	ldr	r1, [pc, #484]	; (8000f84 <lcd_user_display+0x318>)
 8000da0:	6878      	ldr	r0, [r7, #4]
 8000da2:	f7ff fbb9 	bl	8000518 <CLCD_I2C_WriteString>
 8000da6:	e008      	b.n	8000dba <lcd_user_display+0x14e>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_PASS - 1, 2);
 8000da8:	2202      	movs	r2, #2
 8000daa:	2108      	movs	r1, #8
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	f7ff fb07 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">");
 8000db2:	4972      	ldr	r1, [pc, #456]	; (8000f7c <lcd_user_display+0x310>)
 8000db4:	6878      	ldr	r0, [r7, #4]
 8000db6:	f7ff fbaf 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 3);
 8000dba:	2203      	movs	r2, #3
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	6878      	ldr	r0, [r7, #4]
 8000dc0:	f7ff fafe 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Exit");
 8000dc4:	4968      	ldr	r1, [pc, #416]	; (8000f68 <lcd_user_display+0x2fc>)
 8000dc6:	6878      	ldr	r0, [r7, #4]
 8000dc8:	f7ff fba6 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000dcc:	e1b5      	b.n	800113a <lcd_user_display+0x4ce>
		else if(status_display == STATUS_PIN_OK)
 8000dce:	78fb      	ldrb	r3, [r7, #3]
 8000dd0:	2b04      	cmp	r3, #4
 8000dd2:	d11b      	bne.n	8000e0c <lcd_user_display+0x1a0>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	6878      	ldr	r0, [r7, #4]
 8000dda:	f7ff faf1 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Password OKE!");
 8000dde:	496a      	ldr	r1, [pc, #424]	; (8000f88 <lcd_user_display+0x31c>)
 8000de0:	6878      	ldr	r0, [r7, #4]
 8000de2:	f7ff fb99 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000de6:	2201      	movs	r2, #1
 8000de8:	2100      	movs	r1, #0
 8000dea:	6878      	ldr	r0, [r7, #4]
 8000dec:	f7ff fae8 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Wait few ");
 8000df0:	4966      	ldr	r1, [pc, #408]	; (8000f8c <lcd_user_display+0x320>)
 8000df2:	6878      	ldr	r0, [r7, #4]
 8000df4:	f7ff fb90 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 3, 2);
 8000df8:	2202      	movs	r2, #2
 8000dfa:	2103      	movs	r1, #3
 8000dfc:	6878      	ldr	r0, [r7, #4]
 8000dfe:	f7ff fadf 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"minutes...");
 8000e02:	4963      	ldr	r1, [pc, #396]	; (8000f90 <lcd_user_display+0x324>)
 8000e04:	6878      	ldr	r0, [r7, #4]
 8000e06:	f7ff fb87 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000e0a:	e196      	b.n	800113a <lcd_user_display+0x4ce>
		else if(status_display == STATUS_PIN_FAIL)
 8000e0c:	78fb      	ldrb	r3, [r7, #3]
 8000e0e:	2b05      	cmp	r3, #5
 8000e10:	d11b      	bne.n	8000e4a <lcd_user_display+0x1de>
		  CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000e12:	2200      	movs	r2, #0
 8000e14:	2100      	movs	r1, #0
 8000e16:	6878      	ldr	r0, [r7, #4]
 8000e18:	f7ff fad2 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"Password FAIL!");
 8000e1c:	495d      	ldr	r1, [pc, #372]	; (8000f94 <lcd_user_display+0x328>)
 8000e1e:	6878      	ldr	r0, [r7, #4]
 8000e20:	f7ff fb7a 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000e24:	2201      	movs	r2, #1
 8000e26:	2100      	movs	r1, #0
 8000e28:	6878      	ldr	r0, [r7, #4]
 8000e2a:	f7ff fac9 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"\"Enter\" to enter");
 8000e2e:	495a      	ldr	r1, [pc, #360]	; (8000f98 <lcd_user_display+0x32c>)
 8000e30:	6878      	ldr	r0, [r7, #4]
 8000e32:	f7ff fb71 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 4, 2);
 8000e36:	2202      	movs	r2, #2
 8000e38:	2104      	movs	r1, #4
 8000e3a:	6878      	ldr	r0, [r7, #4]
 8000e3c:	f7ff fac0 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"new password :<");
 8000e40:	4956      	ldr	r1, [pc, #344]	; (8000f9c <lcd_user_display+0x330>)
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	f7ff fb68 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000e48:	e177      	b.n	800113a <lcd_user_display+0x4ce>
		else if(status_display == STATUS_LANGUAGE)
 8000e4a:	78fb      	ldrb	r3, [r7, #3]
 8000e4c:	2b06      	cmp	r3, #6
 8000e4e:	f040 8174 	bne.w	800113a <lcd_user_display+0x4ce>
			CLCD_I2C_SetCursor(LCD_user, 3, 0);
 8000e52:	2200      	movs	r2, #0
 8000e54:	2103      	movs	r1, #3
 8000e56:	6878      	ldr	r0, [r7, #4]
 8000e58:	f7ff fab2 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Language");
 8000e5c:	4950      	ldr	r1, [pc, #320]	; (8000fa0 <lcd_user_display+0x334>)
 8000e5e:	6878      	ldr	r0, [r7, #4]
 8000e60:	f7ff fb5a 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000e64:	2201      	movs	r2, #1
 8000e66:	2100      	movs	r1, #0
 8000e68:	6878      	ldr	r0, [r7, #4]
 8000e6a:	f7ff faa9 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"-VietNamese");
 8000e6e:	494d      	ldr	r1, [pc, #308]	; (8000fa4 <lcd_user_display+0x338>)
 8000e70:	6878      	ldr	r0, [r7, #4]
 8000e72:	f7ff fb51 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 0, 2);
 8000e76:	2202      	movs	r2, #2
 8000e78:	2100      	movs	r1, #0
 8000e7a:	6878      	ldr	r0, [r7, #4]
 8000e7c:	f7ff faa0 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"-English");
 8000e80:	4949      	ldr	r1, [pc, #292]	; (8000fa8 <lcd_user_display+0x33c>)
 8000e82:	6878      	ldr	r0, [r7, #4]
 8000e84:	f7ff fb48 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 0, 3);
 8000e88:	2203      	movs	r2, #3
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	6878      	ldr	r0, [r7, #4]
 8000e8e:	f7ff fa97 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"-EXIT");
 8000e92:	4946      	ldr	r1, [pc, #280]	; (8000fac <lcd_user_display+0x340>)
 8000e94:	6878      	ldr	r0, [r7, #4]
 8000e96:	f7ff fb3f 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000e9a:	e14e      	b.n	800113a <lcd_user_display+0x4ce>
	else if(language == VIETNAMESE)
 8000e9c:	4b2a      	ldr	r3, [pc, #168]	; (8000f48 <lcd_user_display+0x2dc>)
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	f040 814a 	bne.w	800113a <lcd_user_display+0x4ce>
		if(status_display == STATUS_BEGIN)
 8000ea6:	78fb      	ldrb	r3, [r7, #3]
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d124      	bne.n	8000ef6 <lcd_user_display+0x28a>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000eac:	2200      	movs	r2, #0
 8000eae:	2100      	movs	r1, #0
 8000eb0:	6878      	ldr	r0, [r7, #4]
 8000eb2:	f7ff fa85 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"TRUONG DHBK-DHDN");
 8000eb6:	4925      	ldr	r1, [pc, #148]	; (8000f4c <lcd_user_display+0x2e0>)
 8000eb8:	6878      	ldr	r0, [r7, #4]
 8000eba:	f7ff fb2d 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 4, 1);
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	2104      	movs	r1, #4
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f7ff fa7c 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"SV-NV-KH");
 8000ec8:	4921      	ldr	r1, [pc, #132]	; (8000f50 <lcd_user_display+0x2e4>)
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	f7ff fb24 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 4, 2);
 8000ed0:	2202      	movs	r2, #2
 8000ed2:	2104      	movs	r1, #4
 8000ed4:	6878      	ldr	r0, [r7, #4]
 8000ed6:	f7ff fa73 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"TU THUOC");
 8000eda:	491e      	ldr	r1, [pc, #120]	; (8000f54 <lcd_user_display+0x2e8>)
 8000edc:	6878      	ldr	r0, [r7, #4]
 8000ede:	f7ff fb1b 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 2, 3);
 8000ee2:	2203      	movs	r2, #3
 8000ee4:	2102      	movs	r1, #2
 8000ee6:	6878      	ldr	r0, [r7, #4]
 8000ee8:	f7ff fa6a 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Nhan \"Enter\"!");
 8000eec:	4930      	ldr	r1, [pc, #192]	; (8000fb0 <lcd_user_display+0x344>)
 8000eee:	6878      	ldr	r0, [r7, #4]
 8000ef0:	f7ff fb12 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000ef4:	e121      	b.n	800113a <lcd_user_display+0x4ce>
		else if(status_display == STATUS_MENU)
 8000ef6:	78fb      	ldrb	r3, [r7, #3]
 8000ef8:	2b02      	cmp	r3, #2
 8000efa:	d163      	bne.n	8000fc4 <lcd_user_display+0x358>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000efc:	2200      	movs	r2, #0
 8000efe:	2100      	movs	r1, #0
 8000f00:	6878      	ldr	r0, [r7, #4]
 8000f02:	f7ff fa5d 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Lua chon che do:");
 8000f06:	492b      	ldr	r1, [pc, #172]	; (8000fb4 <lcd_user_display+0x348>)
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f7ff fb05 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000f0e:	2201      	movs	r2, #1
 8000f10:	2100      	movs	r1, #0
 8000f12:	6878      	ldr	r0, [r7, #4]
 8000f14:	f7ff fa54 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Ngon ngu");
 8000f18:	4927      	ldr	r1, [pc, #156]	; (8000fb8 <lcd_user_display+0x34c>)
 8000f1a:	6878      	ldr	r0, [r7, #4]
 8000f1c:	f7ff fafc 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 2);
 8000f20:	2202      	movs	r2, #2
 8000f22:	2100      	movs	r1, #0
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f7ff fa4b 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Nhap ma pin");
 8000f2a:	4924      	ldr	r1, [pc, #144]	; (8000fbc <lcd_user_display+0x350>)
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f7ff faf3 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 3);
 8000f32:	2203      	movs	r2, #3
 8000f34:	2100      	movs	r1, #0
 8000f36:	6878      	ldr	r0, [r7, #4]
 8000f38:	f7ff fa42 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Thoat");
 8000f3c:	4920      	ldr	r1, [pc, #128]	; (8000fc0 <lcd_user_display+0x354>)
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f7ff faea 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000f44:	e0f9      	b.n	800113a <lcd_user_display+0x4ce>
 8000f46:	bf00      	nop
 8000f48:	200001d3 	.word	0x200001d3
 8000f4c:	08006784 	.word	0x08006784
 8000f50:	08006798 	.word	0x08006798
 8000f54:	080067a4 	.word	0x080067a4
 8000f58:	080067b0 	.word	0x080067b0
 8000f5c:	080067c0 	.word	0x080067c0
 8000f60:	080067cc 	.word	0x080067cc
 8000f64:	080067d8 	.word	0x080067d8
 8000f68:	080067e8 	.word	0x080067e8
 8000f6c:	080067f0 	.word	0x080067f0
 8000f70:	08006800 	.word	0x08006800
 8000f74:	200001d0 	.word	0x200001d0
 8000f78:	08006808 	.word	0x08006808
 8000f7c:	0800680c 	.word	0x0800680c
 8000f80:	08006810 	.word	0x08006810
 8000f84:	08006818 	.word	0x08006818
 8000f88:	08006820 	.word	0x08006820
 8000f8c:	08006830 	.word	0x08006830
 8000f90:	0800683c 	.word	0x0800683c
 8000f94:	08006848 	.word	0x08006848
 8000f98:	08006858 	.word	0x08006858
 8000f9c:	0800686c 	.word	0x0800686c
 8000fa0:	0800687c 	.word	0x0800687c
 8000fa4:	08006888 	.word	0x08006888
 8000fa8:	08006894 	.word	0x08006894
 8000fac:	080068a0 	.word	0x080068a0
 8000fb0:	080068a8 	.word	0x080068a8
 8000fb4:	080068b8 	.word	0x080068b8
 8000fb8:	080068cc 	.word	0x080068cc
 8000fbc:	080068d8 	.word	0x080068d8
 8000fc0:	080068e8 	.word	0x080068e8
		else if(status_display == STATUS_PIN)										//PASSWORD
 8000fc4:	78fb      	ldrb	r3, [r7, #3]
 8000fc6:	2b03      	cmp	r3, #3
 8000fc8:	d152      	bne.n	8001070 <lcd_user_display+0x404>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2100      	movs	r1, #0
 8000fce:	6878      	ldr	r0, [r7, #4]
 8000fd0:	f7ff f9f6 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"TT benh nhan:");
 8000fd4:	495b      	ldr	r1, [pc, #364]	; (8001144 <lcd_user_display+0x4d8>)
 8000fd6:	6878      	ldr	r0, [r7, #4]
 8000fd8:	f7ff fa9e 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000fdc:	2201      	movs	r2, #1
 8000fde:	2100      	movs	r1, #0
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f7ff f9ed 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-STT:");
 8000fe6:	4958      	ldr	r1, [pc, #352]	; (8001148 <lcd_user_display+0x4dc>)
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f7ff fa95 	bl	8000518 <CLCD_I2C_WriteString>
			if(state_star_pass == STAR)
 8000fee:	4b57      	ldr	r3, [pc, #348]	; (800114c <lcd_user_display+0x4e0>)
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d109      	bne.n	800100a <lcd_user_display+0x39e>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_NUM - 1, 1);
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	2108      	movs	r1, #8
 8000ffa:	6878      	ldr	r0, [r7, #4]
 8000ffc:	f7ff f9e0 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">*");
 8001000:	4953      	ldr	r1, [pc, #332]	; (8001150 <lcd_user_display+0x4e4>)
 8001002:	6878      	ldr	r0, [r7, #4]
 8001004:	f7ff fa88 	bl	8000518 <CLCD_I2C_WriteString>
 8001008:	e008      	b.n	800101c <lcd_user_display+0x3b0>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_NUM - 1, 1);
 800100a:	2201      	movs	r2, #1
 800100c:	2108      	movs	r1, #8
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f7ff f9d6 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">");
 8001014:	494f      	ldr	r1, [pc, #316]	; (8001154 <lcd_user_display+0x4e8>)
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f7ff fa7e 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 2);
 800101c:	2202      	movs	r2, #2
 800101e:	2100      	movs	r1, #0
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f7ff f9cd 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-PIN: ");
 8001026:	494c      	ldr	r1, [pc, #304]	; (8001158 <lcd_user_display+0x4ec>)
 8001028:	6878      	ldr	r0, [r7, #4]
 800102a:	f7ff fa75 	bl	8000518 <CLCD_I2C_WriteString>
			if(state_star_pass == STAR)
 800102e:	4b47      	ldr	r3, [pc, #284]	; (800114c <lcd_user_display+0x4e0>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d109      	bne.n	800104a <lcd_user_display+0x3de>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_PASS - 1, 2);
 8001036:	2202      	movs	r2, #2
 8001038:	2108      	movs	r1, #8
 800103a:	6878      	ldr	r0, [r7, #4]
 800103c:	f7ff f9c0 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">*****");
 8001040:	4946      	ldr	r1, [pc, #280]	; (800115c <lcd_user_display+0x4f0>)
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f7ff fa68 	bl	8000518 <CLCD_I2C_WriteString>
 8001048:	e008      	b.n	800105c <lcd_user_display+0x3f0>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_PASS - 1, 2);
 800104a:	2202      	movs	r2, #2
 800104c:	2108      	movs	r1, #8
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f7ff f9b6 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">");
 8001054:	493f      	ldr	r1, [pc, #252]	; (8001154 <lcd_user_display+0x4e8>)
 8001056:	6878      	ldr	r0, [r7, #4]
 8001058:	f7ff fa5e 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 3);
 800105c:	2203      	movs	r2, #3
 800105e:	2100      	movs	r1, #0
 8001060:	6878      	ldr	r0, [r7, #4]
 8001062:	f7ff f9ad 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Thoat");
 8001066:	493e      	ldr	r1, [pc, #248]	; (8001160 <lcd_user_display+0x4f4>)
 8001068:	6878      	ldr	r0, [r7, #4]
 800106a:	f7ff fa55 	bl	8000518 <CLCD_I2C_WriteString>
}
 800106e:	e064      	b.n	800113a <lcd_user_display+0x4ce>
		else if(status_display == STATUS_PIN_OK)
 8001070:	78fb      	ldrb	r3, [r7, #3]
 8001072:	2b04      	cmp	r3, #4
 8001074:	d11b      	bne.n	80010ae <lcd_user_display+0x442>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8001076:	2200      	movs	r2, #0
 8001078:	2100      	movs	r1, #0
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	f7ff f9a0 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"PIN OKE!");
 8001080:	4938      	ldr	r1, [pc, #224]	; (8001164 <lcd_user_display+0x4f8>)
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	f7ff fa48 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8001088:	2201      	movs	r2, #1
 800108a:	2100      	movs	r1, #0
 800108c:	6878      	ldr	r0, [r7, #4]
 800108e:	f7ff f997 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Cho");
 8001092:	4935      	ldr	r1, [pc, #212]	; (8001168 <lcd_user_display+0x4fc>)
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f7ff fa3f 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 3, 2);
 800109a:	2202      	movs	r2, #2
 800109c:	2103      	movs	r1, #3
 800109e:	6878      	ldr	r0, [r7, #4]
 80010a0:	f7ff f98e 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"1 phut...");
 80010a4:	4931      	ldr	r1, [pc, #196]	; (800116c <lcd_user_display+0x500>)
 80010a6:	6878      	ldr	r0, [r7, #4]
 80010a8:	f7ff fa36 	bl	8000518 <CLCD_I2C_WriteString>
}
 80010ac:	e045      	b.n	800113a <lcd_user_display+0x4ce>
		else if(status_display == STATUS_PIN_FAIL)
 80010ae:	78fb      	ldrb	r3, [r7, #3]
 80010b0:	2b05      	cmp	r3, #5
 80010b2:	d11b      	bne.n	80010ec <lcd_user_display+0x480>
		  CLCD_I2C_SetCursor(LCD_user, 0, 0);
 80010b4:	2200      	movs	r2, #0
 80010b6:	2100      	movs	r1, #0
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	f7ff f981 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"PIN sai!");
 80010be:	492c      	ldr	r1, [pc, #176]	; (8001170 <lcd_user_display+0x504>)
 80010c0:	6878      	ldr	r0, [r7, #4]
 80010c2:	f7ff fa29 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 0, 1);
 80010c6:	2201      	movs	r2, #1
 80010c8:	2100      	movs	r1, #0
 80010ca:	6878      	ldr	r0, [r7, #4]
 80010cc:	f7ff f978 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"\"Nhap\" de nhap");
 80010d0:	4928      	ldr	r1, [pc, #160]	; (8001174 <lcd_user_display+0x508>)
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f7ff fa20 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 4, 2);
 80010d8:	2202      	movs	r2, #2
 80010da:	2104      	movs	r1, #4
 80010dc:	6878      	ldr	r0, [r7, #4]
 80010de:	f7ff f96f 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"PIN moi :<");
 80010e2:	4925      	ldr	r1, [pc, #148]	; (8001178 <lcd_user_display+0x50c>)
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f7ff fa17 	bl	8000518 <CLCD_I2C_WriteString>
}
 80010ea:	e026      	b.n	800113a <lcd_user_display+0x4ce>
		else if(status_display == STATUS_LANGUAGE)
 80010ec:	78fb      	ldrb	r3, [r7, #3]
 80010ee:	2b06      	cmp	r3, #6
 80010f0:	d123      	bne.n	800113a <lcd_user_display+0x4ce>
			CLCD_I2C_SetCursor(LCD_user, 3, 0);
 80010f2:	2200      	movs	r2, #0
 80010f4:	2103      	movs	r1, #3
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f7ff f962 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Ngon ngu");
 80010fc:	491f      	ldr	r1, [pc, #124]	; (800117c <lcd_user_display+0x510>)
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	f7ff fa0a 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8001104:	2201      	movs	r2, #1
 8001106:	2100      	movs	r1, #0
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f7ff f959 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-VietNamese");
 800110e:	491c      	ldr	r1, [pc, #112]	; (8001180 <lcd_user_display+0x514>)
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	f7ff fa01 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 2);
 8001116:	2202      	movs	r2, #2
 8001118:	2100      	movs	r1, #0
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f7ff f950 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-English");
 8001120:	4918      	ldr	r1, [pc, #96]	; (8001184 <lcd_user_display+0x518>)
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f7ff f9f8 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 3);
 8001128:	2203      	movs	r2, #3
 800112a:	2100      	movs	r1, #0
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f7ff f947 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-EXIT");
 8001132:	4915      	ldr	r1, [pc, #84]	; (8001188 <lcd_user_display+0x51c>)
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f7ff f9ef 	bl	8000518 <CLCD_I2C_WriteString>
}
 800113a:	bf00      	nop
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	080068f0 	.word	0x080068f0
 8001148:	08006900 	.word	0x08006900
 800114c:	200001d0 	.word	0x200001d0
 8001150:	08006808 	.word	0x08006808
 8001154:	0800680c 	.word	0x0800680c
 8001158:	08006810 	.word	0x08006810
 800115c:	08006818 	.word	0x08006818
 8001160:	080068e8 	.word	0x080068e8
 8001164:	08006908 	.word	0x08006908
 8001168:	08006914 	.word	0x08006914
 800116c:	08006918 	.word	0x08006918
 8001170:	08006924 	.word	0x08006924
 8001174:	08006930 	.word	0x08006930
 8001178:	08006940 	.word	0x08006940
 800117c:	0800694c 	.word	0x0800694c
 8001180:	08006888 	.word	0x08006888
 8001184:	08006894 	.word	0x08006894
 8001188:	080068a0 	.word	0x080068a0

0800118c <lcd_system_handler>:


//************************** High Level Function ****************************************************************//
void lcd_system_handler(CLCD_I2C_Name* LCD_user)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
	if(delete)
 8001194:	4b7c      	ldr	r3, [pc, #496]	; (8001388 <lcd_system_handler+0x1fc>)
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d005      	beq.n	80011a8 <lcd_system_handler+0x1c>
	{
		CLCD_I2C_Clear(LCD_user);
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f7ff fa21 	bl	80005e4 <CLCD_I2C_Clear>
		delete = 0;
 80011a2:	4b79      	ldr	r3, [pc, #484]	; (8001388 <lcd_system_handler+0x1fc>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	701a      	strb	r2, [r3, #0]
	}
	if(Mode == 0)												//Begin
 80011a8:	4b78      	ldr	r3, [pc, #480]	; (800138c <lcd_system_handler+0x200>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d112      	bne.n	80011d8 <lcd_system_handler+0x4c>
	{
		Config = CONFIG_ROW0;
 80011b2:	4b77      	ldr	r3, [pc, #476]	; (8001390 <lcd_system_handler+0x204>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	701a      	strb	r2, [r3, #0]
		Enter = 0;
 80011b8:	4b76      	ldr	r3, [pc, #472]	; (8001394 <lcd_system_handler+0x208>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	701a      	strb	r2, [r3, #0]
		Status_Display = STATUS_BEGIN;
 80011be:	4b76      	ldr	r3, [pc, #472]	; (8001398 <lcd_system_handler+0x20c>)
 80011c0:	2201      	movs	r2, #1
 80011c2:	701a      	strb	r2, [r3, #0]
		lcd_user_display(LCD_user, Status_Display);
 80011c4:	4b74      	ldr	r3, [pc, #464]	; (8001398 <lcd_system_handler+0x20c>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	4619      	mov	r1, r3
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f7ff fd4e 	bl	8000c6c <lcd_user_display>
		Index_mode = INDEX_MODE_MENU;
 80011d0:	4b72      	ldr	r3, [pc, #456]	; (800139c <lcd_system_handler+0x210>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	701a      	strb	r2, [r3, #0]
                Status_Display = STATUS_PIN;
                delete = 1;
            }
		}
	}/*END if(Mode == 1)*/
}
 80011d6:	e18d      	b.n	80014f4 <lcd_system_handler+0x368>
	else if(Mode == 1)
 80011d8:	4b6c      	ldr	r3, [pc, #432]	; (800138c <lcd_system_handler+0x200>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	2b01      	cmp	r3, #1
 80011e0:	f040 8188 	bne.w	80014f4 <lcd_system_handler+0x368>
		if(Index_mode == INDEX_MODE_MENU)						//  Select modes
 80011e4:	4b6d      	ldr	r3, [pc, #436]	; (800139c <lcd_system_handler+0x210>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d165      	bne.n	80012b8 <lcd_system_handler+0x12c>
			if (flag_button)
 80011ec:	4b6c      	ldr	r3, [pc, #432]	; (80013a0 <lcd_system_handler+0x214>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d005      	beq.n	8001202 <lcd_system_handler+0x76>
				CLCD_I2C_Clear(LCD_user);
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f7ff f9f4 	bl	80005e4 <CLCD_I2C_Clear>
				flag_button = 0;
 80011fc:	4b68      	ldr	r3, [pc, #416]	; (80013a0 <lcd_system_handler+0x214>)
 80011fe:	2200      	movs	r2, #0
 8001200:	701a      	strb	r2, [r3, #0]
			Status_Display = STATUS_MENU;
 8001202:	4b65      	ldr	r3, [pc, #404]	; (8001398 <lcd_system_handler+0x20c>)
 8001204:	2202      	movs	r2, #2
 8001206:	701a      	strb	r2, [r3, #0]
			if(Config != CONFIG_ROW0)
 8001208:	4b61      	ldr	r3, [pc, #388]	; (8001390 <lcd_system_handler+0x204>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	b25b      	sxtb	r3, r3
 800120e:	2b00      	cmp	r3, #0
 8001210:	d045      	beq.n	800129e <lcd_system_handler+0x112>
				CLCD_I2C_SetCursor(LCD_user, 15, Config);
 8001212:	4b5f      	ldr	r3, [pc, #380]	; (8001390 <lcd_system_handler+0x204>)
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	b25b      	sxtb	r3, r3
 8001218:	b2db      	uxtb	r3, r3
 800121a:	461a      	mov	r2, r3
 800121c:	210f      	movs	r1, #15
 800121e:	6878      	ldr	r0, [r7, #4]
 8001220:	f7ff f8ce 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user, "<");
 8001224:	495f      	ldr	r1, [pc, #380]	; (80013a4 <lcd_system_handler+0x218>)
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f7ff f976 	bl	8000518 <CLCD_I2C_WriteString>
				if(Enter)
 800122c:	4b59      	ldr	r3, [pc, #356]	; (8001394 <lcd_system_handler+0x208>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	b2db      	uxtb	r3, r3
 8001232:	2b00      	cmp	r3, #0
 8001234:	d039      	beq.n	80012aa <lcd_system_handler+0x11e>
					Enter = 0;
 8001236:	4b57      	ldr	r3, [pc, #348]	; (8001394 <lcd_system_handler+0x208>)
 8001238:	2200      	movs	r2, #0
 800123a:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW1)
 800123c:	4b54      	ldr	r3, [pc, #336]	; (8001390 <lcd_system_handler+0x204>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	b25b      	sxtb	r3, r3
 8001242:	2b01      	cmp	r3, #1
 8001244:	d108      	bne.n	8001258 <lcd_system_handler+0xcc>
                        Index_mode = INDEX_MODE_LANGUAGE;
 8001246:	4b55      	ldr	r3, [pc, #340]	; (800139c <lcd_system_handler+0x210>)
 8001248:	2201      	movs	r2, #1
 800124a:	701a      	strb	r2, [r3, #0]
                        Config = CONFIG_ROW1;
 800124c:	4b50      	ldr	r3, [pc, #320]	; (8001390 <lcd_system_handler+0x204>)
 800124e:	2201      	movs	r2, #1
 8001250:	701a      	strb	r2, [r3, #0]
                        delete = 1;
 8001252:	4b4d      	ldr	r3, [pc, #308]	; (8001388 <lcd_system_handler+0x1fc>)
 8001254:	2201      	movs	r2, #1
 8001256:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW2)
 8001258:	4b4d      	ldr	r3, [pc, #308]	; (8001390 <lcd_system_handler+0x204>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	b25b      	sxtb	r3, r3
 800125e:	2b02      	cmp	r3, #2
 8001260:	d108      	bne.n	8001274 <lcd_system_handler+0xe8>
                        Index_mode = INDEX_MODE_PIN;
 8001262:	4b4e      	ldr	r3, [pc, #312]	; (800139c <lcd_system_handler+0x210>)
 8001264:	2202      	movs	r2, #2
 8001266:	701a      	strb	r2, [r3, #0]
                        Config = CONFIG_ROW1;
 8001268:	4b49      	ldr	r3, [pc, #292]	; (8001390 <lcd_system_handler+0x204>)
 800126a:	2201      	movs	r2, #1
 800126c:	701a      	strb	r2, [r3, #0]
                        delete = 1;
 800126e:	4b46      	ldr	r3, [pc, #280]	; (8001388 <lcd_system_handler+0x1fc>)
 8001270:	2201      	movs	r2, #1
 8001272:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW3)
 8001274:	4b46      	ldr	r3, [pc, #280]	; (8001390 <lcd_system_handler+0x204>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	b25b      	sxtb	r3, r3
 800127a:	2b03      	cmp	r3, #3
 800127c:	d115      	bne.n	80012aa <lcd_system_handler+0x11e>
                        Index_mode = INDEX_MODE_LANGUAGE;
 800127e:	4b47      	ldr	r3, [pc, #284]	; (800139c <lcd_system_handler+0x210>)
 8001280:	2201      	movs	r2, #1
 8001282:	701a      	strb	r2, [r3, #0]
                        Mode = 0;
 8001284:	4b41      	ldr	r3, [pc, #260]	; (800138c <lcd_system_handler+0x200>)
 8001286:	2200      	movs	r2, #0
 8001288:	701a      	strb	r2, [r3, #0]
                        Config = CONFIG_ROW0;
 800128a:	4b41      	ldr	r3, [pc, #260]	; (8001390 <lcd_system_handler+0x204>)
 800128c:	2200      	movs	r2, #0
 800128e:	701a      	strb	r2, [r3, #0]
                        Status_Display = STATUS_BEGIN;
 8001290:	4b41      	ldr	r3, [pc, #260]	; (8001398 <lcd_system_handler+0x20c>)
 8001292:	2201      	movs	r2, #1
 8001294:	701a      	strb	r2, [r3, #0]
                        delete = 1;
 8001296:	4b3c      	ldr	r3, [pc, #240]	; (8001388 <lcd_system_handler+0x1fc>)
 8001298:	2201      	movs	r2, #1
 800129a:	701a      	strb	r2, [r3, #0]
 800129c:	e005      	b.n	80012aa <lcd_system_handler+0x11e>
				Config = CONFIG_ROW1;
 800129e:	4b3c      	ldr	r3, [pc, #240]	; (8001390 <lcd_system_handler+0x204>)
 80012a0:	2201      	movs	r2, #1
 80012a2:	701a      	strb	r2, [r3, #0]
				Enter = 0;
 80012a4:	4b3b      	ldr	r3, [pc, #236]	; (8001394 <lcd_system_handler+0x208>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 80012aa:	4b3b      	ldr	r3, [pc, #236]	; (8001398 <lcd_system_handler+0x20c>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	4619      	mov	r1, r3
 80012b0:	6878      	ldr	r0, [r7, #4]
 80012b2:	f7ff fcdb 	bl	8000c6c <lcd_user_display>
}
 80012b6:	e11d      	b.n	80014f4 <lcd_system_handler+0x368>
		else if(INDEX_MODE_LANGUAGE == Index_mode)					// Languge
 80012b8:	4b38      	ldr	r3, [pc, #224]	; (800139c <lcd_system_handler+0x210>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d175      	bne.n	80013ac <lcd_system_handler+0x220>
			Status_Display = STATUS_LANGUAGE;
 80012c0:	4b35      	ldr	r3, [pc, #212]	; (8001398 <lcd_system_handler+0x20c>)
 80012c2:	2206      	movs	r2, #6
 80012c4:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 80012c6:	4b34      	ldr	r3, [pc, #208]	; (8001398 <lcd_system_handler+0x20c>)
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	4619      	mov	r1, r3
 80012cc:	6878      	ldr	r0, [r7, #4]
 80012ce:	f7ff fccd 	bl	8000c6c <lcd_user_display>
			if (flag_button)
 80012d2:	4b33      	ldr	r3, [pc, #204]	; (80013a0 <lcd_system_handler+0x214>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d005      	beq.n	80012e8 <lcd_system_handler+0x15c>
				CLCD_I2C_Clear(LCD_user);
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	f7ff f981 	bl	80005e4 <CLCD_I2C_Clear>
				flag_button = 0;
 80012e2:	4b2f      	ldr	r3, [pc, #188]	; (80013a0 <lcd_system_handler+0x214>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	701a      	strb	r2, [r3, #0]
			if(Config != CONFIG_ROW0)
 80012e8:	4b29      	ldr	r3, [pc, #164]	; (8001390 <lcd_system_handler+0x204>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	b25b      	sxtb	r3, r3
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d03c      	beq.n	800136c <lcd_system_handler+0x1e0>
				CLCD_I2C_SetCursor(LCD_user, 15, Config);
 80012f2:	4b27      	ldr	r3, [pc, #156]	; (8001390 <lcd_system_handler+0x204>)
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	b25b      	sxtb	r3, r3
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	461a      	mov	r2, r3
 80012fc:	210f      	movs	r1, #15
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f7ff f85e 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user, "<");
 8001304:	4927      	ldr	r1, [pc, #156]	; (80013a4 <lcd_system_handler+0x218>)
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f7ff f906 	bl	8000518 <CLCD_I2C_WriteString>
				if(Enter)
 800130c:	4b21      	ldr	r3, [pc, #132]	; (8001394 <lcd_system_handler+0x208>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	b2db      	uxtb	r3, r3
 8001312:	2b00      	cmp	r3, #0
 8001314:	d030      	beq.n	8001378 <lcd_system_handler+0x1ec>
					Enter = 0;
 8001316:	4b1f      	ldr	r3, [pc, #124]	; (8001394 <lcd_system_handler+0x208>)
 8001318:	2200      	movs	r2, #0
 800131a:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW1)
 800131c:	4b1c      	ldr	r3, [pc, #112]	; (8001390 <lcd_system_handler+0x204>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	b25b      	sxtb	r3, r3
 8001322:	2b01      	cmp	r3, #1
 8001324:	d105      	bne.n	8001332 <lcd_system_handler+0x1a6>
						language = VIETNAMESE;
 8001326:	4b20      	ldr	r3, [pc, #128]	; (80013a8 <lcd_system_handler+0x21c>)
 8001328:	2200      	movs	r2, #0
 800132a:	701a      	strb	r2, [r3, #0]
						Config = CONFIG_ROW3;
 800132c:	4b18      	ldr	r3, [pc, #96]	; (8001390 <lcd_system_handler+0x204>)
 800132e:	2203      	movs	r2, #3
 8001330:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW2)
 8001332:	4b17      	ldr	r3, [pc, #92]	; (8001390 <lcd_system_handler+0x204>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	b25b      	sxtb	r3, r3
 8001338:	2b02      	cmp	r3, #2
 800133a:	d105      	bne.n	8001348 <lcd_system_handler+0x1bc>
						language = ENGLISH;
 800133c:	4b1a      	ldr	r3, [pc, #104]	; (80013a8 <lcd_system_handler+0x21c>)
 800133e:	2201      	movs	r2, #1
 8001340:	701a      	strb	r2, [r3, #0]
						Config = CONFIG_ROW3;
 8001342:	4b13      	ldr	r3, [pc, #76]	; (8001390 <lcd_system_handler+0x204>)
 8001344:	2203      	movs	r2, #3
 8001346:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW3)
 8001348:	4b11      	ldr	r3, [pc, #68]	; (8001390 <lcd_system_handler+0x204>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	b25b      	sxtb	r3, r3
 800134e:	2b03      	cmp	r3, #3
 8001350:	d112      	bne.n	8001378 <lcd_system_handler+0x1ec>
                        Index_mode = INDEX_MODE_MENU;
 8001352:	4b12      	ldr	r3, [pc, #72]	; (800139c <lcd_system_handler+0x210>)
 8001354:	2200      	movs	r2, #0
 8001356:	701a      	strb	r2, [r3, #0]
                        Config = CONFIG_ROW0;
 8001358:	4b0d      	ldr	r3, [pc, #52]	; (8001390 <lcd_system_handler+0x204>)
 800135a:	2200      	movs	r2, #0
 800135c:	701a      	strb	r2, [r3, #0]
                        Status_Display = STATUS_MENU;
 800135e:	4b0e      	ldr	r3, [pc, #56]	; (8001398 <lcd_system_handler+0x20c>)
 8001360:	2202      	movs	r2, #2
 8001362:	701a      	strb	r2, [r3, #0]
                        delete = 1;
 8001364:	4b08      	ldr	r3, [pc, #32]	; (8001388 <lcd_system_handler+0x1fc>)
 8001366:	2201      	movs	r2, #1
 8001368:	701a      	strb	r2, [r3, #0]
 800136a:	e005      	b.n	8001378 <lcd_system_handler+0x1ec>
				Config = CONFIG_ROW1;
 800136c:	4b08      	ldr	r3, [pc, #32]	; (8001390 <lcd_system_handler+0x204>)
 800136e:	2201      	movs	r2, #1
 8001370:	701a      	strb	r2, [r3, #0]
				Enter = 0;
 8001372:	4b08      	ldr	r3, [pc, #32]	; (8001394 <lcd_system_handler+0x208>)
 8001374:	2200      	movs	r2, #0
 8001376:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 8001378:	4b07      	ldr	r3, [pc, #28]	; (8001398 <lcd_system_handler+0x20c>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	4619      	mov	r1, r3
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f7ff fc74 	bl	8000c6c <lcd_user_display>
}
 8001384:	e0b6      	b.n	80014f4 <lcd_system_handler+0x368>
 8001386:	bf00      	nop
 8001388:	200001d4 	.word	0x200001d4
 800138c:	200001cd 	.word	0x200001cd
 8001390:	200000ac 	.word	0x200000ac
 8001394:	200001ce 	.word	0x200001ce
 8001398:	200001d2 	.word	0x200001d2
 800139c:	200001d1 	.word	0x200001d1
 80013a0:	200001cf 	.word	0x200001cf
 80013a4:	08006958 	.word	0x08006958
 80013a8:	200001d3 	.word	0x200001d3
		else if(INDEX_MODE_PIN == Index_mode)						// Enter Password
 80013ac:	4b53      	ldr	r3, [pc, #332]	; (80014fc <lcd_system_handler+0x370>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	2b02      	cmp	r3, #2
 80013b2:	d15c      	bne.n	800146e <lcd_system_handler+0x2e2>
			Status_Display = STATUS_PIN;
 80013b4:	4b52      	ldr	r3, [pc, #328]	; (8001500 <lcd_system_handler+0x374>)
 80013b6:	2203      	movs	r2, #3
 80013b8:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 80013ba:	4b51      	ldr	r3, [pc, #324]	; (8001500 <lcd_system_handler+0x374>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	4619      	mov	r1, r3
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f7ff fc53 	bl	8000c6c <lcd_user_display>
			if (flag_button)
 80013c6:	4b4f      	ldr	r3, [pc, #316]	; (8001504 <lcd_system_handler+0x378>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d005      	beq.n	80013dc <lcd_system_handler+0x250>
				CLCD_I2C_Clear(LCD_user);
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f7ff f907 	bl	80005e4 <CLCD_I2C_Clear>
				flag_button = 0;
 80013d6:	4b4b      	ldr	r3, [pc, #300]	; (8001504 <lcd_system_handler+0x378>)
 80013d8:	2200      	movs	r2, #0
 80013da:	701a      	strb	r2, [r3, #0]
			if(Config != CONFIG_ROW0)
 80013dc:	4b4a      	ldr	r3, [pc, #296]	; (8001508 <lcd_system_handler+0x37c>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	b25b      	sxtb	r3, r3
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d036      	beq.n	8001454 <lcd_system_handler+0x2c8>
				CLCD_I2C_SetCursor(LCD_user, 15, Config);
 80013e6:	4b48      	ldr	r3, [pc, #288]	; (8001508 <lcd_system_handler+0x37c>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	b25b      	sxtb	r3, r3
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	461a      	mov	r2, r3
 80013f0:	210f      	movs	r1, #15
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f7fe ffe4 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user, "<");
 80013f8:	4944      	ldr	r1, [pc, #272]	; (800150c <lcd_system_handler+0x380>)
 80013fa:	6878      	ldr	r0, [r7, #4]
 80013fc:	f7ff f88c 	bl	8000518 <CLCD_I2C_WriteString>
				if(Enter)
 8001400:	4b43      	ldr	r3, [pc, #268]	; (8001510 <lcd_system_handler+0x384>)
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	b2db      	uxtb	r3, r3
 8001406:	2b00      	cmp	r3, #0
 8001408:	d02a      	beq.n	8001460 <lcd_system_handler+0x2d4>
					Enter = 0;
 800140a:	4b41      	ldr	r3, [pc, #260]	; (8001510 <lcd_system_handler+0x384>)
 800140c:	2200      	movs	r2, #0
 800140e:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW1)	// Nhap so thu tu
 8001410:	4b3d      	ldr	r3, [pc, #244]	; (8001508 <lcd_system_handler+0x37c>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	b25b      	sxtb	r3, r3
 8001416:	2b01      	cmp	r3, #1
 8001418:	d102      	bne.n	8001420 <lcd_system_handler+0x294>
						enter_num_pass.signal_enter_num = PROCESSING;
 800141a:	4b3e      	ldr	r3, [pc, #248]	; (8001514 <lcd_system_handler+0x388>)
 800141c:	2200      	movs	r2, #0
 800141e:	705a      	strb	r2, [r3, #1]
					if(Config == CONFIG_ROW2)	// Nhap pass
 8001420:	4b39      	ldr	r3, [pc, #228]	; (8001508 <lcd_system_handler+0x37c>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	b25b      	sxtb	r3, r3
 8001426:	2b02      	cmp	r3, #2
 8001428:	d102      	bne.n	8001430 <lcd_system_handler+0x2a4>
						enter_num_pass.signal_enter_pass = PROCESSING;
 800142a:	4b3a      	ldr	r3, [pc, #232]	; (8001514 <lcd_system_handler+0x388>)
 800142c:	2200      	movs	r2, #0
 800142e:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW3)
 8001430:	4b35      	ldr	r3, [pc, #212]	; (8001508 <lcd_system_handler+0x37c>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	b25b      	sxtb	r3, r3
 8001436:	2b03      	cmp	r3, #3
 8001438:	d112      	bne.n	8001460 <lcd_system_handler+0x2d4>
						Index_mode = INDEX_MODE_MENU;
 800143a:	4b30      	ldr	r3, [pc, #192]	; (80014fc <lcd_system_handler+0x370>)
 800143c:	2200      	movs	r2, #0
 800143e:	701a      	strb	r2, [r3, #0]
						Config = CONFIG_ROW0;
 8001440:	4b31      	ldr	r3, [pc, #196]	; (8001508 <lcd_system_handler+0x37c>)
 8001442:	2200      	movs	r2, #0
 8001444:	701a      	strb	r2, [r3, #0]
						Status_Display = STATUS_MENU;
 8001446:	4b2e      	ldr	r3, [pc, #184]	; (8001500 <lcd_system_handler+0x374>)
 8001448:	2202      	movs	r2, #2
 800144a:	701a      	strb	r2, [r3, #0]
						delete = 1;
 800144c:	4b32      	ldr	r3, [pc, #200]	; (8001518 <lcd_system_handler+0x38c>)
 800144e:	2201      	movs	r2, #1
 8001450:	701a      	strb	r2, [r3, #0]
 8001452:	e005      	b.n	8001460 <lcd_system_handler+0x2d4>
				Config = CONFIG_ROW1;
 8001454:	4b2c      	ldr	r3, [pc, #176]	; (8001508 <lcd_system_handler+0x37c>)
 8001456:	2201      	movs	r2, #1
 8001458:	701a      	strb	r2, [r3, #0]
				Enter = 0;
 800145a:	4b2d      	ldr	r3, [pc, #180]	; (8001510 <lcd_system_handler+0x384>)
 800145c:	2200      	movs	r2, #0
 800145e:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 8001460:	4b27      	ldr	r3, [pc, #156]	; (8001500 <lcd_system_handler+0x374>)
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	4619      	mov	r1, r3
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f7ff fc00 	bl	8000c6c <lcd_user_display>
}
 800146c:	e042      	b.n	80014f4 <lcd_system_handler+0x368>
		else if(INDEX_MODE_OKE_PASS == Index_mode)					// Pass oke
 800146e:	4b23      	ldr	r3, [pc, #140]	; (80014fc <lcd_system_handler+0x370>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	2b03      	cmp	r3, #3
 8001474:	d11d      	bne.n	80014b2 <lcd_system_handler+0x326>
			Status_Display = STATUS_PIN_OK;
 8001476:	4b22      	ldr	r3, [pc, #136]	; (8001500 <lcd_system_handler+0x374>)
 8001478:	2204      	movs	r2, #4
 800147a:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 800147c:	4b20      	ldr	r3, [pc, #128]	; (8001500 <lcd_system_handler+0x374>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	4619      	mov	r1, r3
 8001482:	6878      	ldr	r0, [r7, #4]
 8001484:	f7ff fbf2 	bl	8000c6c <lcd_user_display>
			if(Enter)
 8001488:	4b21      	ldr	r3, [pc, #132]	; (8001510 <lcd_system_handler+0x384>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	b2db      	uxtb	r3, r3
 800148e:	2b00      	cmp	r3, #0
 8001490:	d030      	beq.n	80014f4 <lcd_system_handler+0x368>
				Enter = 0;
 8001492:	4b1f      	ldr	r3, [pc, #124]	; (8001510 <lcd_system_handler+0x384>)
 8001494:	2200      	movs	r2, #0
 8001496:	701a      	strb	r2, [r3, #0]
                Index_mode = INDEX_MODE_MENU;
 8001498:	4b18      	ldr	r3, [pc, #96]	; (80014fc <lcd_system_handler+0x370>)
 800149a:	2200      	movs	r2, #0
 800149c:	701a      	strb	r2, [r3, #0]
                Config = CONFIG_ROW0;
 800149e:	4b1a      	ldr	r3, [pc, #104]	; (8001508 <lcd_system_handler+0x37c>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	701a      	strb	r2, [r3, #0]
                Status_Display = STATUS_MENU;
 80014a4:	4b16      	ldr	r3, [pc, #88]	; (8001500 <lcd_system_handler+0x374>)
 80014a6:	2202      	movs	r2, #2
 80014a8:	701a      	strb	r2, [r3, #0]
                delete = 1;
 80014aa:	4b1b      	ldr	r3, [pc, #108]	; (8001518 <lcd_system_handler+0x38c>)
 80014ac:	2201      	movs	r2, #1
 80014ae:	701a      	strb	r2, [r3, #0]
}
 80014b0:	e020      	b.n	80014f4 <lcd_system_handler+0x368>
		else if(INDEX_MODE_NO_OKE_PASS == Index_mode)				// Pass fail
 80014b2:	4b12      	ldr	r3, [pc, #72]	; (80014fc <lcd_system_handler+0x370>)
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	2b04      	cmp	r3, #4
 80014b8:	d11c      	bne.n	80014f4 <lcd_system_handler+0x368>
			Status_Display = STATUS_PIN_FAIL;
 80014ba:	4b11      	ldr	r3, [pc, #68]	; (8001500 <lcd_system_handler+0x374>)
 80014bc:	2205      	movs	r2, #5
 80014be:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 80014c0:	4b0f      	ldr	r3, [pc, #60]	; (8001500 <lcd_system_handler+0x374>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	4619      	mov	r1, r3
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f7ff fbd0 	bl	8000c6c <lcd_user_display>
			if(Enter)
 80014cc:	4b10      	ldr	r3, [pc, #64]	; (8001510 <lcd_system_handler+0x384>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d00e      	beq.n	80014f4 <lcd_system_handler+0x368>
				Enter = 0;
 80014d6:	4b0e      	ldr	r3, [pc, #56]	; (8001510 <lcd_system_handler+0x384>)
 80014d8:	2200      	movs	r2, #0
 80014da:	701a      	strb	r2, [r3, #0]
                Index_mode = INDEX_MODE_PIN;
 80014dc:	4b07      	ldr	r3, [pc, #28]	; (80014fc <lcd_system_handler+0x370>)
 80014de:	2202      	movs	r2, #2
 80014e0:	701a      	strb	r2, [r3, #0]
                Config = CONFIG_ROW0;
 80014e2:	4b09      	ldr	r3, [pc, #36]	; (8001508 <lcd_system_handler+0x37c>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	701a      	strb	r2, [r3, #0]
                Status_Display = STATUS_PIN;
 80014e8:	4b05      	ldr	r3, [pc, #20]	; (8001500 <lcd_system_handler+0x374>)
 80014ea:	2203      	movs	r2, #3
 80014ec:	701a      	strb	r2, [r3, #0]
                delete = 1;
 80014ee:	4b0a      	ldr	r3, [pc, #40]	; (8001518 <lcd_system_handler+0x38c>)
 80014f0:	2201      	movs	r2, #1
 80014f2:	701a      	strb	r2, [r3, #0]
}
 80014f4:	bf00      	nop
 80014f6:	3708      	adds	r7, #8
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	200001d1 	.word	0x200001d1
 8001500:	200001d2 	.word	0x200001d2
 8001504:	200001cf 	.word	0x200001cf
 8001508:	200000ac 	.word	0x200000ac
 800150c:	08006958 	.word	0x08006958
 8001510:	200001ce 	.word	0x200001ce
 8001514:	200000b0 	.word	0x200000b0
 8001518:	200001d4 	.word	0x200001d4

0800151c <response>:
    -uint8_t * string								: chu truyen di (OKE, FAIL dai loai)
  +) RETURN:
    -
*/
static void response(char *string)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
   HAL_UART_Transmit(&Lib_uart, (uint8_t *) string, strlen(string), 1000);
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f7fe fe11 	bl	800014c <strlen>
 800152a:	4603      	mov	r3, r0
 800152c:	b29a      	uxth	r2, r3
 800152e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001532:	6879      	ldr	r1, [r7, #4]
 8001534:	4803      	ldr	r0, [pc, #12]	; (8001544 <response+0x28>)
 8001536:	f003 f871 	bl	800461c <HAL_UART_Transmit>
}
 800153a:	bf00      	nop
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	200001d8 	.word	0x200001d8

08001548 <UART_Check_string>:
  +) RETURN:
    -bool											: true
    												  false
*/
static bool UART_Check_string(uint8_t * rxBuffer)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
	if(strstr((char*)rxBuffer, confirm_NUM_PIN) != NULL)
 8001550:	4b07      	ldr	r3, [pc, #28]	; (8001570 <UART_Check_string+0x28>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4619      	mov	r1, r3
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f003 fee8 	bl	800532c <strstr>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <UART_Check_string+0x1e>
	{
		return true;
 8001562:	2301      	movs	r3, #1
 8001564:	e000      	b.n	8001568 <UART_Check_string+0x20>
	}
	else
	{
		return false;
 8001566:	2300      	movs	r3, #0
	}
}
 8001568:	4618      	mov	r0, r3
 800156a:	3708      	adds	r7, #8
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	200000b4 	.word	0x200000b4

08001574 <UART_SetNUM_PIN>:
    -uint8_t * rxBuffer								: value frome EXTI uart
  +) RETURN:
    -void
*/
static void UART_SetNUM_PIN(uint8_t * rxBuffer)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b088      	sub	sp, #32
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
	char response_string[20] = {0};
 800157c:	2300      	movs	r3, #0
 800157e:	60bb      	str	r3, [r7, #8]
 8001580:	f107 030c 	add.w	r3, r7, #12
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
 8001588:	605a      	str	r2, [r3, #4]
 800158a:	609a      	str	r2, [r3, #8]
 800158c:	60da      	str	r2, [r3, #12]
   /* Kiểm tra độ dài của command "*NUM-PIN:x,abcde\n\r"*/
   if(strlen((char*)rxBuffer) == 17)
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f7fe fddc 	bl	800014c <strlen>
 8001594:	4603      	mov	r3, r0
 8001596:	2b11      	cmp	r3, #17
 8001598:	d130      	bne.n	80015fc <UART_SetNUM_PIN+0x88>
   {
      /*Tách NUM thiết bị */
      char *token = NULL;
 800159a:	2300      	movs	r3, #0
 800159c:	61fb      	str	r3, [r7, #28]
      token = strtok((char*)rxBuffer, ":"); //*NUM-PIN:
 800159e:	491b      	ldr	r1, [pc, #108]	; (800160c <UART_SetNUM_PIN+0x98>)
 80015a0:	6878      	ldr	r0, [r7, #4]
 80015a2:	f003 fed9 	bl	8005358 <strtok>
 80015a6:	61f8      	str	r0, [r7, #28]
      token = strtok(NULL, ","); //x
 80015a8:	4919      	ldr	r1, [pc, #100]	; (8001610 <UART_SetNUM_PIN+0x9c>)
 80015aa:	2000      	movs	r0, #0
 80015ac:	f003 fed4 	bl	8005358 <strtok>
 80015b0:	61f8      	str	r0, [r7, #28]
      num = *token - 48; //num = x
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	3b30      	subs	r3, #48	; 0x30
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	4b16      	ldr	r3, [pc, #88]	; (8001614 <UART_SetNUM_PIN+0xa0>)
 80015bc:	701a      	strb	r2, [r3, #0]


      /*Tách PIN thiết bị */
      token = strtok(NULL, "\n"); //abcde
 80015be:	4916      	ldr	r1, [pc, #88]	; (8001618 <UART_SetNUM_PIN+0xa4>)
 80015c0:	2000      	movs	r0, #0
 80015c2:	f003 fec9 	bl	8005358 <strtok>
 80015c6:	61f8      	str	r0, [r7, #28]
      memcpy(pin, token, 5); //pin = "abcde";
 80015c8:	4b14      	ldr	r3, [pc, #80]	; (800161c <UART_SetNUM_PIN+0xa8>)
 80015ca:	69fa      	ldr	r2, [r7, #28]
 80015cc:	6810      	ldr	r0, [r2, #0]
 80015ce:	6018      	str	r0, [r3, #0]
 80015d0:	7912      	ldrb	r2, [r2, #4]
 80015d2:	711a      	strb	r2, [r3, #4]

      token = NULL;
 80015d4:	2300      	movs	r3, #0
 80015d6:	61fb      	str	r3, [r7, #28]

//      sprintf(response_string, "num: %d, pin: %c%c%c%c%c", num, pin[0], pin[1], pin[2], pin[3], pin[4]);
      sprintf(response_string, "num: %d, pin: %s", num, pin);
 80015d8:	4b0e      	ldr	r3, [pc, #56]	; (8001614 <UART_SetNUM_PIN+0xa0>)
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	461a      	mov	r2, r3
 80015de:	f107 0008 	add.w	r0, r7, #8
 80015e2:	4b0e      	ldr	r3, [pc, #56]	; (800161c <UART_SetNUM_PIN+0xa8>)
 80015e4:	490e      	ldr	r1, [pc, #56]	; (8001620 <UART_SetNUM_PIN+0xac>)
 80015e6:	f003 fe81 	bl	80052ec <siprintf>
      response(response_string);
 80015ea:	f107 0308 	add.w	r3, r7, #8
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7ff ff94 	bl	800151c <response>
      response("\r\n+OK\r\n ");
 80015f4:	480b      	ldr	r0, [pc, #44]	; (8001624 <UART_SetNUM_PIN+0xb0>)
 80015f6:	f7ff ff91 	bl	800151c <response>
   }
   else
   {
      response("\r\n+ERROR:error command\r\n");
   }
}
 80015fa:	e002      	b.n	8001602 <UART_SetNUM_PIN+0x8e>
      response("\r\n+ERROR:error command\r\n");
 80015fc:	480a      	ldr	r0, [pc, #40]	; (8001628 <UART_SetNUM_PIN+0xb4>)
 80015fe:	f7ff ff8d 	bl	800151c <response>
}
 8001602:	bf00      	nop
 8001604:	3720      	adds	r7, #32
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	08006968 	.word	0x08006968
 8001610:	0800696c 	.word	0x0800696c
 8001614:	20000220 	.word	0x20000220
 8001618:	08006970 	.word	0x08006970
 800161c:	20000224 	.word	0x20000224
 8001620:	08006974 	.word	0x08006974
 8001624:	08006988 	.word	0x08006988
 8001628:	08006994 	.word	0x08006994

0800162c <UART_Assign_password>:
    -uint8_t * rxBuffer								: value frome EXTI uart
  +) RETURN:
    -void
*/
static void UART_Assign_password()
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i <= sizeof(jagged_pass[num - 1]); i++)
 8001632:	2300      	movs	r3, #0
 8001634:	71fb      	strb	r3, [r7, #7]
 8001636:	e00e      	b.n	8001656 <UART_Assign_password+0x2a>
	{
		*(jagged_pass[num - 1] + i) = pin[i];
 8001638:	79fa      	ldrb	r2, [r7, #7]
 800163a:	4b0b      	ldr	r3, [pc, #44]	; (8001668 <UART_Assign_password+0x3c>)
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	3b01      	subs	r3, #1
 8001640:	490a      	ldr	r1, [pc, #40]	; (800166c <UART_Assign_password+0x40>)
 8001642:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8001646:	79fb      	ldrb	r3, [r7, #7]
 8001648:	440b      	add	r3, r1
 800164a:	4909      	ldr	r1, [pc, #36]	; (8001670 <UART_Assign_password+0x44>)
 800164c:	5c8a      	ldrb	r2, [r1, r2]
 800164e:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i <= sizeof(jagged_pass[num - 1]); i++)
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	3301      	adds	r3, #1
 8001654:	71fb      	strb	r3, [r7, #7]
 8001656:	79fb      	ldrb	r3, [r7, #7]
 8001658:	2b04      	cmp	r3, #4
 800165a:	d9ed      	bls.n	8001638 <UART_Assign_password+0xc>
	}
}
 800165c:	bf00      	nop
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	bc80      	pop	{r7}
 8001666:	4770      	bx	lr
 8001668:	20000220 	.word	0x20000220
 800166c:	20000090 	.word	0x20000090
 8001670:	20000224 	.word	0x20000224

08001674 <UART_Init_UART>:


//************************** High Level Function ****************************************************************//

void UART_Init_UART(UART_HandleTypeDef *huart)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
	Lib_uart = *huart;
 800167c:	4a05      	ldr	r2, [pc, #20]	; (8001694 <UART_Init_UART+0x20>)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4610      	mov	r0, r2
 8001682:	4619      	mov	r1, r3
 8001684:	2348      	movs	r3, #72	; 0x48
 8001686:	461a      	mov	r2, r3
 8001688:	f003 fe1a 	bl	80052c0 <memcpy>
}
 800168c:	bf00      	nop
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	200001d8 	.word	0x200001d8

08001698 <UART_handler>:



STATE_TX_PIN UART_handler(uint8_t * rxBuffer, char* NUM, char* PIN)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0
 800169e:	60f8      	str	r0, [r7, #12]
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	607a      	str	r2, [r7, #4]
	if(UART_Check_string(rxBuffer) == true)	// Kiem tra chuoi
 80016a4:	68f8      	ldr	r0, [r7, #12]
 80016a6:	f7ff ff4f 	bl	8001548 <UART_Check_string>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d01a      	beq.n	80016e6 <UART_handler+0x4e>
	{
		UART_SetNUM_PIN(rxBuffer);			// Gan vao val "pin" voi num tuong ung
 80016b0:	68f8      	ldr	r0, [r7, #12]
 80016b2:	f7ff ff5f 	bl	8001574 <UART_SetNUM_PIN>

		UART_Assign_password();				// Gan vao Array extern ben handler_keyIN.h
 80016b6:	f7ff ffb9 	bl	800162c <UART_Assign_password>

		//Lay lai gia tri num va pin
		*NUM = num;
 80016ba:	4b0d      	ldr	r3, [pc, #52]	; (80016f0 <UART_handler+0x58>)
 80016bc:	781a      	ldrb	r2, [r3, #0]
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i <= sizeof(PIN); i++)
 80016c2:	2300      	movs	r3, #0
 80016c4:	75fb      	strb	r3, [r7, #23]
 80016c6:	e009      	b.n	80016dc <UART_handler+0x44>
		{
			PIN[i] = pin[i];
 80016c8:	7dfa      	ldrb	r2, [r7, #23]
 80016ca:	7dfb      	ldrb	r3, [r7, #23]
 80016cc:	6879      	ldr	r1, [r7, #4]
 80016ce:	440b      	add	r3, r1
 80016d0:	4908      	ldr	r1, [pc, #32]	; (80016f4 <UART_handler+0x5c>)
 80016d2:	5c8a      	ldrb	r2, [r1, r2]
 80016d4:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i <= sizeof(PIN); i++)
 80016d6:	7dfb      	ldrb	r3, [r7, #23]
 80016d8:	3301      	adds	r3, #1
 80016da:	75fb      	strb	r3, [r7, #23]
 80016dc:	7dfb      	ldrb	r3, [r7, #23]
 80016de:	2b04      	cmp	r3, #4
 80016e0:	d9f2      	bls.n	80016c8 <UART_handler+0x30>
		}

		return UART_HANDLER_OKE;
 80016e2:	2300      	movs	r3, #0
 80016e4:	e000      	b.n	80016e8 <UART_handler+0x50>
	}
	else
	{
		return UART_HANDLER_ERROR;
 80016e6:	2301      	movs	r3, #1
	}
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3718      	adds	r7, #24
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	20000220 	.word	0x20000220
 80016f4:	20000224 	.word	0x20000224

080016f8 <HAL_GPIO_EXTI_Callback>:
uint8_t rxBuffer[20]={0};
volatile uint8_t rxBufferIndex = 0;
volatile uint8_t flag_rx_done = 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	4603      	mov	r3, r0
 8001700:	80fb      	strh	r3, [r7, #6]
	static uint32_t TimeBegin = 0;
	static uint32_t TimeNow = 0;
/*CODE ISR*/
	/*flag keypad*/
	if(((R1_IN_Pin == GPIO_Pin) | (R2_IN_Pin == GPIO_Pin) | (R3_IN_Pin == GPIO_Pin) | (R4_IN_Pin == GPIO_Pin)) && (state_button == KEYPAD))
 8001702:	88fb      	ldrh	r3, [r7, #6]
 8001704:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001708:	bf0c      	ite	eq
 800170a:	2301      	moveq	r3, #1
 800170c:	2300      	movne	r3, #0
 800170e:	b2da      	uxtb	r2, r3
 8001710:	88fb      	ldrh	r3, [r7, #6]
 8001712:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001716:	bf0c      	ite	eq
 8001718:	2301      	moveq	r3, #1
 800171a:	2300      	movne	r3, #0
 800171c:	b2db      	uxtb	r3, r3
 800171e:	4313      	orrs	r3, r2
 8001720:	b2db      	uxtb	r3, r3
 8001722:	461a      	mov	r2, r3
 8001724:	88fb      	ldrh	r3, [r7, #6]
 8001726:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800172a:	bf0c      	ite	eq
 800172c:	2301      	moveq	r3, #1
 800172e:	2300      	movne	r3, #0
 8001730:	b2db      	uxtb	r3, r3
 8001732:	4313      	orrs	r3, r2
 8001734:	88fa      	ldrh	r2, [r7, #6]
 8001736:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800173a:	bf0c      	ite	eq
 800173c:	2201      	moveq	r2, #1
 800173e:	2200      	movne	r2, #0
 8001740:	b2d2      	uxtb	r2, r2
 8001742:	4313      	orrs	r3, r2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d00e      	beq.n	8001766 <HAL_GPIO_EXTI_Callback+0x6e>
 8001748:	4b53      	ldr	r3, [pc, #332]	; (8001898 <HAL_GPIO_EXTI_Callback+0x1a0>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d10a      	bne.n	8001766 <HAL_GPIO_EXTI_Callback+0x6e>
	{
		flag_keypad = 1;
 8001750:	4b52      	ldr	r3, [pc, #328]	; (800189c <HAL_GPIO_EXTI_Callback+0x1a4>)
 8001752:	2201      	movs	r2, #1
 8001754:	701a      	strb	r2, [r3, #0]
		key = KEYPAD_Handler(&COL_KEY_PAD_main, &ROW_KEY_PAD_main);
 8001756:	4952      	ldr	r1, [pc, #328]	; (80018a0 <HAL_GPIO_EXTI_Callback+0x1a8>)
 8001758:	4852      	ldr	r0, [pc, #328]	; (80018a4 <HAL_GPIO_EXTI_Callback+0x1ac>)
 800175a:	f7ff f89f 	bl	800089c <KEYPAD_Handler>
 800175e:	4603      	mov	r3, r0
 8001760:	461a      	mov	r2, r3
 8001762:	4b51      	ldr	r3, [pc, #324]	; (80018a8 <HAL_GPIO_EXTI_Callback+0x1b0>)
 8001764:	701a      	strb	r2, [r3, #0]
	}
	/*flag lcd*/
	if(state_button == BUTTON)
 8001766:	4b4c      	ldr	r3, [pc, #304]	; (8001898 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	2b01      	cmp	r3, #1
 800176c:	d13b      	bne.n	80017e6 <HAL_GPIO_EXTI_Callback+0xee>
	{
		flag_button = 1;
 800176e:	4b4f      	ldr	r3, [pc, #316]	; (80018ac <HAL_GPIO_EXTI_Callback+0x1b4>)
 8001770:	2201      	movs	r2, #1
 8001772:	701a      	strb	r2, [r3, #0]
		if(UP_EXTI_3_Pin == GPIO_Pin)
 8001774:	88fb      	ldrh	r3, [r7, #6]
 8001776:	2b08      	cmp	r3, #8
 8001778:	d111      	bne.n	800179e <HAL_GPIO_EXTI_Callback+0xa6>
		{
			Config++;
 800177a:	4b4d      	ldr	r3, [pc, #308]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x1b8>)
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	b25b      	sxtb	r3, r3
 8001780:	b2db      	uxtb	r3, r3
 8001782:	3301      	adds	r3, #1
 8001784:	b2db      	uxtb	r3, r3
 8001786:	b25a      	sxtb	r2, r3
 8001788:	4b49      	ldr	r3, [pc, #292]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x1b8>)
 800178a:	701a      	strb	r2, [r3, #0]
			if(Config > CONFIG_ROW3) Config = CONFIG_ROW1;
 800178c:	4b48      	ldr	r3, [pc, #288]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x1b8>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	b25b      	sxtb	r3, r3
 8001792:	2b03      	cmp	r3, #3
 8001794:	dd27      	ble.n	80017e6 <HAL_GPIO_EXTI_Callback+0xee>
 8001796:	4b46      	ldr	r3, [pc, #280]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x1b8>)
 8001798:	2201      	movs	r2, #1
 800179a:	701a      	strb	r2, [r3, #0]
 800179c:	e023      	b.n	80017e6 <HAL_GPIO_EXTI_Callback+0xee>
		}
		else if(DOWN_EXTI_4_Pin == GPIO_Pin)
 800179e:	88fb      	ldrh	r3, [r7, #6]
 80017a0:	2b10      	cmp	r3, #16
 80017a2:	d111      	bne.n	80017c8 <HAL_GPIO_EXTI_Callback+0xd0>
		{
			Config--;
 80017a4:	4b42      	ldr	r3, [pc, #264]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x1b8>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	b25b      	sxtb	r3, r3
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	3b01      	subs	r3, #1
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	b25a      	sxtb	r2, r3
 80017b2:	4b3f      	ldr	r3, [pc, #252]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x1b8>)
 80017b4:	701a      	strb	r2, [r3, #0]
			if(Config < CONFIG_ROW1) Config = CONFIG_ROW3;
 80017b6:	4b3e      	ldr	r3, [pc, #248]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x1b8>)
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	b25b      	sxtb	r3, r3
 80017bc:	2b00      	cmp	r3, #0
 80017be:	dc12      	bgt.n	80017e6 <HAL_GPIO_EXTI_Callback+0xee>
 80017c0:	4b3b      	ldr	r3, [pc, #236]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x1b8>)
 80017c2:	2203      	movs	r2, #3
 80017c4:	701a      	strb	r2, [r3, #0]
 80017c6:	e00e      	b.n	80017e6 <HAL_GPIO_EXTI_Callback+0xee>
		}
		else if(ENTER_EXTI_5_Pin == GPIO_Pin)
 80017c8:	88fb      	ldrh	r3, [r7, #6]
 80017ca:	2b20      	cmp	r3, #32
 80017cc:	d10b      	bne.n	80017e6 <HAL_GPIO_EXTI_Callback+0xee>
		{
			if(1 == Mode)
 80017ce:	4b39      	ldr	r3, [pc, #228]	; (80018b4 <HAL_GPIO_EXTI_Callback+0x1bc>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d103      	bne.n	80017e0 <HAL_GPIO_EXTI_Callback+0xe8>
			{
				Enter = 1;
 80017d8:	4b37      	ldr	r3, [pc, #220]	; (80018b8 <HAL_GPIO_EXTI_Callback+0x1c0>)
 80017da:	2201      	movs	r2, #1
 80017dc:	701a      	strb	r2, [r3, #0]
 80017de:	e002      	b.n	80017e6 <HAL_GPIO_EXTI_Callback+0xee>
			}
			else
			{
				Mode = 1;
 80017e0:	4b34      	ldr	r3, [pc, #208]	; (80018b4 <HAL_GPIO_EXTI_Callback+0x1bc>)
 80017e2:	2201      	movs	r2, #1
 80017e4:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	/*END CODE ISR*/

	HAL_Delay(20);
 80017e6:	2014      	movs	r0, #20
 80017e8:	f000 fd78 	bl	80022dc <HAL_Delay>
	TimeBegin = HAL_GetTick();
 80017ec:	f000 fd6c 	bl	80022c8 <HAL_GetTick>
 80017f0:	4603      	mov	r3, r0
 80017f2:	4a32      	ldr	r2, [pc, #200]	; (80018bc <HAL_GPIO_EXTI_Callback+0x1c4>)
 80017f4:	6013      	str	r3, [r2, #0]
	while(		HAL_GPIO_ReadPin(GPIOB, UP_EXTI_3_Pin) == GPIO_PIN_RESET		\
 80017f6:	e00d      	b.n	8001814 <HAL_GPIO_EXTI_Callback+0x11c>
			|| 	HAL_GPIO_ReadPin(R1_IN_GPIO_Port, R1_IN_Pin) == GPIO_PIN_RESET		\
			|| 	HAL_GPIO_ReadPin(R2_IN_GPIO_Port, R2_IN_Pin) == GPIO_PIN_RESET 		\
			|| 	HAL_GPIO_ReadPin(R3_IN_GPIO_Port, R3_IN_Pin) == GPIO_PIN_RESET		\
			|| 	HAL_GPIO_ReadPin(R4_IN_GPIO_Port, R4_IN_Pin) == GPIO_PIN_RESET)
	{
		TimeNow = HAL_GetTick();
 80017f8:	f000 fd66 	bl	80022c8 <HAL_GetTick>
 80017fc:	4603      	mov	r3, r0
 80017fe:	4a30      	ldr	r2, [pc, #192]	; (80018c0 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8001800:	6013      	str	r3, [r2, #0]
		if(TimeNow - TimeBegin == 5000)
 8001802:	4b2f      	ldr	r3, [pc, #188]	; (80018c0 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	4b2d      	ldr	r3, [pc, #180]	; (80018bc <HAL_GPIO_EXTI_Callback+0x1c4>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	1ad3      	subs	r3, r2, r3
 800180c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001810:	4293      	cmp	r3, r2
 8001812:	d035      	beq.n	8001880 <HAL_GPIO_EXTI_Callback+0x188>
	while(		HAL_GPIO_ReadPin(GPIOB, UP_EXTI_3_Pin) == GPIO_PIN_RESET		\
 8001814:	2108      	movs	r1, #8
 8001816:	482b      	ldr	r0, [pc, #172]	; (80018c4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8001818:	f001 f8c8 	bl	80029ac <HAL_GPIO_ReadPin>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d0ea      	beq.n	80017f8 <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(GPIOB, DOWN_EXTI_4_Pin) == GPIO_PIN_RESET 		\
 8001822:	2110      	movs	r1, #16
 8001824:	4827      	ldr	r0, [pc, #156]	; (80018c4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8001826:	f001 f8c1 	bl	80029ac <HAL_GPIO_ReadPin>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d0e3      	beq.n	80017f8 <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(GPIOB, ENTER_EXTI_5_Pin) == GPIO_PIN_RESET		\
 8001830:	2120      	movs	r1, #32
 8001832:	4824      	ldr	r0, [pc, #144]	; (80018c4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8001834:	f001 f8ba 	bl	80029ac <HAL_GPIO_ReadPin>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d0dc      	beq.n	80017f8 <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(R1_IN_GPIO_Port, R1_IN_Pin) == GPIO_PIN_RESET		\
 800183e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001842:	4820      	ldr	r0, [pc, #128]	; (80018c4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8001844:	f001 f8b2 	bl	80029ac <HAL_GPIO_ReadPin>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d0d4      	beq.n	80017f8 <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(R2_IN_GPIO_Port, R2_IN_Pin) == GPIO_PIN_RESET 		\
 800184e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001852:	481c      	ldr	r0, [pc, #112]	; (80018c4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8001854:	f001 f8aa 	bl	80029ac <HAL_GPIO_ReadPin>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d0cc      	beq.n	80017f8 <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(R3_IN_GPIO_Port, R3_IN_Pin) == GPIO_PIN_RESET		\
 800185e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001862:	4818      	ldr	r0, [pc, #96]	; (80018c4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8001864:	f001 f8a2 	bl	80029ac <HAL_GPIO_ReadPin>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d0c4      	beq.n	80017f8 <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(R4_IN_GPIO_Port, R4_IN_Pin) == GPIO_PIN_RESET)
 800186e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001872:	4814      	ldr	r0, [pc, #80]	; (80018c4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8001874:	f001 f89a 	bl	80029ac <HAL_GPIO_ReadPin>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d0bc      	beq.n	80017f8 <HAL_GPIO_EXTI_Callback+0x100>
 800187e:	e000      	b.n	8001882 <HAL_GPIO_EXTI_Callback+0x18a>
		{
//			ButtonError = 1;
			break;
 8001880:	bf00      	nop
		}
	}
	HAL_Delay(20);
 8001882:	2014      	movs	r0, #20
 8001884:	f000 fd2a 	bl	80022dc <HAL_Delay>
	EXTI->PR = ENTER_EXTI_5_Pin | DOWN_EXTI_4_Pin | UP_EXTI_3_Pin \
 8001888:	4b0f      	ldr	r3, [pc, #60]	; (80018c8 <HAL_GPIO_EXTI_Callback+0x1d0>)
 800188a:	f24f 0238 	movw	r2, #61496	; 0xf038
 800188e:	615a      	str	r2, [r3, #20]
			| R1_IN_Pin | R2_IN_Pin |R3_IN_Pin | R4_IN_Pin;
}
 8001890:	bf00      	nop
 8001892:	3708      	adds	r7, #8
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	200000b8 	.word	0x200000b8
 800189c:	200001b4 	.word	0x200001b4
 80018a0:	200002e0 	.word	0x200002e0
 80018a4:	200002c8 	.word	0x200002c8
 80018a8:	200002f8 	.word	0x200002f8
 80018ac:	200001cf 	.word	0x200001cf
 80018b0:	200000ac 	.word	0x200000ac
 80018b4:	200001cd 	.word	0x200001cd
 80018b8:	200001ce 	.word	0x200001ce
 80018bc:	20000340 	.word	0x20000340
 80018c0:	20000344 	.word	0x20000344
 80018c4:	40010c00 	.word	0x40010c00
 80018c8:	40010400 	.word	0x40010400

080018cc <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
	if(rxByte == '\r')
 80018d4:	4b14      	ldr	r3, [pc, #80]	; (8001928 <HAL_UART_RxCpltCallback+0x5c>)
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	2b0d      	cmp	r3, #13
 80018dc:	d103      	bne.n	80018e6 <HAL_UART_RxCpltCallback+0x1a>
	{
		flag_rx_done = 1;
 80018de:	4b13      	ldr	r3, [pc, #76]	; (800192c <HAL_UART_RxCpltCallback+0x60>)
 80018e0:	2201      	movs	r2, #1
 80018e2:	701a      	strb	r2, [r3, #0]
 80018e4:	e00f      	b.n	8001906 <HAL_UART_RxCpltCallback+0x3a>
	}
	else
	{
		rxBuffer[rxBufferIndex] = rxByte;
 80018e6:	4b12      	ldr	r3, [pc, #72]	; (8001930 <HAL_UART_RxCpltCallback+0x64>)
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	461a      	mov	r2, r3
 80018ee:	4b0e      	ldr	r3, [pc, #56]	; (8001928 <HAL_UART_RxCpltCallback+0x5c>)
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	b2d9      	uxtb	r1, r3
 80018f4:	4b0f      	ldr	r3, [pc, #60]	; (8001934 <HAL_UART_RxCpltCallback+0x68>)
 80018f6:	5499      	strb	r1, [r3, r2]
		rxBufferIndex++;
 80018f8:	4b0d      	ldr	r3, [pc, #52]	; (8001930 <HAL_UART_RxCpltCallback+0x64>)
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	3301      	adds	r3, #1
 8001900:	b2da      	uxtb	r2, r3
 8001902:	4b0b      	ldr	r3, [pc, #44]	; (8001930 <HAL_UART_RxCpltCallback+0x64>)
 8001904:	701a      	strb	r2, [r3, #0]
	}
	if(rxBufferIndex >= 20)
 8001906:	4b0a      	ldr	r3, [pc, #40]	; (8001930 <HAL_UART_RxCpltCallback+0x64>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	b2db      	uxtb	r3, r3
 800190c:	2b13      	cmp	r3, #19
 800190e:	d902      	bls.n	8001916 <HAL_UART_RxCpltCallback+0x4a>
	{
		rxBufferIndex = 0;
 8001910:	4b07      	ldr	r3, [pc, #28]	; (8001930 <HAL_UART_RxCpltCallback+0x64>)
 8001912:	2200      	movs	r2, #0
 8001914:	701a      	strb	r2, [r3, #0]
	}
	HAL_UART_Receive_IT(&huart3, (uint8_t*)&rxByte, 1);
 8001916:	2201      	movs	r2, #1
 8001918:	4903      	ldr	r1, [pc, #12]	; (8001928 <HAL_UART_RxCpltCallback+0x5c>)
 800191a:	4807      	ldr	r0, [pc, #28]	; (8001938 <HAL_UART_RxCpltCallback+0x6c>)
 800191c:	f002 ff01 	bl	8004722 <HAL_UART_Receive_IT>
}
 8001920:	bf00      	nop
 8001922:	3708      	adds	r7, #8
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	20000325 	.word	0x20000325
 800192c:	2000033d 	.word	0x2000033d
 8001930:	2000033c 	.word	0x2000033c
 8001934:	20000328 	.word	0x20000328
 8001938:	20000280 	.word	0x20000280

0800193c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800193c:	b590      	push	{r4, r7, lr}
 800193e:	b097      	sub	sp, #92	; 0x5c
 8001940:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001942:	f000 fc69 	bl	8002218 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001946:	f000 f90f 	bl	8001b68 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800194a:	f000 f9a1 	bl	8001c90 <MX_GPIO_Init>
  MX_I2C1_Init();
 800194e:	f000 f947 	bl	8001be0 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8001952:	f000 f973 	bl	8001c3c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  // INIT HAL lib
  HAL_UART_Receive_IT(&huart3, (uint8_t*)&rxByte, 1);
 8001956:	2201      	movs	r2, #1
 8001958:	496b      	ldr	r1, [pc, #428]	; (8001b08 <main+0x1cc>)
 800195a:	486c      	ldr	r0, [pc, #432]	; (8001b0c <main+0x1d0>)
 800195c:	f002 fee1 	bl	8004722 <HAL_UART_Receive_IT>

  // INIT user
  KeyPad_Init(		// Cpl pin + port
 8001960:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001964:	930d      	str	r3, [sp, #52]	; 0x34
 8001966:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800196a:	930c      	str	r3, [sp, #48]	; 0x30
 800196c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001970:	930b      	str	r3, [sp, #44]	; 0x2c
 8001972:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001976:	930a      	str	r3, [sp, #40]	; 0x28
 8001978:	4b65      	ldr	r3, [pc, #404]	; (8001b10 <main+0x1d4>)
 800197a:	9309      	str	r3, [sp, #36]	; 0x24
 800197c:	4b64      	ldr	r3, [pc, #400]	; (8001b10 <main+0x1d4>)
 800197e:	9308      	str	r3, [sp, #32]
 8001980:	4b63      	ldr	r3, [pc, #396]	; (8001b10 <main+0x1d4>)
 8001982:	9307      	str	r3, [sp, #28]
 8001984:	4b62      	ldr	r3, [pc, #392]	; (8001b10 <main+0x1d4>)
 8001986:	9306      	str	r3, [sp, #24]
 8001988:	f44f 7380 	mov.w	r3, #256	; 0x100
 800198c:	9305      	str	r3, [sp, #20]
 800198e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001992:	9304      	str	r3, [sp, #16]
 8001994:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001998:	9303      	str	r3, [sp, #12]
 800199a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800199e:	9302      	str	r3, [sp, #8]
 80019a0:	4b5c      	ldr	r3, [pc, #368]	; (8001b14 <main+0x1d8>)
 80019a2:	9301      	str	r3, [sp, #4]
 80019a4:	4b5b      	ldr	r3, [pc, #364]	; (8001b14 <main+0x1d8>)
 80019a6:	9300      	str	r3, [sp, #0]
 80019a8:	4b5a      	ldr	r3, [pc, #360]	; (8001b14 <main+0x1d8>)
 80019aa:	4a5a      	ldr	r2, [pc, #360]	; (8001b14 <main+0x1d8>)
 80019ac:	495a      	ldr	r1, [pc, #360]	; (8001b18 <main+0x1dc>)
 80019ae:	485b      	ldr	r0, [pc, #364]	; (8001b1c <main+0x1e0>)
 80019b0:	f7fe ff34 	bl	800081c <KeyPad_Init>
					C1_OUT_Pin, C2_OUT_Pin, C3_OUT_Pin, C4_OUT_Pin,										\
					// Row pin + port
					R1_IN_GPIO_Port, R2_IN_GPIO_Port, R3_IN_GPIO_Port, R4_IN_GPIO_Port,					\
					R1_IN_Pin, R2_IN_Pin, R3_IN_Pin, R4_IN_Pin
			  );
  CLCD_I2C_Init(&LCD1, &hi2c1, (0x27 << 1), 16, 4);
 80019b4:	4638      	mov	r0, r7
 80019b6:	2304      	movs	r3, #4
 80019b8:	9300      	str	r3, [sp, #0]
 80019ba:	2310      	movs	r3, #16
 80019bc:	224e      	movs	r2, #78	; 0x4e
 80019be:	4958      	ldr	r1, [pc, #352]	; (8001b20 <main+0x1e4>)
 80019c0:	f7fe fc8e 	bl	80002e0 <CLCD_I2C_Init>

  at24_I2C_Init(hi2c1);
 80019c4:	4c56      	ldr	r4, [pc, #344]	; (8001b20 <main+0x1e4>)
 80019c6:	4668      	mov	r0, sp
 80019c8:	f104 0310 	add.w	r3, r4, #16
 80019cc:	2244      	movs	r2, #68	; 0x44
 80019ce:	4619      	mov	r1, r3
 80019d0:	f003 fc76 	bl	80052c0 <memcpy>
 80019d4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80019d8:	f7fe fbc0 	bl	800015c <at24_I2C_Init>

  UART_Init_UART(&huart3);
 80019dc:	484b      	ldr	r0, [pc, #300]	; (8001b0c <main+0x1d0>)
 80019de:	f7ff fe49 	bl	8001674 <UART_Init_UART>

  FET_74HC595_Init(DATA_595_GPIO_Port, CLK_595_GPIO_Port, LAT_595_GPIO_Port, DATA_595_Pin, CLK_595_Pin, LAT_595_Pin);
 80019e2:	2302      	movs	r3, #2
 80019e4:	9301      	str	r3, [sp, #4]
 80019e6:	2301      	movs	r3, #1
 80019e8:	9300      	str	r3, [sp, #0]
 80019ea:	2380      	movs	r3, #128	; 0x80
 80019ec:	4a48      	ldr	r2, [pc, #288]	; (8001b10 <main+0x1d4>)
 80019ee:	4948      	ldr	r1, [pc, #288]	; (8001b10 <main+0x1d4>)
 80019f0:	4848      	ldr	r0, [pc, #288]	; (8001b14 <main+0x1d8>)
 80019f2:	f7fe ff83 	bl	80008fc <FET_74HC595_Init>

	if(at24_isConnected())
 80019f6:	f7fe fbc9 	bl	800018c <at24_isConnected>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d00c      	beq.n	8001a1a <main+0xde>
	{
		readStatus = at24_read(MEM_ADDR,rData, 15, 100);
 8001a00:	2364      	movs	r3, #100	; 0x64
 8001a02:	220f      	movs	r2, #15
 8001a04:	4947      	ldr	r1, [pc, #284]	; (8001b24 <main+0x1e8>)
 8001a06:	2000      	movs	r0, #0
 8001a08:	f7fe fbd2 	bl	80001b0 <at24_read>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	461a      	mov	r2, r3
 8001a10:	4b45      	ldr	r3, [pc, #276]	; (8001b28 <main+0x1ec>)
 8001a12:	701a      	strb	r2, [r3, #0]
		HAL_Delay(10);
 8001a14:	200a      	movs	r0, #10
 8001a16:	f000 fc61 	bl	80022dc <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /*Debug key*/
	  if(flag_keypad == 1)
 8001a1a:	4b44      	ldr	r3, [pc, #272]	; (8001b2c <main+0x1f0>)
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d107      	bne.n	8001a34 <main+0xf8>
	  {
		  flag_keypad = 0;
 8001a24:	4b41      	ldr	r3, [pc, #260]	; (8001b2c <main+0x1f0>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_TogglePin(LED_KEY_GPIO_Port, LED_KEY_Pin);
 8001a2a:	2110      	movs	r1, #16
 8001a2c:	4839      	ldr	r0, [pc, #228]	; (8001b14 <main+0x1d8>)
 8001a2e:	f000 ffec 	bl	8002a0a <HAL_GPIO_TogglePin>
 8001a32:	e00c      	b.n	8001a4e <main+0x112>
	  }
	  else if(flag_button == 1)
 8001a34:	4b3e      	ldr	r3, [pc, #248]	; (8001b30 <main+0x1f4>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d107      	bne.n	8001a4e <main+0x112>
	  {
		  flag_button = 0;
 8001a3e:	4b3c      	ldr	r3, [pc, #240]	; (8001b30 <main+0x1f4>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_TogglePin(LED_BUTTON_GPIO_Port, LED_BUTTON_Pin);
 8001a44:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a48:	483a      	ldr	r0, [pc, #232]	; (8001b34 <main+0x1f8>)
 8001a4a:	f000 ffde 	bl	8002a0a <HAL_GPIO_TogglePin>
	  }

	  /*UART handler after uart rx is exexecuted*/
	  if(flag_rx_done == 1)
 8001a4e:	4b3a      	ldr	r3, [pc, #232]	; (8001b38 <main+0x1fc>)
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d117      	bne.n	8001a88 <main+0x14c>
	  {
		  flag_rx_done = 0;
 8001a58:	4b37      	ldr	r3, [pc, #220]	; (8001b38 <main+0x1fc>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	701a      	strb	r2, [r3, #0]
		  /*function handler uart*/
		  if(UART_handler(rxBuffer, &num_IN_UART, pin_IN_UART) == UART_HANDLER_OKE);
 8001a5e:	4a37      	ldr	r2, [pc, #220]	; (8001b3c <main+0x200>)
 8001a60:	4937      	ldr	r1, [pc, #220]	; (8001b40 <main+0x204>)
 8001a62:	4838      	ldr	r0, [pc, #224]	; (8001b44 <main+0x208>)
 8001a64:	f7ff fe18 	bl	8001698 <UART_handler>
		  /*Reset arr rx*/
		  for(uint8_t i =0; i < sizeof(rxBuffer); i++)
 8001a68:	2300      	movs	r3, #0
 8001a6a:	73fb      	strb	r3, [r7, #15]
 8001a6c:	e009      	b.n	8001a82 <main+0x146>
		  {
			  rxBuffer[i] = 0;
 8001a6e:	7bfb      	ldrb	r3, [r7, #15]
 8001a70:	4a34      	ldr	r2, [pc, #208]	; (8001b44 <main+0x208>)
 8001a72:	2100      	movs	r1, #0
 8001a74:	54d1      	strb	r1, [r2, r3]
		  	  rxBufferIndex = 0;
 8001a76:	4b34      	ldr	r3, [pc, #208]	; (8001b48 <main+0x20c>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	701a      	strb	r2, [r3, #0]
		  for(uint8_t i =0; i < sizeof(rxBuffer); i++)
 8001a7c:	7bfb      	ldrb	r3, [r7, #15]
 8001a7e:	3301      	adds	r3, #1
 8001a80:	73fb      	strb	r3, [r7, #15]
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
 8001a84:	2b13      	cmp	r3, #19
 8001a86:	d9f2      	bls.n	8001a6e <main+0x132>
		  }
	  }

	  /*Enter key and display on LCD pass/num*/
	  if(handler_keyIN_enterKey_DisplayLCD(&LCD1, state_button, &key, pin_IN) == KEY_OK)
 8001a88:	4b30      	ldr	r3, [pc, #192]	; (8001b4c <main+0x210>)
 8001a8a:	7819      	ldrb	r1, [r3, #0]
 8001a8c:	4638      	mov	r0, r7
 8001a8e:	4b30      	ldr	r3, [pc, #192]	; (8001b50 <main+0x214>)
 8001a90:	4a30      	ldr	r2, [pc, #192]	; (8001b54 <main+0x218>)
 8001a92:	f7fe ffc5 	bl	8000a20 <handler_keyIN_enterKey_DisplayLCD>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d11d      	bne.n	8001ad8 <main+0x19c>
	  {
		  state_hand = handler_keyIN_CheckPIN_NUM(pin_IN, &num_set_fet);
 8001a9c:	492e      	ldr	r1, [pc, #184]	; (8001b58 <main+0x21c>)
 8001a9e:	482c      	ldr	r0, [pc, #176]	; (8001b50 <main+0x214>)
 8001aa0:	f7ff f844 	bl	8000b2c <handler_keyIN_CheckPIN_NUM>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	4b2c      	ldr	r3, [pc, #176]	; (8001b5c <main+0x220>)
 8001aaa:	701a      	strb	r2, [r3, #0]
		  if(state_hand == PASS_OKE && num_set_fet != 0)
 8001aac:	4b2b      	ldr	r3, [pc, #172]	; (8001b5c <main+0x220>)
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	2b02      	cmp	r3, #2
 8001ab2:	d10e      	bne.n	8001ad2 <main+0x196>
 8001ab4:	4b28      	ldr	r3, [pc, #160]	; (8001b58 <main+0x21c>)
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d00a      	beq.n	8001ad2 <main+0x196>
		  {
			  FET_74HC595_Set_Reset(0x01 << (num_set_fet - 1));
 8001abc:	4b26      	ldr	r3, [pc, #152]	; (8001b58 <main+0x21c>)
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	3b01      	subs	r3, #1
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac8:	b29b      	uxth	r3, r3
 8001aca:	4618      	mov	r0, r3
 8001acc:	f7fe ff40 	bl	8000950 <FET_74HC595_Set_Reset>
 8001ad0:	e002      	b.n	8001ad8 <main+0x19c>
		  }
		  else
		  {
			  FET_74HC595_Set_Reset(RESET_ALL_FET);
 8001ad2:	2000      	movs	r0, #0
 8001ad4:	f7fe ff3c 	bl	8000950 <FET_74HC595_Set_Reset>
		  }
	  }

	  /*Chuyển đổi chế độ ch�?n kiểu nút nhấn thao tác màng hình*/
	  if((enter_num_pass.signal_enter_pass == PROCESSING) || (enter_num_pass.signal_enter_num == PROCESSING))
 8001ad8:	4b21      	ldr	r3, [pc, #132]	; (8001b60 <main+0x224>)
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d003      	beq.n	8001ae8 <main+0x1ac>
 8001ae0:	4b1f      	ldr	r3, [pc, #124]	; (8001b60 <main+0x224>)
 8001ae2:	785b      	ldrb	r3, [r3, #1]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d106      	bne.n	8001af6 <main+0x1ba>
	  {
		  state_star_pass = NONE_STAR;
 8001ae8:	4b1e      	ldr	r3, [pc, #120]	; (8001b64 <main+0x228>)
 8001aea:	2201      	movs	r2, #1
 8001aec:	701a      	strb	r2, [r3, #0]
		  state_button = KEYPAD;
 8001aee:	4b17      	ldr	r3, [pc, #92]	; (8001b4c <main+0x210>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	701a      	strb	r2, [r3, #0]
 8001af4:	e002      	b.n	8001afc <main+0x1c0>
	  }
	  else
	  {
		  state_button = BUTTON;
 8001af6:	4b15      	ldr	r3, [pc, #84]	; (8001b4c <main+0x210>)
 8001af8:	2201      	movs	r2, #1
 8001afa:	701a      	strb	r2, [r3, #0]
	  }

	  lcd_system_handler(&LCD1);
 8001afc:	463b      	mov	r3, r7
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7ff fb44 	bl	800118c <lcd_system_handler>
	  if(flag_keypad == 1)
 8001b04:	e789      	b.n	8001a1a <main+0xde>
 8001b06:	bf00      	nop
 8001b08:	20000325 	.word	0x20000325
 8001b0c:	20000280 	.word	0x20000280
 8001b10:	40010c00 	.word	0x40010c00
 8001b14:	40010800 	.word	0x40010800
 8001b18:	200002e0 	.word	0x200002e0
 8001b1c:	200002c8 	.word	0x200002c8
 8001b20:	2000022c 	.word	0x2000022c
 8001b24:	2000030c 	.word	0x2000030c
 8001b28:	2000030a 	.word	0x2000030a
 8001b2c:	200001b4 	.word	0x200001b4
 8001b30:	200001cf 	.word	0x200001cf
 8001b34:	40011000 	.word	0x40011000
 8001b38:	2000033d 	.word	0x2000033d
 8001b3c:	20000304 	.word	0x20000304
 8001b40:	20000309 	.word	0x20000309
 8001b44:	20000328 	.word	0x20000328
 8001b48:	2000033c 	.word	0x2000033c
 8001b4c:	200000b8 	.word	0x200000b8
 8001b50:	200002fc 	.word	0x200002fc
 8001b54:	200002f8 	.word	0x200002f8
 8001b58:	200001ca 	.word	0x200001ca
 8001b5c:	20000000 	.word	0x20000000
 8001b60:	200000b0 	.word	0x200000b0
 8001b64:	200001d0 	.word	0x200001d0

08001b68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b090      	sub	sp, #64	; 0x40
 8001b6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b6e:	f107 0318 	add.w	r3, r7, #24
 8001b72:	2228      	movs	r2, #40	; 0x28
 8001b74:	2100      	movs	r1, #0
 8001b76:	4618      	mov	r0, r3
 8001b78:	f003 fbb0 	bl	80052dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b7c:	1d3b      	adds	r3, r7, #4
 8001b7e:	2200      	movs	r2, #0
 8001b80:	601a      	str	r2, [r3, #0]
 8001b82:	605a      	str	r2, [r3, #4]
 8001b84:	609a      	str	r2, [r3, #8]
 8001b86:	60da      	str	r2, [r3, #12]
 8001b88:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b92:	2310      	movs	r3, #16
 8001b94:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001b96:	2300      	movs	r3, #0
 8001b98:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b9a:	f107 0318 	add.w	r3, r7, #24
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f002 f8dc 	bl	8003d5c <HAL_RCC_OscConfig>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001baa:	f000 f925 	bl	8001df8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bae:	230f      	movs	r3, #15
 8001bb0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001bc2:	1d3b      	adds	r3, r7, #4
 8001bc4:	2100      	movs	r1, #0
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f002 fb4a 	bl	8004260 <HAL_RCC_ClockConfig>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001bd2:	f000 f911 	bl	8001df8 <Error_Handler>
  }
}
 8001bd6:	bf00      	nop
 8001bd8:	3740      	adds	r7, #64	; 0x40
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
	...

08001be0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001be4:	4b12      	ldr	r3, [pc, #72]	; (8001c30 <MX_I2C1_Init+0x50>)
 8001be6:	4a13      	ldr	r2, [pc, #76]	; (8001c34 <MX_I2C1_Init+0x54>)
 8001be8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001bea:	4b11      	ldr	r3, [pc, #68]	; (8001c30 <MX_I2C1_Init+0x50>)
 8001bec:	4a12      	ldr	r2, [pc, #72]	; (8001c38 <MX_I2C1_Init+0x58>)
 8001bee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001bf0:	4b0f      	ldr	r3, [pc, #60]	; (8001c30 <MX_I2C1_Init+0x50>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001bf6:	4b0e      	ldr	r3, [pc, #56]	; (8001c30 <MX_I2C1_Init+0x50>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bfc:	4b0c      	ldr	r3, [pc, #48]	; (8001c30 <MX_I2C1_Init+0x50>)
 8001bfe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c02:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c04:	4b0a      	ldr	r3, [pc, #40]	; (8001c30 <MX_I2C1_Init+0x50>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001c0a:	4b09      	ldr	r3, [pc, #36]	; (8001c30 <MX_I2C1_Init+0x50>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c10:	4b07      	ldr	r3, [pc, #28]	; (8001c30 <MX_I2C1_Init+0x50>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c16:	4b06      	ldr	r3, [pc, #24]	; (8001c30 <MX_I2C1_Init+0x50>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c1c:	4804      	ldr	r0, [pc, #16]	; (8001c30 <MX_I2C1_Init+0x50>)
 8001c1e:	f000 ff25 	bl	8002a6c <HAL_I2C_Init>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001c28:	f000 f8e6 	bl	8001df8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c2c:	bf00      	nop
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	2000022c 	.word	0x2000022c
 8001c34:	40005400 	.word	0x40005400
 8001c38:	000186a0 	.word	0x000186a0

08001c3c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001c40:	4b11      	ldr	r3, [pc, #68]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c42:	4a12      	ldr	r2, [pc, #72]	; (8001c8c <MX_USART3_UART_Init+0x50>)
 8001c44:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001c46:	4b10      	ldr	r3, [pc, #64]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c4c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001c4e:	4b0e      	ldr	r3, [pc, #56]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001c54:	4b0c      	ldr	r3, [pc, #48]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001c5a:	4b0b      	ldr	r3, [pc, #44]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001c60:	4b09      	ldr	r3, [pc, #36]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c62:	220c      	movs	r2, #12
 8001c64:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c66:	4b08      	ldr	r3, [pc, #32]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c6c:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001c72:	4805      	ldr	r0, [pc, #20]	; (8001c88 <MX_USART3_UART_Init+0x4c>)
 8001c74:	f002 fc82 	bl	800457c <HAL_UART_Init>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001c7e:	f000 f8bb 	bl	8001df8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	20000280 	.word	0x20000280
 8001c8c:	40004800 	.word	0x40004800

08001c90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b088      	sub	sp, #32
 8001c94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c96:	f107 0310 	add.w	r3, r7, #16
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	601a      	str	r2, [r3, #0]
 8001c9e:	605a      	str	r2, [r3, #4]
 8001ca0:	609a      	str	r2, [r3, #8]
 8001ca2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ca4:	4b4f      	ldr	r3, [pc, #316]	; (8001de4 <MX_GPIO_Init+0x154>)
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	4a4e      	ldr	r2, [pc, #312]	; (8001de4 <MX_GPIO_Init+0x154>)
 8001caa:	f043 0310 	orr.w	r3, r3, #16
 8001cae:	6193      	str	r3, [r2, #24]
 8001cb0:	4b4c      	ldr	r3, [pc, #304]	; (8001de4 <MX_GPIO_Init+0x154>)
 8001cb2:	699b      	ldr	r3, [r3, #24]
 8001cb4:	f003 0310 	and.w	r3, r3, #16
 8001cb8:	60fb      	str	r3, [r7, #12]
 8001cba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cbc:	4b49      	ldr	r3, [pc, #292]	; (8001de4 <MX_GPIO_Init+0x154>)
 8001cbe:	699b      	ldr	r3, [r3, #24]
 8001cc0:	4a48      	ldr	r2, [pc, #288]	; (8001de4 <MX_GPIO_Init+0x154>)
 8001cc2:	f043 0304 	orr.w	r3, r3, #4
 8001cc6:	6193      	str	r3, [r2, #24]
 8001cc8:	4b46      	ldr	r3, [pc, #280]	; (8001de4 <MX_GPIO_Init+0x154>)
 8001cca:	699b      	ldr	r3, [r3, #24]
 8001ccc:	f003 0304 	and.w	r3, r3, #4
 8001cd0:	60bb      	str	r3, [r7, #8]
 8001cd2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cd4:	4b43      	ldr	r3, [pc, #268]	; (8001de4 <MX_GPIO_Init+0x154>)
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	4a42      	ldr	r2, [pc, #264]	; (8001de4 <MX_GPIO_Init+0x154>)
 8001cda:	f043 0308 	orr.w	r3, r3, #8
 8001cde:	6193      	str	r3, [r2, #24]
 8001ce0:	4b40      	ldr	r3, [pc, #256]	; (8001de4 <MX_GPIO_Init+0x154>)
 8001ce2:	699b      	ldr	r3, [r3, #24]
 8001ce4:	f003 0308 	and.w	r3, r3, #8
 8001ce8:	607b      	str	r3, [r7, #4]
 8001cea:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BUTTON_GPIO_Port, LED_BUTTON_Pin, GPIO_PIN_RESET);
 8001cec:	2200      	movs	r2, #0
 8001cee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cf2:	483d      	ldr	r0, [pc, #244]	; (8001de8 <MX_GPIO_Init+0x158>)
 8001cf4:	f000 fe71 	bl	80029da <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_STATE_Pin|LED_KEY_Pin|LED_RESULT_Pin|LED_USER_Pin
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	f640 71f8 	movw	r1, #4088	; 0xff8
 8001cfe:	483b      	ldr	r0, [pc, #236]	; (8001dec <MX_GPIO_Init+0x15c>)
 8001d00:	f000 fe6b 	bl	80029da <HAL_GPIO_WritePin>
                          |DATA_595_Pin|C4_OUT_Pin|C3_OUT_Pin|C2_OUT_Pin
                          |C1_OUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CLK_595_Pin|LAT_595_Pin, GPIO_PIN_RESET);
 8001d04:	2200      	movs	r2, #0
 8001d06:	2103      	movs	r1, #3
 8001d08:	4839      	ldr	r0, [pc, #228]	; (8001df0 <MX_GPIO_Init+0x160>)
 8001d0a:	f000 fe66 	bl	80029da <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_BUTTON_Pin */
  GPIO_InitStruct.Pin = LED_BUTTON_Pin;
 8001d0e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d14:	2301      	movs	r3, #1
 8001d16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1c:	2302      	movs	r3, #2
 8001d1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001d20:	f107 0310 	add.w	r3, r7, #16
 8001d24:	4619      	mov	r1, r3
 8001d26:	4830      	ldr	r0, [pc, #192]	; (8001de8 <MX_GPIO_Init+0x158>)
 8001d28:	f000 fcbc 	bl	80026a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_STATE_Pin LED_KEY_Pin LED_RESULT_Pin LED_USER_Pin
                           DATA_595_Pin */
  GPIO_InitStruct.Pin = LED_STATE_Pin|LED_KEY_Pin|LED_RESULT_Pin|LED_USER_Pin
 8001d2c:	23f8      	movs	r3, #248	; 0xf8
 8001d2e:	613b      	str	r3, [r7, #16]
                          |DATA_595_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d30:	2301      	movs	r3, #1
 8001d32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d34:	2300      	movs	r3, #0
 8001d36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d38:	2302      	movs	r3, #2
 8001d3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d3c:	f107 0310 	add.w	r3, r7, #16
 8001d40:	4619      	mov	r1, r3
 8001d42:	482a      	ldr	r0, [pc, #168]	; (8001dec <MX_GPIO_Init+0x15c>)
 8001d44:	f000 fcae 	bl	80026a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CLK_595_Pin LAT_595_Pin */
  GPIO_InitStruct.Pin = CLK_595_Pin|LAT_595_Pin;
 8001d48:	2303      	movs	r3, #3
 8001d4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d50:	2300      	movs	r3, #0
 8001d52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d54:	2302      	movs	r3, #2
 8001d56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d58:	f107 0310 	add.w	r3, r7, #16
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4824      	ldr	r0, [pc, #144]	; (8001df0 <MX_GPIO_Init+0x160>)
 8001d60:	f000 fca0 	bl	80026a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : R4_IN_Pin R3_IN_Pin R2_IN_Pin R1_IN_Pin
                           UP_EXTI_3_Pin DOWN_EXTI_4_Pin ENTER_EXTI_5_Pin */
  GPIO_InitStruct.Pin = R4_IN_Pin|R3_IN_Pin|R2_IN_Pin|R1_IN_Pin
 8001d64:	f24f 0338 	movw	r3, #61496	; 0xf038
 8001d68:	613b      	str	r3, [r7, #16]
                          |UP_EXTI_3_Pin|DOWN_EXTI_4_Pin|ENTER_EXTI_5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d6a:	4b22      	ldr	r3, [pc, #136]	; (8001df4 <MX_GPIO_Init+0x164>)
 8001d6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d72:	f107 0310 	add.w	r3, r7, #16
 8001d76:	4619      	mov	r1, r3
 8001d78:	481d      	ldr	r0, [pc, #116]	; (8001df0 <MX_GPIO_Init+0x160>)
 8001d7a:	f000 fc93 	bl	80026a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : C4_OUT_Pin C3_OUT_Pin C2_OUT_Pin C1_OUT_Pin */
  GPIO_InitStruct.Pin = C4_OUT_Pin|C3_OUT_Pin|C2_OUT_Pin|C1_OUT_Pin;
 8001d7e:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001d82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d84:	2301      	movs	r3, #1
 8001d86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d88:	2302      	movs	r3, #2
 8001d8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d90:	f107 0310 	add.w	r3, r7, #16
 8001d94:	4619      	mov	r1, r3
 8001d96:	4815      	ldr	r0, [pc, #84]	; (8001dec <MX_GPIO_Init+0x15c>)
 8001d98:	f000 fc84 	bl	80026a4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	2105      	movs	r1, #5
 8001da0:	2009      	movs	r0, #9
 8001da2:	f000 fb96 	bl	80024d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001da6:	2009      	movs	r0, #9
 8001da8:	f000 fbaf 	bl	800250a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8001dac:	2200      	movs	r2, #0
 8001dae:	2105      	movs	r1, #5
 8001db0:	200a      	movs	r0, #10
 8001db2:	f000 fb8e 	bl	80024d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001db6:	200a      	movs	r0, #10
 8001db8:	f000 fba7 	bl	800250a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	2105      	movs	r1, #5
 8001dc0:	2017      	movs	r0, #23
 8001dc2:	f000 fb86 	bl	80024d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001dc6:	2017      	movs	r0, #23
 8001dc8:	f000 fb9f 	bl	800250a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001dcc:	2200      	movs	r2, #0
 8001dce:	2105      	movs	r1, #5
 8001dd0:	2028      	movs	r0, #40	; 0x28
 8001dd2:	f000 fb7e 	bl	80024d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001dd6:	2028      	movs	r0, #40	; 0x28
 8001dd8:	f000 fb97 	bl	800250a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ddc:	bf00      	nop
 8001dde:	3720      	adds	r7, #32
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	40021000 	.word	0x40021000
 8001de8:	40011000 	.word	0x40011000
 8001dec:	40010800 	.word	0x40010800
 8001df0:	40010c00 	.word	0x40010c00
 8001df4:	10210000 	.word	0x10210000

08001df8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dfc:	b672      	cpsid	i
}
 8001dfe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e00:	e7fe      	b.n	8001e00 <Error_Handler+0x8>
	...

08001e04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b085      	sub	sp, #20
 8001e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e0a:	4b15      	ldr	r3, [pc, #84]	; (8001e60 <HAL_MspInit+0x5c>)
 8001e0c:	699b      	ldr	r3, [r3, #24]
 8001e0e:	4a14      	ldr	r2, [pc, #80]	; (8001e60 <HAL_MspInit+0x5c>)
 8001e10:	f043 0301 	orr.w	r3, r3, #1
 8001e14:	6193      	str	r3, [r2, #24]
 8001e16:	4b12      	ldr	r3, [pc, #72]	; (8001e60 <HAL_MspInit+0x5c>)
 8001e18:	699b      	ldr	r3, [r3, #24]
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	60bb      	str	r3, [r7, #8]
 8001e20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e22:	4b0f      	ldr	r3, [pc, #60]	; (8001e60 <HAL_MspInit+0x5c>)
 8001e24:	69db      	ldr	r3, [r3, #28]
 8001e26:	4a0e      	ldr	r2, [pc, #56]	; (8001e60 <HAL_MspInit+0x5c>)
 8001e28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e2c:	61d3      	str	r3, [r2, #28]
 8001e2e:	4b0c      	ldr	r3, [pc, #48]	; (8001e60 <HAL_MspInit+0x5c>)
 8001e30:	69db      	ldr	r3, [r3, #28]
 8001e32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e36:	607b      	str	r3, [r7, #4]
 8001e38:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e3a:	4b0a      	ldr	r3, [pc, #40]	; (8001e64 <HAL_MspInit+0x60>)
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	60fb      	str	r3, [r7, #12]
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001e46:	60fb      	str	r3, [r7, #12]
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e4e:	60fb      	str	r3, [r7, #12]
 8001e50:	4a04      	ldr	r2, [pc, #16]	; (8001e64 <HAL_MspInit+0x60>)
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e56:	bf00      	nop
 8001e58:	3714      	adds	r7, #20
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bc80      	pop	{r7}
 8001e5e:	4770      	bx	lr
 8001e60:	40021000 	.word	0x40021000
 8001e64:	40010000 	.word	0x40010000

08001e68 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b088      	sub	sp, #32
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e70:	f107 0310 	add.w	r3, r7, #16
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	605a      	str	r2, [r3, #4]
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a15      	ldr	r2, [pc, #84]	; (8001ed8 <HAL_I2C_MspInit+0x70>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d123      	bne.n	8001ed0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e88:	4b14      	ldr	r3, [pc, #80]	; (8001edc <HAL_I2C_MspInit+0x74>)
 8001e8a:	699b      	ldr	r3, [r3, #24]
 8001e8c:	4a13      	ldr	r2, [pc, #76]	; (8001edc <HAL_I2C_MspInit+0x74>)
 8001e8e:	f043 0308 	orr.w	r3, r3, #8
 8001e92:	6193      	str	r3, [r2, #24]
 8001e94:	4b11      	ldr	r3, [pc, #68]	; (8001edc <HAL_I2C_MspInit+0x74>)
 8001e96:	699b      	ldr	r3, [r3, #24]
 8001e98:	f003 0308 	and.w	r3, r3, #8
 8001e9c:	60fb      	str	r3, [r7, #12]
 8001e9e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ea0:	23c0      	movs	r3, #192	; 0xc0
 8001ea2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ea4:	2312      	movs	r3, #18
 8001ea6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eac:	f107 0310 	add.w	r3, r7, #16
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	480b      	ldr	r0, [pc, #44]	; (8001ee0 <HAL_I2C_MspInit+0x78>)
 8001eb4:	f000 fbf6 	bl	80026a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001eb8:	4b08      	ldr	r3, [pc, #32]	; (8001edc <HAL_I2C_MspInit+0x74>)
 8001eba:	69db      	ldr	r3, [r3, #28]
 8001ebc:	4a07      	ldr	r2, [pc, #28]	; (8001edc <HAL_I2C_MspInit+0x74>)
 8001ebe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ec2:	61d3      	str	r3, [r2, #28]
 8001ec4:	4b05      	ldr	r3, [pc, #20]	; (8001edc <HAL_I2C_MspInit+0x74>)
 8001ec6:	69db      	ldr	r3, [r3, #28]
 8001ec8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ecc:	60bb      	str	r3, [r7, #8]
 8001ece:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001ed0:	bf00      	nop
 8001ed2:	3720      	adds	r7, #32
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	40005400 	.word	0x40005400
 8001edc:	40021000 	.word	0x40021000
 8001ee0:	40010c00 	.word	0x40010c00

08001ee4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b088      	sub	sp, #32
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eec:	f107 0310 	add.w	r3, r7, #16
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	605a      	str	r2, [r3, #4]
 8001ef6:	609a      	str	r2, [r3, #8]
 8001ef8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a20      	ldr	r2, [pc, #128]	; (8001f80 <HAL_UART_MspInit+0x9c>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d139      	bne.n	8001f78 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f04:	4b1f      	ldr	r3, [pc, #124]	; (8001f84 <HAL_UART_MspInit+0xa0>)
 8001f06:	69db      	ldr	r3, [r3, #28]
 8001f08:	4a1e      	ldr	r2, [pc, #120]	; (8001f84 <HAL_UART_MspInit+0xa0>)
 8001f0a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f0e:	61d3      	str	r3, [r2, #28]
 8001f10:	4b1c      	ldr	r3, [pc, #112]	; (8001f84 <HAL_UART_MspInit+0xa0>)
 8001f12:	69db      	ldr	r3, [r3, #28]
 8001f14:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f18:	60fb      	str	r3, [r7, #12]
 8001f1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f1c:	4b19      	ldr	r3, [pc, #100]	; (8001f84 <HAL_UART_MspInit+0xa0>)
 8001f1e:	699b      	ldr	r3, [r3, #24]
 8001f20:	4a18      	ldr	r2, [pc, #96]	; (8001f84 <HAL_UART_MspInit+0xa0>)
 8001f22:	f043 0308 	orr.w	r3, r3, #8
 8001f26:	6193      	str	r3, [r2, #24]
 8001f28:	4b16      	ldr	r3, [pc, #88]	; (8001f84 <HAL_UART_MspInit+0xa0>)
 8001f2a:	699b      	ldr	r3, [r3, #24]
 8001f2c:	f003 0308 	and.w	r3, r3, #8
 8001f30:	60bb      	str	r3, [r7, #8]
 8001f32:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f38:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f42:	f107 0310 	add.w	r3, r7, #16
 8001f46:	4619      	mov	r1, r3
 8001f48:	480f      	ldr	r0, [pc, #60]	; (8001f88 <HAL_UART_MspInit+0xa4>)
 8001f4a:	f000 fbab 	bl	80026a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001f4e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f52:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f54:	2300      	movs	r3, #0
 8001f56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f5c:	f107 0310 	add.w	r3, r7, #16
 8001f60:	4619      	mov	r1, r3
 8001f62:	4809      	ldr	r0, [pc, #36]	; (8001f88 <HAL_UART_MspInit+0xa4>)
 8001f64:	f000 fb9e 	bl	80026a4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001f68:	2200      	movs	r2, #0
 8001f6a:	2100      	movs	r1, #0
 8001f6c:	2027      	movs	r0, #39	; 0x27
 8001f6e:	f000 fab0 	bl	80024d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001f72:	2027      	movs	r0, #39	; 0x27
 8001f74:	f000 fac9 	bl	800250a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001f78:	bf00      	nop
 8001f7a:	3720      	adds	r7, #32
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	40004800 	.word	0x40004800
 8001f84:	40021000 	.word	0x40021000
 8001f88:	40010c00 	.word	0x40010c00

08001f8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f90:	e7fe      	b.n	8001f90 <NMI_Handler+0x4>

08001f92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f92:	b480      	push	{r7}
 8001f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f96:	e7fe      	b.n	8001f96 <HardFault_Handler+0x4>

08001f98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f9c:	e7fe      	b.n	8001f9c <MemManage_Handler+0x4>

08001f9e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f9e:	b480      	push	{r7}
 8001fa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fa2:	e7fe      	b.n	8001fa2 <BusFault_Handler+0x4>

08001fa4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fa8:	e7fe      	b.n	8001fa8 <UsageFault_Handler+0x4>

08001faa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001faa:	b480      	push	{r7}
 8001fac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fae:	bf00      	nop
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bc80      	pop	{r7}
 8001fb4:	4770      	bx	lr

08001fb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fb6:	b480      	push	{r7}
 8001fb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fba:	bf00      	nop
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bc80      	pop	{r7}
 8001fc0:	4770      	bx	lr

08001fc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fc6:	bf00      	nop
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bc80      	pop	{r7}
 8001fcc:	4770      	bx	lr

08001fce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fd2:	f000 f967 	bl	80022a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fd6:	bf00      	nop
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UP_EXTI_3_Pin);
 8001fde:	2008      	movs	r0, #8
 8001fe0:	f000 fd2c 	bl	8002a3c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001fe4:	bf00      	nop
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DOWN_EXTI_4_Pin);
 8001fec:	2010      	movs	r0, #16
 8001fee:	f000 fd25 	bl	8002a3c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001ff2:	bf00      	nop
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENTER_EXTI_5_Pin);
 8001ffa:	2020      	movs	r0, #32
 8001ffc:	f000 fd1e 	bl	8002a3c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002000:	bf00      	nop
 8002002:	bd80      	pop	{r7, pc}

08002004 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002008:	4802      	ldr	r0, [pc, #8]	; (8002014 <USART3_IRQHandler+0x10>)
 800200a:	f002 fbaf 	bl	800476c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800200e:	bf00      	nop
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	20000280 	.word	0x20000280

08002018 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(R4_IN_Pin);
 800201c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002020:	f000 fd0c 	bl	8002a3c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(R3_IN_Pin);
 8002024:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002028:	f000 fd08 	bl	8002a3c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(R2_IN_Pin);
 800202c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002030:	f000 fd04 	bl	8002a3c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(R1_IN_Pin);
 8002034:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002038:	f000 fd00 	bl	8002a3c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800203c:	bf00      	nop
 800203e:	bd80      	pop	{r7, pc}

08002040 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  return 1;
 8002044:	2301      	movs	r3, #1
}
 8002046:	4618      	mov	r0, r3
 8002048:	46bd      	mov	sp, r7
 800204a:	bc80      	pop	{r7}
 800204c:	4770      	bx	lr

0800204e <_kill>:

int _kill(int pid, int sig)
{
 800204e:	b580      	push	{r7, lr}
 8002050:	b082      	sub	sp, #8
 8002052:	af00      	add	r7, sp, #0
 8002054:	6078      	str	r0, [r7, #4]
 8002056:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002058:	f003 f908 	bl	800526c <__errno>
 800205c:	4603      	mov	r3, r0
 800205e:	2216      	movs	r2, #22
 8002060:	601a      	str	r2, [r3, #0]
  return -1;
 8002062:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002066:	4618      	mov	r0, r3
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}

0800206e <_exit>:

void _exit (int status)
{
 800206e:	b580      	push	{r7, lr}
 8002070:	b082      	sub	sp, #8
 8002072:	af00      	add	r7, sp, #0
 8002074:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002076:	f04f 31ff 	mov.w	r1, #4294967295
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f7ff ffe7 	bl	800204e <_kill>
  while (1) {}    /* Make sure we hang here */
 8002080:	e7fe      	b.n	8002080 <_exit+0x12>

08002082 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b086      	sub	sp, #24
 8002086:	af00      	add	r7, sp, #0
 8002088:	60f8      	str	r0, [r7, #12]
 800208a:	60b9      	str	r1, [r7, #8]
 800208c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800208e:	2300      	movs	r3, #0
 8002090:	617b      	str	r3, [r7, #20]
 8002092:	e00a      	b.n	80020aa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002094:	f3af 8000 	nop.w
 8002098:	4601      	mov	r1, r0
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	1c5a      	adds	r2, r3, #1
 800209e:	60ba      	str	r2, [r7, #8]
 80020a0:	b2ca      	uxtb	r2, r1
 80020a2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	3301      	adds	r3, #1
 80020a8:	617b      	str	r3, [r7, #20]
 80020aa:	697a      	ldr	r2, [r7, #20]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	429a      	cmp	r2, r3
 80020b0:	dbf0      	blt.n	8002094 <_read+0x12>
  }

  return len;
 80020b2:	687b      	ldr	r3, [r7, #4]
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3718      	adds	r7, #24
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}

080020bc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	60f8      	str	r0, [r7, #12]
 80020c4:	60b9      	str	r1, [r7, #8]
 80020c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020c8:	2300      	movs	r3, #0
 80020ca:	617b      	str	r3, [r7, #20]
 80020cc:	e009      	b.n	80020e2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	1c5a      	adds	r2, r3, #1
 80020d2:	60ba      	str	r2, [r7, #8]
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	4618      	mov	r0, r3
 80020d8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	3301      	adds	r3, #1
 80020e0:	617b      	str	r3, [r7, #20]
 80020e2:	697a      	ldr	r2, [r7, #20]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	dbf1      	blt.n	80020ce <_write+0x12>
  }
  return len;
 80020ea:	687b      	ldr	r3, [r7, #4]
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3718      	adds	r7, #24
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <_close>:

int _close(int file)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002100:	4618      	mov	r0, r3
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	bc80      	pop	{r7}
 8002108:	4770      	bx	lr

0800210a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800210a:	b480      	push	{r7}
 800210c:	b083      	sub	sp, #12
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
 8002112:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800211a:	605a      	str	r2, [r3, #4]
  return 0;
 800211c:	2300      	movs	r3, #0
}
 800211e:	4618      	mov	r0, r3
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	bc80      	pop	{r7}
 8002126:	4770      	bx	lr

08002128 <_isatty>:

int _isatty(int file)
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002130:	2301      	movs	r3, #1
}
 8002132:	4618      	mov	r0, r3
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	bc80      	pop	{r7}
 800213a:	4770      	bx	lr

0800213c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800213c:	b480      	push	{r7}
 800213e:	b085      	sub	sp, #20
 8002140:	af00      	add	r7, sp, #0
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	60b9      	str	r1, [r7, #8]
 8002146:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002148:	2300      	movs	r3, #0
}
 800214a:	4618      	mov	r0, r3
 800214c:	3714      	adds	r7, #20
 800214e:	46bd      	mov	sp, r7
 8002150:	bc80      	pop	{r7}
 8002152:	4770      	bx	lr

08002154 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b086      	sub	sp, #24
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800215c:	4a14      	ldr	r2, [pc, #80]	; (80021b0 <_sbrk+0x5c>)
 800215e:	4b15      	ldr	r3, [pc, #84]	; (80021b4 <_sbrk+0x60>)
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002168:	4b13      	ldr	r3, [pc, #76]	; (80021b8 <_sbrk+0x64>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d102      	bne.n	8002176 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002170:	4b11      	ldr	r3, [pc, #68]	; (80021b8 <_sbrk+0x64>)
 8002172:	4a12      	ldr	r2, [pc, #72]	; (80021bc <_sbrk+0x68>)
 8002174:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002176:	4b10      	ldr	r3, [pc, #64]	; (80021b8 <_sbrk+0x64>)
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4413      	add	r3, r2
 800217e:	693a      	ldr	r2, [r7, #16]
 8002180:	429a      	cmp	r2, r3
 8002182:	d207      	bcs.n	8002194 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002184:	f003 f872 	bl	800526c <__errno>
 8002188:	4603      	mov	r3, r0
 800218a:	220c      	movs	r2, #12
 800218c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800218e:	f04f 33ff 	mov.w	r3, #4294967295
 8002192:	e009      	b.n	80021a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002194:	4b08      	ldr	r3, [pc, #32]	; (80021b8 <_sbrk+0x64>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800219a:	4b07      	ldr	r3, [pc, #28]	; (80021b8 <_sbrk+0x64>)
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4413      	add	r3, r2
 80021a2:	4a05      	ldr	r2, [pc, #20]	; (80021b8 <_sbrk+0x64>)
 80021a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021a6:	68fb      	ldr	r3, [r7, #12]
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3718      	adds	r7, #24
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	20005000 	.word	0x20005000
 80021b4:	00000400 	.word	0x00000400
 80021b8:	20000348 	.word	0x20000348
 80021bc:	20000360 	.word	0x20000360

080021c0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021c4:	bf00      	nop
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bc80      	pop	{r7}
 80021ca:	4770      	bx	lr

080021cc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80021cc:	f7ff fff8 	bl	80021c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021d0:	480b      	ldr	r0, [pc, #44]	; (8002200 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80021d2:	490c      	ldr	r1, [pc, #48]	; (8002204 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80021d4:	4a0c      	ldr	r2, [pc, #48]	; (8002208 <LoopFillZerobss+0x16>)
  movs r3, #0
 80021d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021d8:	e002      	b.n	80021e0 <LoopCopyDataInit>

080021da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021de:	3304      	adds	r3, #4

080021e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021e4:	d3f9      	bcc.n	80021da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021e6:	4a09      	ldr	r2, [pc, #36]	; (800220c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80021e8:	4c09      	ldr	r4, [pc, #36]	; (8002210 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80021ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021ec:	e001      	b.n	80021f2 <LoopFillZerobss>

080021ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021f0:	3204      	adds	r2, #4

080021f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021f4:	d3fb      	bcc.n	80021ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021f6:	f003 f83f 	bl	8005278 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80021fa:	f7ff fb9f 	bl	800193c <main>
  bx lr
 80021fe:	4770      	bx	lr
  ldr r0, =_sdata
 8002200:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002204:	2000012c 	.word	0x2000012c
  ldr r2, =_sidata
 8002208:	08006b3c 	.word	0x08006b3c
  ldr r2, =_sbss
 800220c:	2000012c 	.word	0x2000012c
  ldr r4, =_ebss
 8002210:	20000360 	.word	0x20000360

08002214 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002214:	e7fe      	b.n	8002214 <ADC1_2_IRQHandler>
	...

08002218 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800221c:	4b08      	ldr	r3, [pc, #32]	; (8002240 <HAL_Init+0x28>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a07      	ldr	r2, [pc, #28]	; (8002240 <HAL_Init+0x28>)
 8002222:	f043 0310 	orr.w	r3, r3, #16
 8002226:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002228:	2003      	movs	r0, #3
 800222a:	f000 f947 	bl	80024bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800222e:	2004      	movs	r0, #4
 8002230:	f000 f808 	bl	8002244 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002234:	f7ff fde6 	bl	8001e04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002238:	2300      	movs	r3, #0
}
 800223a:	4618      	mov	r0, r3
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	40022000 	.word	0x40022000

08002244 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b082      	sub	sp, #8
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800224c:	4b12      	ldr	r3, [pc, #72]	; (8002298 <HAL_InitTick+0x54>)
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	4b12      	ldr	r3, [pc, #72]	; (800229c <HAL_InitTick+0x58>)
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	4619      	mov	r1, r3
 8002256:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800225a:	fbb3 f3f1 	udiv	r3, r3, r1
 800225e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002262:	4618      	mov	r0, r3
 8002264:	f000 f95f 	bl	8002526 <HAL_SYSTICK_Config>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d001      	beq.n	8002272 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e00e      	b.n	8002290 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2b0f      	cmp	r3, #15
 8002276:	d80a      	bhi.n	800228e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002278:	2200      	movs	r2, #0
 800227a:	6879      	ldr	r1, [r7, #4]
 800227c:	f04f 30ff 	mov.w	r0, #4294967295
 8002280:	f000 f927 	bl	80024d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002284:	4a06      	ldr	r2, [pc, #24]	; (80022a0 <HAL_InitTick+0x5c>)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800228a:	2300      	movs	r3, #0
 800228c:	e000      	b.n	8002290 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
}
 8002290:	4618      	mov	r0, r3
 8002292:	3708      	adds	r7, #8
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	200000bc 	.word	0x200000bc
 800229c:	200000c4 	.word	0x200000c4
 80022a0:	200000c0 	.word	0x200000c0

080022a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022a8:	4b05      	ldr	r3, [pc, #20]	; (80022c0 <HAL_IncTick+0x1c>)
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	461a      	mov	r2, r3
 80022ae:	4b05      	ldr	r3, [pc, #20]	; (80022c4 <HAL_IncTick+0x20>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4413      	add	r3, r2
 80022b4:	4a03      	ldr	r2, [pc, #12]	; (80022c4 <HAL_IncTick+0x20>)
 80022b6:	6013      	str	r3, [r2, #0]
}
 80022b8:	bf00      	nop
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bc80      	pop	{r7}
 80022be:	4770      	bx	lr
 80022c0:	200000c4 	.word	0x200000c4
 80022c4:	2000034c 	.word	0x2000034c

080022c8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  return uwTick;
 80022cc:	4b02      	ldr	r3, [pc, #8]	; (80022d8 <HAL_GetTick+0x10>)
 80022ce:	681b      	ldr	r3, [r3, #0]
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bc80      	pop	{r7}
 80022d6:	4770      	bx	lr
 80022d8:	2000034c 	.word	0x2000034c

080022dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022e4:	f7ff fff0 	bl	80022c8 <HAL_GetTick>
 80022e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022f4:	d005      	beq.n	8002302 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022f6:	4b0a      	ldr	r3, [pc, #40]	; (8002320 <HAL_Delay+0x44>)
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	461a      	mov	r2, r3
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	4413      	add	r3, r2
 8002300:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002302:	bf00      	nop
 8002304:	f7ff ffe0 	bl	80022c8 <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	68fa      	ldr	r2, [r7, #12]
 8002310:	429a      	cmp	r2, r3
 8002312:	d8f7      	bhi.n	8002304 <HAL_Delay+0x28>
  {
  }
}
 8002314:	bf00      	nop
 8002316:	bf00      	nop
 8002318:	3710      	adds	r7, #16
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	200000c4 	.word	0x200000c4

08002324 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002324:	b480      	push	{r7}
 8002326:	b085      	sub	sp, #20
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	f003 0307 	and.w	r3, r3, #7
 8002332:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002334:	4b0c      	ldr	r3, [pc, #48]	; (8002368 <__NVIC_SetPriorityGrouping+0x44>)
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800233a:	68ba      	ldr	r2, [r7, #8]
 800233c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002340:	4013      	ands	r3, r2
 8002342:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800234c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002350:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002354:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002356:	4a04      	ldr	r2, [pc, #16]	; (8002368 <__NVIC_SetPriorityGrouping+0x44>)
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	60d3      	str	r3, [r2, #12]
}
 800235c:	bf00      	nop
 800235e:	3714      	adds	r7, #20
 8002360:	46bd      	mov	sp, r7
 8002362:	bc80      	pop	{r7}
 8002364:	4770      	bx	lr
 8002366:	bf00      	nop
 8002368:	e000ed00 	.word	0xe000ed00

0800236c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002370:	4b04      	ldr	r3, [pc, #16]	; (8002384 <__NVIC_GetPriorityGrouping+0x18>)
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	0a1b      	lsrs	r3, r3, #8
 8002376:	f003 0307 	and.w	r3, r3, #7
}
 800237a:	4618      	mov	r0, r3
 800237c:	46bd      	mov	sp, r7
 800237e:	bc80      	pop	{r7}
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	e000ed00 	.word	0xe000ed00

08002388 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	4603      	mov	r3, r0
 8002390:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002396:	2b00      	cmp	r3, #0
 8002398:	db0b      	blt.n	80023b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800239a:	79fb      	ldrb	r3, [r7, #7]
 800239c:	f003 021f 	and.w	r2, r3, #31
 80023a0:	4906      	ldr	r1, [pc, #24]	; (80023bc <__NVIC_EnableIRQ+0x34>)
 80023a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a6:	095b      	lsrs	r3, r3, #5
 80023a8:	2001      	movs	r0, #1
 80023aa:	fa00 f202 	lsl.w	r2, r0, r2
 80023ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023b2:	bf00      	nop
 80023b4:	370c      	adds	r7, #12
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bc80      	pop	{r7}
 80023ba:	4770      	bx	lr
 80023bc:	e000e100 	.word	0xe000e100

080023c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	4603      	mov	r3, r0
 80023c8:	6039      	str	r1, [r7, #0]
 80023ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	db0a      	blt.n	80023ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	b2da      	uxtb	r2, r3
 80023d8:	490c      	ldr	r1, [pc, #48]	; (800240c <__NVIC_SetPriority+0x4c>)
 80023da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023de:	0112      	lsls	r2, r2, #4
 80023e0:	b2d2      	uxtb	r2, r2
 80023e2:	440b      	add	r3, r1
 80023e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023e8:	e00a      	b.n	8002400 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	b2da      	uxtb	r2, r3
 80023ee:	4908      	ldr	r1, [pc, #32]	; (8002410 <__NVIC_SetPriority+0x50>)
 80023f0:	79fb      	ldrb	r3, [r7, #7]
 80023f2:	f003 030f 	and.w	r3, r3, #15
 80023f6:	3b04      	subs	r3, #4
 80023f8:	0112      	lsls	r2, r2, #4
 80023fa:	b2d2      	uxtb	r2, r2
 80023fc:	440b      	add	r3, r1
 80023fe:	761a      	strb	r2, [r3, #24]
}
 8002400:	bf00      	nop
 8002402:	370c      	adds	r7, #12
 8002404:	46bd      	mov	sp, r7
 8002406:	bc80      	pop	{r7}
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop
 800240c:	e000e100 	.word	0xe000e100
 8002410:	e000ed00 	.word	0xe000ed00

08002414 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002414:	b480      	push	{r7}
 8002416:	b089      	sub	sp, #36	; 0x24
 8002418:	af00      	add	r7, sp, #0
 800241a:	60f8      	str	r0, [r7, #12]
 800241c:	60b9      	str	r1, [r7, #8]
 800241e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	f003 0307 	and.w	r3, r3, #7
 8002426:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	f1c3 0307 	rsb	r3, r3, #7
 800242e:	2b04      	cmp	r3, #4
 8002430:	bf28      	it	cs
 8002432:	2304      	movcs	r3, #4
 8002434:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	3304      	adds	r3, #4
 800243a:	2b06      	cmp	r3, #6
 800243c:	d902      	bls.n	8002444 <NVIC_EncodePriority+0x30>
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	3b03      	subs	r3, #3
 8002442:	e000      	b.n	8002446 <NVIC_EncodePriority+0x32>
 8002444:	2300      	movs	r3, #0
 8002446:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002448:	f04f 32ff 	mov.w	r2, #4294967295
 800244c:	69bb      	ldr	r3, [r7, #24]
 800244e:	fa02 f303 	lsl.w	r3, r2, r3
 8002452:	43da      	mvns	r2, r3
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	401a      	ands	r2, r3
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800245c:	f04f 31ff 	mov.w	r1, #4294967295
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	fa01 f303 	lsl.w	r3, r1, r3
 8002466:	43d9      	mvns	r1, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800246c:	4313      	orrs	r3, r2
         );
}
 800246e:	4618      	mov	r0, r3
 8002470:	3724      	adds	r7, #36	; 0x24
 8002472:	46bd      	mov	sp, r7
 8002474:	bc80      	pop	{r7}
 8002476:	4770      	bx	lr

08002478 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	3b01      	subs	r3, #1
 8002484:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002488:	d301      	bcc.n	800248e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800248a:	2301      	movs	r3, #1
 800248c:	e00f      	b.n	80024ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800248e:	4a0a      	ldr	r2, [pc, #40]	; (80024b8 <SysTick_Config+0x40>)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	3b01      	subs	r3, #1
 8002494:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002496:	210f      	movs	r1, #15
 8002498:	f04f 30ff 	mov.w	r0, #4294967295
 800249c:	f7ff ff90 	bl	80023c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024a0:	4b05      	ldr	r3, [pc, #20]	; (80024b8 <SysTick_Config+0x40>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024a6:	4b04      	ldr	r3, [pc, #16]	; (80024b8 <SysTick_Config+0x40>)
 80024a8:	2207      	movs	r2, #7
 80024aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3708      	adds	r7, #8
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	e000e010 	.word	0xe000e010

080024bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	f7ff ff2d 	bl	8002324 <__NVIC_SetPriorityGrouping>
}
 80024ca:	bf00      	nop
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b086      	sub	sp, #24
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	4603      	mov	r3, r0
 80024da:	60b9      	str	r1, [r7, #8]
 80024dc:	607a      	str	r2, [r7, #4]
 80024de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024e0:	2300      	movs	r3, #0
 80024e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024e4:	f7ff ff42 	bl	800236c <__NVIC_GetPriorityGrouping>
 80024e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	68b9      	ldr	r1, [r7, #8]
 80024ee:	6978      	ldr	r0, [r7, #20]
 80024f0:	f7ff ff90 	bl	8002414 <NVIC_EncodePriority>
 80024f4:	4602      	mov	r2, r0
 80024f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024fa:	4611      	mov	r1, r2
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7ff ff5f 	bl	80023c0 <__NVIC_SetPriority>
}
 8002502:	bf00      	nop
 8002504:	3718      	adds	r7, #24
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800250a:	b580      	push	{r7, lr}
 800250c:	b082      	sub	sp, #8
 800250e:	af00      	add	r7, sp, #0
 8002510:	4603      	mov	r3, r0
 8002512:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002514:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002518:	4618      	mov	r0, r3
 800251a:	f7ff ff35 	bl	8002388 <__NVIC_EnableIRQ>
}
 800251e:	bf00      	nop
 8002520:	3708      	adds	r7, #8
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}

08002526 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002526:	b580      	push	{r7, lr}
 8002528:	b082      	sub	sp, #8
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f7ff ffa2 	bl	8002478 <SysTick_Config>
 8002534:	4603      	mov	r3, r0
}
 8002536:	4618      	mov	r0, r3
 8002538:	3708      	adds	r7, #8
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}

0800253e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800253e:	b480      	push	{r7}
 8002540:	b085      	sub	sp, #20
 8002542:	af00      	add	r7, sp, #0
 8002544:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002546:	2300      	movs	r3, #0
 8002548:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002550:	b2db      	uxtb	r3, r3
 8002552:	2b02      	cmp	r3, #2
 8002554:	d008      	beq.n	8002568 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2204      	movs	r2, #4
 800255a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2200      	movs	r2, #0
 8002560:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e020      	b.n	80025aa <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f022 020e 	bic.w	r2, r2, #14
 8002576:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f022 0201 	bic.w	r2, r2, #1
 8002586:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002590:	2101      	movs	r1, #1
 8002592:	fa01 f202 	lsl.w	r2, r1, r2
 8002596:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2201      	movs	r2, #1
 800259c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2200      	movs	r2, #0
 80025a4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80025a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3714      	adds	r7, #20
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bc80      	pop	{r7}
 80025b2:	4770      	bx	lr

080025b4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b084      	sub	sp, #16
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025bc:	2300      	movs	r3, #0
 80025be:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80025c6:	b2db      	uxtb	r3, r3
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d005      	beq.n	80025d8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2204      	movs	r2, #4
 80025d0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	73fb      	strb	r3, [r7, #15]
 80025d6:	e051      	b.n	800267c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f022 020e 	bic.w	r2, r2, #14
 80025e6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f022 0201 	bic.w	r2, r2, #1
 80025f6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a22      	ldr	r2, [pc, #136]	; (8002688 <HAL_DMA_Abort_IT+0xd4>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d029      	beq.n	8002656 <HAL_DMA_Abort_IT+0xa2>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a21      	ldr	r2, [pc, #132]	; (800268c <HAL_DMA_Abort_IT+0xd8>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d022      	beq.n	8002652 <HAL_DMA_Abort_IT+0x9e>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a1f      	ldr	r2, [pc, #124]	; (8002690 <HAL_DMA_Abort_IT+0xdc>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d01a      	beq.n	800264c <HAL_DMA_Abort_IT+0x98>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a1e      	ldr	r2, [pc, #120]	; (8002694 <HAL_DMA_Abort_IT+0xe0>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d012      	beq.n	8002646 <HAL_DMA_Abort_IT+0x92>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a1c      	ldr	r2, [pc, #112]	; (8002698 <HAL_DMA_Abort_IT+0xe4>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d00a      	beq.n	8002640 <HAL_DMA_Abort_IT+0x8c>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a1b      	ldr	r2, [pc, #108]	; (800269c <HAL_DMA_Abort_IT+0xe8>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d102      	bne.n	800263a <HAL_DMA_Abort_IT+0x86>
 8002634:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002638:	e00e      	b.n	8002658 <HAL_DMA_Abort_IT+0xa4>
 800263a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800263e:	e00b      	b.n	8002658 <HAL_DMA_Abort_IT+0xa4>
 8002640:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002644:	e008      	b.n	8002658 <HAL_DMA_Abort_IT+0xa4>
 8002646:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800264a:	e005      	b.n	8002658 <HAL_DMA_Abort_IT+0xa4>
 800264c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002650:	e002      	b.n	8002658 <HAL_DMA_Abort_IT+0xa4>
 8002652:	2310      	movs	r3, #16
 8002654:	e000      	b.n	8002658 <HAL_DMA_Abort_IT+0xa4>
 8002656:	2301      	movs	r3, #1
 8002658:	4a11      	ldr	r2, [pc, #68]	; (80026a0 <HAL_DMA_Abort_IT+0xec>)
 800265a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2201      	movs	r2, #1
 8002660:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2200      	movs	r2, #0
 8002668:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002670:	2b00      	cmp	r3, #0
 8002672:	d003      	beq.n	800267c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	4798      	blx	r3
    } 
  }
  return status;
 800267c:	7bfb      	ldrb	r3, [r7, #15]
}
 800267e:	4618      	mov	r0, r3
 8002680:	3710      	adds	r7, #16
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	40020008 	.word	0x40020008
 800268c:	4002001c 	.word	0x4002001c
 8002690:	40020030 	.word	0x40020030
 8002694:	40020044 	.word	0x40020044
 8002698:	40020058 	.word	0x40020058
 800269c:	4002006c 	.word	0x4002006c
 80026a0:	40020000 	.word	0x40020000

080026a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b08b      	sub	sp, #44	; 0x2c
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026ae:	2300      	movs	r3, #0
 80026b0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80026b2:	2300      	movs	r3, #0
 80026b4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026b6:	e169      	b.n	800298c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80026b8:	2201      	movs	r2, #1
 80026ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026bc:	fa02 f303 	lsl.w	r3, r2, r3
 80026c0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	69fa      	ldr	r2, [r7, #28]
 80026c8:	4013      	ands	r3, r2
 80026ca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80026cc:	69ba      	ldr	r2, [r7, #24]
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	429a      	cmp	r2, r3
 80026d2:	f040 8158 	bne.w	8002986 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	4a9a      	ldr	r2, [pc, #616]	; (8002944 <HAL_GPIO_Init+0x2a0>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d05e      	beq.n	800279e <HAL_GPIO_Init+0xfa>
 80026e0:	4a98      	ldr	r2, [pc, #608]	; (8002944 <HAL_GPIO_Init+0x2a0>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d875      	bhi.n	80027d2 <HAL_GPIO_Init+0x12e>
 80026e6:	4a98      	ldr	r2, [pc, #608]	; (8002948 <HAL_GPIO_Init+0x2a4>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d058      	beq.n	800279e <HAL_GPIO_Init+0xfa>
 80026ec:	4a96      	ldr	r2, [pc, #600]	; (8002948 <HAL_GPIO_Init+0x2a4>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d86f      	bhi.n	80027d2 <HAL_GPIO_Init+0x12e>
 80026f2:	4a96      	ldr	r2, [pc, #600]	; (800294c <HAL_GPIO_Init+0x2a8>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d052      	beq.n	800279e <HAL_GPIO_Init+0xfa>
 80026f8:	4a94      	ldr	r2, [pc, #592]	; (800294c <HAL_GPIO_Init+0x2a8>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d869      	bhi.n	80027d2 <HAL_GPIO_Init+0x12e>
 80026fe:	4a94      	ldr	r2, [pc, #592]	; (8002950 <HAL_GPIO_Init+0x2ac>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d04c      	beq.n	800279e <HAL_GPIO_Init+0xfa>
 8002704:	4a92      	ldr	r2, [pc, #584]	; (8002950 <HAL_GPIO_Init+0x2ac>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d863      	bhi.n	80027d2 <HAL_GPIO_Init+0x12e>
 800270a:	4a92      	ldr	r2, [pc, #584]	; (8002954 <HAL_GPIO_Init+0x2b0>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d046      	beq.n	800279e <HAL_GPIO_Init+0xfa>
 8002710:	4a90      	ldr	r2, [pc, #576]	; (8002954 <HAL_GPIO_Init+0x2b0>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d85d      	bhi.n	80027d2 <HAL_GPIO_Init+0x12e>
 8002716:	2b12      	cmp	r3, #18
 8002718:	d82a      	bhi.n	8002770 <HAL_GPIO_Init+0xcc>
 800271a:	2b12      	cmp	r3, #18
 800271c:	d859      	bhi.n	80027d2 <HAL_GPIO_Init+0x12e>
 800271e:	a201      	add	r2, pc, #4	; (adr r2, 8002724 <HAL_GPIO_Init+0x80>)
 8002720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002724:	0800279f 	.word	0x0800279f
 8002728:	08002779 	.word	0x08002779
 800272c:	0800278b 	.word	0x0800278b
 8002730:	080027cd 	.word	0x080027cd
 8002734:	080027d3 	.word	0x080027d3
 8002738:	080027d3 	.word	0x080027d3
 800273c:	080027d3 	.word	0x080027d3
 8002740:	080027d3 	.word	0x080027d3
 8002744:	080027d3 	.word	0x080027d3
 8002748:	080027d3 	.word	0x080027d3
 800274c:	080027d3 	.word	0x080027d3
 8002750:	080027d3 	.word	0x080027d3
 8002754:	080027d3 	.word	0x080027d3
 8002758:	080027d3 	.word	0x080027d3
 800275c:	080027d3 	.word	0x080027d3
 8002760:	080027d3 	.word	0x080027d3
 8002764:	080027d3 	.word	0x080027d3
 8002768:	08002781 	.word	0x08002781
 800276c:	08002795 	.word	0x08002795
 8002770:	4a79      	ldr	r2, [pc, #484]	; (8002958 <HAL_GPIO_Init+0x2b4>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d013      	beq.n	800279e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002776:	e02c      	b.n	80027d2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	623b      	str	r3, [r7, #32]
          break;
 800277e:	e029      	b.n	80027d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	3304      	adds	r3, #4
 8002786:	623b      	str	r3, [r7, #32]
          break;
 8002788:	e024      	b.n	80027d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	3308      	adds	r3, #8
 8002790:	623b      	str	r3, [r7, #32]
          break;
 8002792:	e01f      	b.n	80027d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	330c      	adds	r3, #12
 800279a:	623b      	str	r3, [r7, #32]
          break;
 800279c:	e01a      	b.n	80027d4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d102      	bne.n	80027ac <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80027a6:	2304      	movs	r3, #4
 80027a8:	623b      	str	r3, [r7, #32]
          break;
 80027aa:	e013      	b.n	80027d4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d105      	bne.n	80027c0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80027b4:	2308      	movs	r3, #8
 80027b6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	69fa      	ldr	r2, [r7, #28]
 80027bc:	611a      	str	r2, [r3, #16]
          break;
 80027be:	e009      	b.n	80027d4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80027c0:	2308      	movs	r3, #8
 80027c2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	69fa      	ldr	r2, [r7, #28]
 80027c8:	615a      	str	r2, [r3, #20]
          break;
 80027ca:	e003      	b.n	80027d4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80027cc:	2300      	movs	r3, #0
 80027ce:	623b      	str	r3, [r7, #32]
          break;
 80027d0:	e000      	b.n	80027d4 <HAL_GPIO_Init+0x130>
          break;
 80027d2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80027d4:	69bb      	ldr	r3, [r7, #24]
 80027d6:	2bff      	cmp	r3, #255	; 0xff
 80027d8:	d801      	bhi.n	80027de <HAL_GPIO_Init+0x13a>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	e001      	b.n	80027e2 <HAL_GPIO_Init+0x13e>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	3304      	adds	r3, #4
 80027e2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80027e4:	69bb      	ldr	r3, [r7, #24]
 80027e6:	2bff      	cmp	r3, #255	; 0xff
 80027e8:	d802      	bhi.n	80027f0 <HAL_GPIO_Init+0x14c>
 80027ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	e002      	b.n	80027f6 <HAL_GPIO_Init+0x152>
 80027f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f2:	3b08      	subs	r3, #8
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	210f      	movs	r1, #15
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	fa01 f303 	lsl.w	r3, r1, r3
 8002804:	43db      	mvns	r3, r3
 8002806:	401a      	ands	r2, r3
 8002808:	6a39      	ldr	r1, [r7, #32]
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	fa01 f303 	lsl.w	r3, r1, r3
 8002810:	431a      	orrs	r2, r3
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800281e:	2b00      	cmp	r3, #0
 8002820:	f000 80b1 	beq.w	8002986 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002824:	4b4d      	ldr	r3, [pc, #308]	; (800295c <HAL_GPIO_Init+0x2b8>)
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	4a4c      	ldr	r2, [pc, #304]	; (800295c <HAL_GPIO_Init+0x2b8>)
 800282a:	f043 0301 	orr.w	r3, r3, #1
 800282e:	6193      	str	r3, [r2, #24]
 8002830:	4b4a      	ldr	r3, [pc, #296]	; (800295c <HAL_GPIO_Init+0x2b8>)
 8002832:	699b      	ldr	r3, [r3, #24]
 8002834:	f003 0301 	and.w	r3, r3, #1
 8002838:	60bb      	str	r3, [r7, #8]
 800283a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800283c:	4a48      	ldr	r2, [pc, #288]	; (8002960 <HAL_GPIO_Init+0x2bc>)
 800283e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002840:	089b      	lsrs	r3, r3, #2
 8002842:	3302      	adds	r3, #2
 8002844:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002848:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800284a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800284c:	f003 0303 	and.w	r3, r3, #3
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	220f      	movs	r2, #15
 8002854:	fa02 f303 	lsl.w	r3, r2, r3
 8002858:	43db      	mvns	r3, r3
 800285a:	68fa      	ldr	r2, [r7, #12]
 800285c:	4013      	ands	r3, r2
 800285e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	4a40      	ldr	r2, [pc, #256]	; (8002964 <HAL_GPIO_Init+0x2c0>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d013      	beq.n	8002890 <HAL_GPIO_Init+0x1ec>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	4a3f      	ldr	r2, [pc, #252]	; (8002968 <HAL_GPIO_Init+0x2c4>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d00d      	beq.n	800288c <HAL_GPIO_Init+0x1e8>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	4a3e      	ldr	r2, [pc, #248]	; (800296c <HAL_GPIO_Init+0x2c8>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d007      	beq.n	8002888 <HAL_GPIO_Init+0x1e4>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	4a3d      	ldr	r2, [pc, #244]	; (8002970 <HAL_GPIO_Init+0x2cc>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d101      	bne.n	8002884 <HAL_GPIO_Init+0x1e0>
 8002880:	2303      	movs	r3, #3
 8002882:	e006      	b.n	8002892 <HAL_GPIO_Init+0x1ee>
 8002884:	2304      	movs	r3, #4
 8002886:	e004      	b.n	8002892 <HAL_GPIO_Init+0x1ee>
 8002888:	2302      	movs	r3, #2
 800288a:	e002      	b.n	8002892 <HAL_GPIO_Init+0x1ee>
 800288c:	2301      	movs	r3, #1
 800288e:	e000      	b.n	8002892 <HAL_GPIO_Init+0x1ee>
 8002890:	2300      	movs	r3, #0
 8002892:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002894:	f002 0203 	and.w	r2, r2, #3
 8002898:	0092      	lsls	r2, r2, #2
 800289a:	4093      	lsls	r3, r2
 800289c:	68fa      	ldr	r2, [r7, #12]
 800289e:	4313      	orrs	r3, r2
 80028a0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80028a2:	492f      	ldr	r1, [pc, #188]	; (8002960 <HAL_GPIO_Init+0x2bc>)
 80028a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a6:	089b      	lsrs	r3, r3, #2
 80028a8:	3302      	adds	r3, #2
 80028aa:	68fa      	ldr	r2, [r7, #12]
 80028ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d006      	beq.n	80028ca <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80028bc:	4b2d      	ldr	r3, [pc, #180]	; (8002974 <HAL_GPIO_Init+0x2d0>)
 80028be:	689a      	ldr	r2, [r3, #8]
 80028c0:	492c      	ldr	r1, [pc, #176]	; (8002974 <HAL_GPIO_Init+0x2d0>)
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	4313      	orrs	r3, r2
 80028c6:	608b      	str	r3, [r1, #8]
 80028c8:	e006      	b.n	80028d8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80028ca:	4b2a      	ldr	r3, [pc, #168]	; (8002974 <HAL_GPIO_Init+0x2d0>)
 80028cc:	689a      	ldr	r2, [r3, #8]
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	43db      	mvns	r3, r3
 80028d2:	4928      	ldr	r1, [pc, #160]	; (8002974 <HAL_GPIO_Init+0x2d0>)
 80028d4:	4013      	ands	r3, r2
 80028d6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d006      	beq.n	80028f2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80028e4:	4b23      	ldr	r3, [pc, #140]	; (8002974 <HAL_GPIO_Init+0x2d0>)
 80028e6:	68da      	ldr	r2, [r3, #12]
 80028e8:	4922      	ldr	r1, [pc, #136]	; (8002974 <HAL_GPIO_Init+0x2d0>)
 80028ea:	69bb      	ldr	r3, [r7, #24]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	60cb      	str	r3, [r1, #12]
 80028f0:	e006      	b.n	8002900 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80028f2:	4b20      	ldr	r3, [pc, #128]	; (8002974 <HAL_GPIO_Init+0x2d0>)
 80028f4:	68da      	ldr	r2, [r3, #12]
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	43db      	mvns	r3, r3
 80028fa:	491e      	ldr	r1, [pc, #120]	; (8002974 <HAL_GPIO_Init+0x2d0>)
 80028fc:	4013      	ands	r3, r2
 80028fe:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002908:	2b00      	cmp	r3, #0
 800290a:	d006      	beq.n	800291a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800290c:	4b19      	ldr	r3, [pc, #100]	; (8002974 <HAL_GPIO_Init+0x2d0>)
 800290e:	685a      	ldr	r2, [r3, #4]
 8002910:	4918      	ldr	r1, [pc, #96]	; (8002974 <HAL_GPIO_Init+0x2d0>)
 8002912:	69bb      	ldr	r3, [r7, #24]
 8002914:	4313      	orrs	r3, r2
 8002916:	604b      	str	r3, [r1, #4]
 8002918:	e006      	b.n	8002928 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800291a:	4b16      	ldr	r3, [pc, #88]	; (8002974 <HAL_GPIO_Init+0x2d0>)
 800291c:	685a      	ldr	r2, [r3, #4]
 800291e:	69bb      	ldr	r3, [r7, #24]
 8002920:	43db      	mvns	r3, r3
 8002922:	4914      	ldr	r1, [pc, #80]	; (8002974 <HAL_GPIO_Init+0x2d0>)
 8002924:	4013      	ands	r3, r2
 8002926:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002930:	2b00      	cmp	r3, #0
 8002932:	d021      	beq.n	8002978 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002934:	4b0f      	ldr	r3, [pc, #60]	; (8002974 <HAL_GPIO_Init+0x2d0>)
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	490e      	ldr	r1, [pc, #56]	; (8002974 <HAL_GPIO_Init+0x2d0>)
 800293a:	69bb      	ldr	r3, [r7, #24]
 800293c:	4313      	orrs	r3, r2
 800293e:	600b      	str	r3, [r1, #0]
 8002940:	e021      	b.n	8002986 <HAL_GPIO_Init+0x2e2>
 8002942:	bf00      	nop
 8002944:	10320000 	.word	0x10320000
 8002948:	10310000 	.word	0x10310000
 800294c:	10220000 	.word	0x10220000
 8002950:	10210000 	.word	0x10210000
 8002954:	10120000 	.word	0x10120000
 8002958:	10110000 	.word	0x10110000
 800295c:	40021000 	.word	0x40021000
 8002960:	40010000 	.word	0x40010000
 8002964:	40010800 	.word	0x40010800
 8002968:	40010c00 	.word	0x40010c00
 800296c:	40011000 	.word	0x40011000
 8002970:	40011400 	.word	0x40011400
 8002974:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002978:	4b0b      	ldr	r3, [pc, #44]	; (80029a8 <HAL_GPIO_Init+0x304>)
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	43db      	mvns	r3, r3
 8002980:	4909      	ldr	r1, [pc, #36]	; (80029a8 <HAL_GPIO_Init+0x304>)
 8002982:	4013      	ands	r3, r2
 8002984:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002988:	3301      	adds	r3, #1
 800298a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002992:	fa22 f303 	lsr.w	r3, r2, r3
 8002996:	2b00      	cmp	r3, #0
 8002998:	f47f ae8e 	bne.w	80026b8 <HAL_GPIO_Init+0x14>
  }
}
 800299c:	bf00      	nop
 800299e:	bf00      	nop
 80029a0:	372c      	adds	r7, #44	; 0x2c
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bc80      	pop	{r7}
 80029a6:	4770      	bx	lr
 80029a8:	40010400 	.word	0x40010400

080029ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b085      	sub	sp, #20
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
 80029b4:	460b      	mov	r3, r1
 80029b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	689a      	ldr	r2, [r3, #8]
 80029bc:	887b      	ldrh	r3, [r7, #2]
 80029be:	4013      	ands	r3, r2
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d002      	beq.n	80029ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80029c4:	2301      	movs	r3, #1
 80029c6:	73fb      	strb	r3, [r7, #15]
 80029c8:	e001      	b.n	80029ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029ca:	2300      	movs	r3, #0
 80029cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3714      	adds	r7, #20
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bc80      	pop	{r7}
 80029d8:	4770      	bx	lr

080029da <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029da:	b480      	push	{r7}
 80029dc:	b083      	sub	sp, #12
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
 80029e2:	460b      	mov	r3, r1
 80029e4:	807b      	strh	r3, [r7, #2]
 80029e6:	4613      	mov	r3, r2
 80029e8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80029ea:	787b      	ldrb	r3, [r7, #1]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d003      	beq.n	80029f8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029f0:	887a      	ldrh	r2, [r7, #2]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80029f6:	e003      	b.n	8002a00 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80029f8:	887b      	ldrh	r3, [r7, #2]
 80029fa:	041a      	lsls	r2, r3, #16
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	611a      	str	r2, [r3, #16]
}
 8002a00:	bf00      	nop
 8002a02:	370c      	adds	r7, #12
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bc80      	pop	{r7}
 8002a08:	4770      	bx	lr

08002a0a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a0a:	b480      	push	{r7}
 8002a0c:	b085      	sub	sp, #20
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	6078      	str	r0, [r7, #4]
 8002a12:	460b      	mov	r3, r1
 8002a14:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002a1c:	887a      	ldrh	r2, [r7, #2]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	4013      	ands	r3, r2
 8002a22:	041a      	lsls	r2, r3, #16
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	43d9      	mvns	r1, r3
 8002a28:	887b      	ldrh	r3, [r7, #2]
 8002a2a:	400b      	ands	r3, r1
 8002a2c:	431a      	orrs	r2, r3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	611a      	str	r2, [r3, #16]
}
 8002a32:	bf00      	nop
 8002a34:	3714      	adds	r7, #20
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bc80      	pop	{r7}
 8002a3a:	4770      	bx	lr

08002a3c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b082      	sub	sp, #8
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	4603      	mov	r3, r0
 8002a44:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002a46:	4b08      	ldr	r3, [pc, #32]	; (8002a68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a48:	695a      	ldr	r2, [r3, #20]
 8002a4a:	88fb      	ldrh	r3, [r7, #6]
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d006      	beq.n	8002a60 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002a52:	4a05      	ldr	r2, [pc, #20]	; (8002a68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a54:	88fb      	ldrh	r3, [r7, #6]
 8002a56:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002a58:	88fb      	ldrh	r3, [r7, #6]
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f7fe fe4c 	bl	80016f8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002a60:	bf00      	nop
 8002a62:	3708      	adds	r7, #8
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	40010400 	.word	0x40010400

08002a6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d101      	bne.n	8002a7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e12b      	b.n	8002cd6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d106      	bne.n	8002a98 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f7ff f9e8 	bl	8001e68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2224      	movs	r2, #36	; 0x24
 8002a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f022 0201 	bic.w	r2, r2, #1
 8002aae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002abe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ace:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ad0:	f001 fd0e 	bl	80044f0 <HAL_RCC_GetPCLK1Freq>
 8002ad4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	4a81      	ldr	r2, [pc, #516]	; (8002ce0 <HAL_I2C_Init+0x274>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d807      	bhi.n	8002af0 <HAL_I2C_Init+0x84>
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	4a80      	ldr	r2, [pc, #512]	; (8002ce4 <HAL_I2C_Init+0x278>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	bf94      	ite	ls
 8002ae8:	2301      	movls	r3, #1
 8002aea:	2300      	movhi	r3, #0
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	e006      	b.n	8002afe <HAL_I2C_Init+0x92>
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	4a7d      	ldr	r2, [pc, #500]	; (8002ce8 <HAL_I2C_Init+0x27c>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	bf94      	ite	ls
 8002af8:	2301      	movls	r3, #1
 8002afa:	2300      	movhi	r3, #0
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d001      	beq.n	8002b06 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e0e7      	b.n	8002cd6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	4a78      	ldr	r2, [pc, #480]	; (8002cec <HAL_I2C_Init+0x280>)
 8002b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b0e:	0c9b      	lsrs	r3, r3, #18
 8002b10:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	68ba      	ldr	r2, [r7, #8]
 8002b22:	430a      	orrs	r2, r1
 8002b24:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	6a1b      	ldr	r3, [r3, #32]
 8002b2c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	4a6a      	ldr	r2, [pc, #424]	; (8002ce0 <HAL_I2C_Init+0x274>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d802      	bhi.n	8002b40 <HAL_I2C_Init+0xd4>
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	3301      	adds	r3, #1
 8002b3e:	e009      	b.n	8002b54 <HAL_I2C_Init+0xe8>
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002b46:	fb02 f303 	mul.w	r3, r2, r3
 8002b4a:	4a69      	ldr	r2, [pc, #420]	; (8002cf0 <HAL_I2C_Init+0x284>)
 8002b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b50:	099b      	lsrs	r3, r3, #6
 8002b52:	3301      	adds	r3, #1
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	6812      	ldr	r2, [r2, #0]
 8002b58:	430b      	orrs	r3, r1
 8002b5a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	69db      	ldr	r3, [r3, #28]
 8002b62:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002b66:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	495c      	ldr	r1, [pc, #368]	; (8002ce0 <HAL_I2C_Init+0x274>)
 8002b70:	428b      	cmp	r3, r1
 8002b72:	d819      	bhi.n	8002ba8 <HAL_I2C_Init+0x13c>
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	1e59      	subs	r1, r3, #1
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b82:	1c59      	adds	r1, r3, #1
 8002b84:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002b88:	400b      	ands	r3, r1
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d00a      	beq.n	8002ba4 <HAL_I2C_Init+0x138>
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	1e59      	subs	r1, r3, #1
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b9c:	3301      	adds	r3, #1
 8002b9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ba2:	e051      	b.n	8002c48 <HAL_I2C_Init+0x1dc>
 8002ba4:	2304      	movs	r3, #4
 8002ba6:	e04f      	b.n	8002c48 <HAL_I2C_Init+0x1dc>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d111      	bne.n	8002bd4 <HAL_I2C_Init+0x168>
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	1e58      	subs	r0, r3, #1
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6859      	ldr	r1, [r3, #4]
 8002bb8:	460b      	mov	r3, r1
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	440b      	add	r3, r1
 8002bbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	bf0c      	ite	eq
 8002bcc:	2301      	moveq	r3, #1
 8002bce:	2300      	movne	r3, #0
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	e012      	b.n	8002bfa <HAL_I2C_Init+0x18e>
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	1e58      	subs	r0, r3, #1
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6859      	ldr	r1, [r3, #4]
 8002bdc:	460b      	mov	r3, r1
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	440b      	add	r3, r1
 8002be2:	0099      	lsls	r1, r3, #2
 8002be4:	440b      	add	r3, r1
 8002be6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bea:	3301      	adds	r3, #1
 8002bec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	bf0c      	ite	eq
 8002bf4:	2301      	moveq	r3, #1
 8002bf6:	2300      	movne	r3, #0
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d001      	beq.n	8002c02 <HAL_I2C_Init+0x196>
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e022      	b.n	8002c48 <HAL_I2C_Init+0x1dc>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d10e      	bne.n	8002c28 <HAL_I2C_Init+0x1bc>
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	1e58      	subs	r0, r3, #1
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6859      	ldr	r1, [r3, #4]
 8002c12:	460b      	mov	r3, r1
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	440b      	add	r3, r1
 8002c18:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c26:	e00f      	b.n	8002c48 <HAL_I2C_Init+0x1dc>
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	1e58      	subs	r0, r3, #1
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6859      	ldr	r1, [r3, #4]
 8002c30:	460b      	mov	r3, r1
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	440b      	add	r3, r1
 8002c36:	0099      	lsls	r1, r3, #2
 8002c38:	440b      	add	r3, r1
 8002c3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c3e:	3301      	adds	r3, #1
 8002c40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c44:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c48:	6879      	ldr	r1, [r7, #4]
 8002c4a:	6809      	ldr	r1, [r1, #0]
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	69da      	ldr	r2, [r3, #28]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a1b      	ldr	r3, [r3, #32]
 8002c62:	431a      	orrs	r2, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002c76:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	6911      	ldr	r1, [r2, #16]
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	68d2      	ldr	r2, [r2, #12]
 8002c82:	4311      	orrs	r1, r2
 8002c84:	687a      	ldr	r2, [r7, #4]
 8002c86:	6812      	ldr	r2, [r2, #0]
 8002c88:	430b      	orrs	r3, r1
 8002c8a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	695a      	ldr	r2, [r3, #20]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	699b      	ldr	r3, [r3, #24]
 8002c9e:	431a      	orrs	r2, r3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	430a      	orrs	r2, r1
 8002ca6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f042 0201 	orr.w	r2, r2, #1
 8002cb6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2220      	movs	r2, #32
 8002cc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3710      	adds	r7, #16
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	000186a0 	.word	0x000186a0
 8002ce4:	001e847f 	.word	0x001e847f
 8002ce8:	003d08ff 	.word	0x003d08ff
 8002cec:	431bde83 	.word	0x431bde83
 8002cf0:	10624dd3 	.word	0x10624dd3

08002cf4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b088      	sub	sp, #32
 8002cf8:	af02      	add	r7, sp, #8
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	607a      	str	r2, [r7, #4]
 8002cfe:	461a      	mov	r2, r3
 8002d00:	460b      	mov	r3, r1
 8002d02:	817b      	strh	r3, [r7, #10]
 8002d04:	4613      	mov	r3, r2
 8002d06:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d08:	f7ff fade 	bl	80022c8 <HAL_GetTick>
 8002d0c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	2b20      	cmp	r3, #32
 8002d18:	f040 80e0 	bne.w	8002edc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	9300      	str	r3, [sp, #0]
 8002d20:	2319      	movs	r3, #25
 8002d22:	2201      	movs	r2, #1
 8002d24:	4970      	ldr	r1, [pc, #448]	; (8002ee8 <HAL_I2C_Master_Transmit+0x1f4>)
 8002d26:	68f8      	ldr	r0, [r7, #12]
 8002d28:	f000 fde2 	bl	80038f0 <I2C_WaitOnFlagUntilTimeout>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d001      	beq.n	8002d36 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002d32:	2302      	movs	r3, #2
 8002d34:	e0d3      	b.n	8002ede <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	d101      	bne.n	8002d44 <HAL_I2C_Master_Transmit+0x50>
 8002d40:	2302      	movs	r3, #2
 8002d42:	e0cc      	b.n	8002ede <HAL_I2C_Master_Transmit+0x1ea>
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2201      	movs	r2, #1
 8002d48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d007      	beq.n	8002d6a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f042 0201 	orr.w	r2, r2, #1
 8002d68:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d78:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2221      	movs	r2, #33	; 0x21
 8002d7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2210      	movs	r2, #16
 8002d86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	893a      	ldrh	r2, [r7, #8]
 8002d9a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002da0:	b29a      	uxth	r2, r3
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	4a50      	ldr	r2, [pc, #320]	; (8002eec <HAL_I2C_Master_Transmit+0x1f8>)
 8002daa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002dac:	8979      	ldrh	r1, [r7, #10]
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	6a3a      	ldr	r2, [r7, #32]
 8002db2:	68f8      	ldr	r0, [r7, #12]
 8002db4:	f000 fc32 	bl	800361c <I2C_MasterRequestWrite>
 8002db8:	4603      	mov	r3, r0
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d001      	beq.n	8002dc2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e08d      	b.n	8002ede <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	613b      	str	r3, [r7, #16]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	695b      	ldr	r3, [r3, #20]
 8002dcc:	613b      	str	r3, [r7, #16]
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	699b      	ldr	r3, [r3, #24]
 8002dd4:	613b      	str	r3, [r7, #16]
 8002dd6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002dd8:	e066      	b.n	8002ea8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dda:	697a      	ldr	r2, [r7, #20]
 8002ddc:	6a39      	ldr	r1, [r7, #32]
 8002dde:	68f8      	ldr	r0, [r7, #12]
 8002de0:	f000 fea0 	bl	8003b24 <I2C_WaitOnTXEFlagUntilTimeout>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d00d      	beq.n	8002e06 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dee:	2b04      	cmp	r3, #4
 8002df0:	d107      	bne.n	8002e02 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e00:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e06b      	b.n	8002ede <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e0a:	781a      	ldrb	r2, [r3, #0]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e16:	1c5a      	adds	r2, r3, #1
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e20:	b29b      	uxth	r3, r3
 8002e22:	3b01      	subs	r3, #1
 8002e24:	b29a      	uxth	r2, r3
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	b29a      	uxth	r2, r3
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	695b      	ldr	r3, [r3, #20]
 8002e3c:	f003 0304 	and.w	r3, r3, #4
 8002e40:	2b04      	cmp	r3, #4
 8002e42:	d11b      	bne.n	8002e7c <HAL_I2C_Master_Transmit+0x188>
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d017      	beq.n	8002e7c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e50:	781a      	ldrb	r2, [r3, #0]
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e5c:	1c5a      	adds	r2, r3, #1
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	3b01      	subs	r3, #1
 8002e6a:	b29a      	uxth	r2, r3
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e74:	3b01      	subs	r3, #1
 8002e76:	b29a      	uxth	r2, r3
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e7c:	697a      	ldr	r2, [r7, #20]
 8002e7e:	6a39      	ldr	r1, [r7, #32]
 8002e80:	68f8      	ldr	r0, [r7, #12]
 8002e82:	f000 fe97 	bl	8003bb4 <I2C_WaitOnBTFFlagUntilTimeout>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d00d      	beq.n	8002ea8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e90:	2b04      	cmp	r3, #4
 8002e92:	d107      	bne.n	8002ea4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ea2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e01a      	b.n	8002ede <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d194      	bne.n	8002dda <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ebe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2220      	movs	r2, #32
 8002ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	e000      	b.n	8002ede <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002edc:	2302      	movs	r3, #2
  }
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3718      	adds	r7, #24
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	00100002 	.word	0x00100002
 8002eec:	ffff0000 	.word	0xffff0000

08002ef0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b08c      	sub	sp, #48	; 0x30
 8002ef4:	af02      	add	r7, sp, #8
 8002ef6:	60f8      	str	r0, [r7, #12]
 8002ef8:	4608      	mov	r0, r1
 8002efa:	4611      	mov	r1, r2
 8002efc:	461a      	mov	r2, r3
 8002efe:	4603      	mov	r3, r0
 8002f00:	817b      	strh	r3, [r7, #10]
 8002f02:	460b      	mov	r3, r1
 8002f04:	813b      	strh	r3, [r7, #8]
 8002f06:	4613      	mov	r3, r2
 8002f08:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f0e:	f7ff f9db 	bl	80022c8 <HAL_GetTick>
 8002f12:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	2b20      	cmp	r3, #32
 8002f1e:	f040 8244 	bne.w	80033aa <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f24:	9300      	str	r3, [sp, #0]
 8002f26:	2319      	movs	r3, #25
 8002f28:	2201      	movs	r2, #1
 8002f2a:	4982      	ldr	r1, [pc, #520]	; (8003134 <HAL_I2C_Mem_Read+0x244>)
 8002f2c:	68f8      	ldr	r0, [r7, #12]
 8002f2e:	f000 fcdf 	bl	80038f0 <I2C_WaitOnFlagUntilTimeout>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d001      	beq.n	8002f3c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002f38:	2302      	movs	r3, #2
 8002f3a:	e237      	b.n	80033ac <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d101      	bne.n	8002f4a <HAL_I2C_Mem_Read+0x5a>
 8002f46:	2302      	movs	r3, #2
 8002f48:	e230      	b.n	80033ac <HAL_I2C_Mem_Read+0x4bc>
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0301 	and.w	r3, r3, #1
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d007      	beq.n	8002f70 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f042 0201 	orr.w	r2, r2, #1
 8002f6e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681a      	ldr	r2, [r3, #0]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f7e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2222      	movs	r2, #34	; 0x22
 8002f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2240      	movs	r2, #64	; 0x40
 8002f8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2200      	movs	r2, #0
 8002f94:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f9a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002fa0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fa6:	b29a      	uxth	r2, r3
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	4a62      	ldr	r2, [pc, #392]	; (8003138 <HAL_I2C_Mem_Read+0x248>)
 8002fb0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002fb2:	88f8      	ldrh	r0, [r7, #6]
 8002fb4:	893a      	ldrh	r2, [r7, #8]
 8002fb6:	8979      	ldrh	r1, [r7, #10]
 8002fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fba:	9301      	str	r3, [sp, #4]
 8002fbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fbe:	9300      	str	r3, [sp, #0]
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	68f8      	ldr	r0, [r7, #12]
 8002fc4:	f000 fbac 	bl	8003720 <I2C_RequestMemoryRead>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d001      	beq.n	8002fd2 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e1ec      	b.n	80033ac <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d113      	bne.n	8003002 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fda:	2300      	movs	r3, #0
 8002fdc:	61fb      	str	r3, [r7, #28]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	695b      	ldr	r3, [r3, #20]
 8002fe4:	61fb      	str	r3, [r7, #28]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	61fb      	str	r3, [r7, #28]
 8002fee:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ffe:	601a      	str	r2, [r3, #0]
 8003000:	e1c0      	b.n	8003384 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003006:	2b01      	cmp	r3, #1
 8003008:	d11e      	bne.n	8003048 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003018:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800301a:	b672      	cpsid	i
}
 800301c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800301e:	2300      	movs	r3, #0
 8003020:	61bb      	str	r3, [r7, #24]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	695b      	ldr	r3, [r3, #20]
 8003028:	61bb      	str	r3, [r7, #24]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	699b      	ldr	r3, [r3, #24]
 8003030:	61bb      	str	r3, [r7, #24]
 8003032:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003042:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003044:	b662      	cpsie	i
}
 8003046:	e035      	b.n	80030b4 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800304c:	2b02      	cmp	r3, #2
 800304e:	d11e      	bne.n	800308e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800305e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003060:	b672      	cpsid	i
}
 8003062:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003064:	2300      	movs	r3, #0
 8003066:	617b      	str	r3, [r7, #20]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	695b      	ldr	r3, [r3, #20]
 800306e:	617b      	str	r3, [r7, #20]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	699b      	ldr	r3, [r3, #24]
 8003076:	617b      	str	r3, [r7, #20]
 8003078:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003088:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800308a:	b662      	cpsie	i
}
 800308c:	e012      	b.n	80030b4 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800309c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800309e:	2300      	movs	r3, #0
 80030a0:	613b      	str	r3, [r7, #16]
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	695b      	ldr	r3, [r3, #20]
 80030a8:	613b      	str	r3, [r7, #16]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	613b      	str	r3, [r7, #16]
 80030b2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80030b4:	e166      	b.n	8003384 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030ba:	2b03      	cmp	r3, #3
 80030bc:	f200 811f 	bhi.w	80032fe <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d123      	bne.n	8003110 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030ca:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80030cc:	68f8      	ldr	r0, [r7, #12]
 80030ce:	f000 fdb9 	bl	8003c44 <I2C_WaitOnRXNEFlagUntilTimeout>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d001      	beq.n	80030dc <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e167      	b.n	80033ac <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	691a      	ldr	r2, [r3, #16]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e6:	b2d2      	uxtb	r2, r2
 80030e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ee:	1c5a      	adds	r2, r3, #1
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030f8:	3b01      	subs	r3, #1
 80030fa:	b29a      	uxth	r2, r3
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003104:	b29b      	uxth	r3, r3
 8003106:	3b01      	subs	r3, #1
 8003108:	b29a      	uxth	r2, r3
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800310e:	e139      	b.n	8003384 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003114:	2b02      	cmp	r3, #2
 8003116:	d152      	bne.n	80031be <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800311a:	9300      	str	r3, [sp, #0]
 800311c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800311e:	2200      	movs	r2, #0
 8003120:	4906      	ldr	r1, [pc, #24]	; (800313c <HAL_I2C_Mem_Read+0x24c>)
 8003122:	68f8      	ldr	r0, [r7, #12]
 8003124:	f000 fbe4 	bl	80038f0 <I2C_WaitOnFlagUntilTimeout>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d008      	beq.n	8003140 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e13c      	b.n	80033ac <HAL_I2C_Mem_Read+0x4bc>
 8003132:	bf00      	nop
 8003134:	00100002 	.word	0x00100002
 8003138:	ffff0000 	.word	0xffff0000
 800313c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003140:	b672      	cpsid	i
}
 8003142:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003152:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	691a      	ldr	r2, [r3, #16]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800315e:	b2d2      	uxtb	r2, r2
 8003160:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003166:	1c5a      	adds	r2, r3, #1
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003170:	3b01      	subs	r3, #1
 8003172:	b29a      	uxth	r2, r3
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800317c:	b29b      	uxth	r3, r3
 800317e:	3b01      	subs	r3, #1
 8003180:	b29a      	uxth	r2, r3
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003186:	b662      	cpsie	i
}
 8003188:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	691a      	ldr	r2, [r3, #16]
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003194:	b2d2      	uxtb	r2, r2
 8003196:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319c:	1c5a      	adds	r2, r3, #1
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031a6:	3b01      	subs	r3, #1
 80031a8:	b29a      	uxth	r2, r3
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	3b01      	subs	r3, #1
 80031b6:	b29a      	uxth	r2, r3
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	855a      	strh	r2, [r3, #42]	; 0x2a
 80031bc:	e0e2      	b.n	8003384 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c0:	9300      	str	r3, [sp, #0]
 80031c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031c4:	2200      	movs	r2, #0
 80031c6:	497b      	ldr	r1, [pc, #492]	; (80033b4 <HAL_I2C_Mem_Read+0x4c4>)
 80031c8:	68f8      	ldr	r0, [r7, #12]
 80031ca:	f000 fb91 	bl	80038f0 <I2C_WaitOnFlagUntilTimeout>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d001      	beq.n	80031d8 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e0e9      	b.n	80033ac <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031e6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80031e8:	b672      	cpsid	i
}
 80031ea:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	691a      	ldr	r2, [r3, #16]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f6:	b2d2      	uxtb	r2, r2
 80031f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031fe:	1c5a      	adds	r2, r3, #1
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003208:	3b01      	subs	r3, #1
 800320a:	b29a      	uxth	r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003214:	b29b      	uxth	r3, r3
 8003216:	3b01      	subs	r3, #1
 8003218:	b29a      	uxth	r2, r3
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800321e:	4b66      	ldr	r3, [pc, #408]	; (80033b8 <HAL_I2C_Mem_Read+0x4c8>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	08db      	lsrs	r3, r3, #3
 8003224:	4a65      	ldr	r2, [pc, #404]	; (80033bc <HAL_I2C_Mem_Read+0x4cc>)
 8003226:	fba2 2303 	umull	r2, r3, r2, r3
 800322a:	0a1a      	lsrs	r2, r3, #8
 800322c:	4613      	mov	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	4413      	add	r3, r2
 8003232:	00da      	lsls	r2, r3, #3
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003238:	6a3b      	ldr	r3, [r7, #32]
 800323a:	3b01      	subs	r3, #1
 800323c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800323e:	6a3b      	ldr	r3, [r7, #32]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d118      	bne.n	8003276 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2200      	movs	r2, #0
 8003248:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2220      	movs	r2, #32
 800324e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2200      	movs	r2, #0
 8003256:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800325e:	f043 0220 	orr.w	r2, r3, #32
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003266:	b662      	cpsie	i
}
 8003268:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e09a      	b.n	80033ac <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	695b      	ldr	r3, [r3, #20]
 800327c:	f003 0304 	and.w	r3, r3, #4
 8003280:	2b04      	cmp	r3, #4
 8003282:	d1d9      	bne.n	8003238 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003292:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	691a      	ldr	r2, [r3, #16]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800329e:	b2d2      	uxtb	r2, r2
 80032a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a6:	1c5a      	adds	r2, r3, #1
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032b0:	3b01      	subs	r3, #1
 80032b2:	b29a      	uxth	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032bc:	b29b      	uxth	r3, r3
 80032be:	3b01      	subs	r3, #1
 80032c0:	b29a      	uxth	r2, r3
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80032c6:	b662      	cpsie	i
}
 80032c8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	691a      	ldr	r2, [r3, #16]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d4:	b2d2      	uxtb	r2, r2
 80032d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032dc:	1c5a      	adds	r2, r3, #1
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032e6:	3b01      	subs	r3, #1
 80032e8:	b29a      	uxth	r2, r3
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	3b01      	subs	r3, #1
 80032f6:	b29a      	uxth	r2, r3
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80032fc:	e042      	b.n	8003384 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003300:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003302:	68f8      	ldr	r0, [r7, #12]
 8003304:	f000 fc9e 	bl	8003c44 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d001      	beq.n	8003312 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e04c      	b.n	80033ac <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	691a      	ldr	r2, [r3, #16]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800331c:	b2d2      	uxtb	r2, r2
 800331e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003324:	1c5a      	adds	r2, r3, #1
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800332e:	3b01      	subs	r3, #1
 8003330:	b29a      	uxth	r2, r3
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800333a:	b29b      	uxth	r3, r3
 800333c:	3b01      	subs	r3, #1
 800333e:	b29a      	uxth	r2, r3
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	695b      	ldr	r3, [r3, #20]
 800334a:	f003 0304 	and.w	r3, r3, #4
 800334e:	2b04      	cmp	r3, #4
 8003350:	d118      	bne.n	8003384 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	691a      	ldr	r2, [r3, #16]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800335c:	b2d2      	uxtb	r2, r2
 800335e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003364:	1c5a      	adds	r2, r3, #1
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800336e:	3b01      	subs	r3, #1
 8003370:	b29a      	uxth	r2, r3
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800337a:	b29b      	uxth	r3, r3
 800337c:	3b01      	subs	r3, #1
 800337e:	b29a      	uxth	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003388:	2b00      	cmp	r3, #0
 800338a:	f47f ae94 	bne.w	80030b6 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2220      	movs	r2, #32
 8003392:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2200      	movs	r2, #0
 80033a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80033a6:	2300      	movs	r3, #0
 80033a8:	e000      	b.n	80033ac <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80033aa:	2302      	movs	r3, #2
  }
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	3728      	adds	r7, #40	; 0x28
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}
 80033b4:	00010004 	.word	0x00010004
 80033b8:	200000bc 	.word	0x200000bc
 80033bc:	14f8b589 	.word	0x14f8b589

080033c0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b08a      	sub	sp, #40	; 0x28
 80033c4:	af02      	add	r7, sp, #8
 80033c6:	60f8      	str	r0, [r7, #12]
 80033c8:	607a      	str	r2, [r7, #4]
 80033ca:	603b      	str	r3, [r7, #0]
 80033cc:	460b      	mov	r3, r1
 80033ce:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80033d0:	f7fe ff7a 	bl	80022c8 <HAL_GetTick>
 80033d4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80033d6:	2300      	movs	r3, #0
 80033d8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	2b20      	cmp	r3, #32
 80033e4:	f040 8111 	bne.w	800360a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	9300      	str	r3, [sp, #0]
 80033ec:	2319      	movs	r3, #25
 80033ee:	2201      	movs	r2, #1
 80033f0:	4988      	ldr	r1, [pc, #544]	; (8003614 <HAL_I2C_IsDeviceReady+0x254>)
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f000 fa7c 	bl	80038f0 <I2C_WaitOnFlagUntilTimeout>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d001      	beq.n	8003402 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80033fe:	2302      	movs	r3, #2
 8003400:	e104      	b.n	800360c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003408:	2b01      	cmp	r3, #1
 800340a:	d101      	bne.n	8003410 <HAL_I2C_IsDeviceReady+0x50>
 800340c:	2302      	movs	r3, #2
 800340e:	e0fd      	b.n	800360c <HAL_I2C_IsDeviceReady+0x24c>
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2201      	movs	r2, #1
 8003414:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 0301 	and.w	r3, r3, #1
 8003422:	2b01      	cmp	r3, #1
 8003424:	d007      	beq.n	8003436 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f042 0201 	orr.w	r2, r2, #1
 8003434:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003444:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2224      	movs	r2, #36	; 0x24
 800344a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2200      	movs	r2, #0
 8003452:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	4a70      	ldr	r2, [pc, #448]	; (8003618 <HAL_I2C_IsDeviceReady+0x258>)
 8003458:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003468:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	9300      	str	r3, [sp, #0]
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	2200      	movs	r2, #0
 8003472:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003476:	68f8      	ldr	r0, [r7, #12]
 8003478:	f000 fa3a 	bl	80038f0 <I2C_WaitOnFlagUntilTimeout>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d00d      	beq.n	800349e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800348c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003490:	d103      	bne.n	800349a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003498:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e0b6      	b.n	800360c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800349e:	897b      	ldrh	r3, [r7, #10]
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	461a      	mov	r2, r3
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80034ac:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80034ae:	f7fe ff0b 	bl	80022c8 <HAL_GetTick>
 80034b2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	695b      	ldr	r3, [r3, #20]
 80034ba:	f003 0302 	and.w	r3, r3, #2
 80034be:	2b02      	cmp	r3, #2
 80034c0:	bf0c      	ite	eq
 80034c2:	2301      	moveq	r3, #1
 80034c4:	2300      	movne	r3, #0
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	695b      	ldr	r3, [r3, #20]
 80034d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034d8:	bf0c      	ite	eq
 80034da:	2301      	moveq	r3, #1
 80034dc:	2300      	movne	r3, #0
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80034e2:	e025      	b.n	8003530 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80034e4:	f7fe fef0 	bl	80022c8 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	683a      	ldr	r2, [r7, #0]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d302      	bcc.n	80034fa <HAL_I2C_IsDeviceReady+0x13a>
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d103      	bne.n	8003502 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	22a0      	movs	r2, #160	; 0xa0
 80034fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	695b      	ldr	r3, [r3, #20]
 8003508:	f003 0302 	and.w	r3, r3, #2
 800350c:	2b02      	cmp	r3, #2
 800350e:	bf0c      	ite	eq
 8003510:	2301      	moveq	r3, #1
 8003512:	2300      	movne	r3, #0
 8003514:	b2db      	uxtb	r3, r3
 8003516:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	695b      	ldr	r3, [r3, #20]
 800351e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003522:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003526:	bf0c      	ite	eq
 8003528:	2301      	moveq	r3, #1
 800352a:	2300      	movne	r3, #0
 800352c:	b2db      	uxtb	r3, r3
 800352e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003536:	b2db      	uxtb	r3, r3
 8003538:	2ba0      	cmp	r3, #160	; 0xa0
 800353a:	d005      	beq.n	8003548 <HAL_I2C_IsDeviceReady+0x188>
 800353c:	7dfb      	ldrb	r3, [r7, #23]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d102      	bne.n	8003548 <HAL_I2C_IsDeviceReady+0x188>
 8003542:	7dbb      	ldrb	r3, [r7, #22]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d0cd      	beq.n	80034e4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2220      	movs	r2, #32
 800354c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	695b      	ldr	r3, [r3, #20]
 8003556:	f003 0302 	and.w	r3, r3, #2
 800355a:	2b02      	cmp	r3, #2
 800355c:	d129      	bne.n	80035b2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800356c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800356e:	2300      	movs	r3, #0
 8003570:	613b      	str	r3, [r7, #16]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	695b      	ldr	r3, [r3, #20]
 8003578:	613b      	str	r3, [r7, #16]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	699b      	ldr	r3, [r3, #24]
 8003580:	613b      	str	r3, [r7, #16]
 8003582:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	9300      	str	r3, [sp, #0]
 8003588:	2319      	movs	r3, #25
 800358a:	2201      	movs	r2, #1
 800358c:	4921      	ldr	r1, [pc, #132]	; (8003614 <HAL_I2C_IsDeviceReady+0x254>)
 800358e:	68f8      	ldr	r0, [r7, #12]
 8003590:	f000 f9ae 	bl	80038f0 <I2C_WaitOnFlagUntilTimeout>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d001      	beq.n	800359e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e036      	b.n	800360c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2220      	movs	r2, #32
 80035a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2200      	movs	r2, #0
 80035aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80035ae:	2300      	movs	r3, #0
 80035b0:	e02c      	b.n	800360c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035c0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80035ca:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035cc:	69fb      	ldr	r3, [r7, #28]
 80035ce:	9300      	str	r3, [sp, #0]
 80035d0:	2319      	movs	r3, #25
 80035d2:	2201      	movs	r2, #1
 80035d4:	490f      	ldr	r1, [pc, #60]	; (8003614 <HAL_I2C_IsDeviceReady+0x254>)
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f000 f98a 	bl	80038f0 <I2C_WaitOnFlagUntilTimeout>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d001      	beq.n	80035e6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e012      	b.n	800360c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	3301      	adds	r3, #1
 80035ea:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80035ec:	69ba      	ldr	r2, [r7, #24]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	429a      	cmp	r2, r3
 80035f2:	f4ff af32 	bcc.w	800345a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2220      	movs	r2, #32
 80035fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2200      	movs	r2, #0
 8003602:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e000      	b.n	800360c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800360a:	2302      	movs	r3, #2
  }
}
 800360c:	4618      	mov	r0, r3
 800360e:	3720      	adds	r7, #32
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}
 8003614:	00100002 	.word	0x00100002
 8003618:	ffff0000 	.word	0xffff0000

0800361c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b088      	sub	sp, #32
 8003620:	af02      	add	r7, sp, #8
 8003622:	60f8      	str	r0, [r7, #12]
 8003624:	607a      	str	r2, [r7, #4]
 8003626:	603b      	str	r3, [r7, #0]
 8003628:	460b      	mov	r3, r1
 800362a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003630:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	2b08      	cmp	r3, #8
 8003636:	d006      	beq.n	8003646 <I2C_MasterRequestWrite+0x2a>
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	2b01      	cmp	r3, #1
 800363c:	d003      	beq.n	8003646 <I2C_MasterRequestWrite+0x2a>
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003644:	d108      	bne.n	8003658 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003654:	601a      	str	r2, [r3, #0]
 8003656:	e00b      	b.n	8003670 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365c:	2b12      	cmp	r3, #18
 800365e:	d107      	bne.n	8003670 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800366e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	9300      	str	r3, [sp, #0]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800367c:	68f8      	ldr	r0, [r7, #12]
 800367e:	f000 f937 	bl	80038f0 <I2C_WaitOnFlagUntilTimeout>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d00d      	beq.n	80036a4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003692:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003696:	d103      	bne.n	80036a0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800369e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80036a0:	2303      	movs	r3, #3
 80036a2:	e035      	b.n	8003710 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	691b      	ldr	r3, [r3, #16]
 80036a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80036ac:	d108      	bne.n	80036c0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80036ae:	897b      	ldrh	r3, [r7, #10]
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	461a      	mov	r2, r3
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80036bc:	611a      	str	r2, [r3, #16]
 80036be:	e01b      	b.n	80036f8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80036c0:	897b      	ldrh	r3, [r7, #10]
 80036c2:	11db      	asrs	r3, r3, #7
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	f003 0306 	and.w	r3, r3, #6
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	f063 030f 	orn	r3, r3, #15
 80036d0:	b2da      	uxtb	r2, r3
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	490e      	ldr	r1, [pc, #56]	; (8003718 <I2C_MasterRequestWrite+0xfc>)
 80036de:	68f8      	ldr	r0, [r7, #12]
 80036e0:	f000 f980 	bl	80039e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036e4:	4603      	mov	r3, r0
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d001      	beq.n	80036ee <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e010      	b.n	8003710 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80036ee:	897b      	ldrh	r3, [r7, #10]
 80036f0:	b2da      	uxtb	r2, r3
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	687a      	ldr	r2, [r7, #4]
 80036fc:	4907      	ldr	r1, [pc, #28]	; (800371c <I2C_MasterRequestWrite+0x100>)
 80036fe:	68f8      	ldr	r0, [r7, #12]
 8003700:	f000 f970 	bl	80039e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003704:	4603      	mov	r3, r0
 8003706:	2b00      	cmp	r3, #0
 8003708:	d001      	beq.n	800370e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e000      	b.n	8003710 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800370e:	2300      	movs	r3, #0
}
 8003710:	4618      	mov	r0, r3
 8003712:	3718      	adds	r7, #24
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}
 8003718:	00010008 	.word	0x00010008
 800371c:	00010002 	.word	0x00010002

08003720 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b088      	sub	sp, #32
 8003724:	af02      	add	r7, sp, #8
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	4608      	mov	r0, r1
 800372a:	4611      	mov	r1, r2
 800372c:	461a      	mov	r2, r3
 800372e:	4603      	mov	r3, r0
 8003730:	817b      	strh	r3, [r7, #10]
 8003732:	460b      	mov	r3, r1
 8003734:	813b      	strh	r3, [r7, #8]
 8003736:	4613      	mov	r3, r2
 8003738:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003748:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003758:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800375a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800375c:	9300      	str	r3, [sp, #0]
 800375e:	6a3b      	ldr	r3, [r7, #32]
 8003760:	2200      	movs	r2, #0
 8003762:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003766:	68f8      	ldr	r0, [r7, #12]
 8003768:	f000 f8c2 	bl	80038f0 <I2C_WaitOnFlagUntilTimeout>
 800376c:	4603      	mov	r3, r0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d00d      	beq.n	800378e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800377c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003780:	d103      	bne.n	800378a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003788:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800378a:	2303      	movs	r3, #3
 800378c:	e0aa      	b.n	80038e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800378e:	897b      	ldrh	r3, [r7, #10]
 8003790:	b2db      	uxtb	r3, r3
 8003792:	461a      	mov	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800379c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800379e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a0:	6a3a      	ldr	r2, [r7, #32]
 80037a2:	4952      	ldr	r1, [pc, #328]	; (80038ec <I2C_RequestMemoryRead+0x1cc>)
 80037a4:	68f8      	ldr	r0, [r7, #12]
 80037a6:	f000 f91d 	bl	80039e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d001      	beq.n	80037b4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e097      	b.n	80038e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037b4:	2300      	movs	r3, #0
 80037b6:	617b      	str	r3, [r7, #20]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	695b      	ldr	r3, [r3, #20]
 80037be:	617b      	str	r3, [r7, #20]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	699b      	ldr	r3, [r3, #24]
 80037c6:	617b      	str	r3, [r7, #20]
 80037c8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037cc:	6a39      	ldr	r1, [r7, #32]
 80037ce:	68f8      	ldr	r0, [r7, #12]
 80037d0:	f000 f9a8 	bl	8003b24 <I2C_WaitOnTXEFlagUntilTimeout>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d00d      	beq.n	80037f6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037de:	2b04      	cmp	r3, #4
 80037e0:	d107      	bne.n	80037f2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037f0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e076      	b.n	80038e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80037f6:	88fb      	ldrh	r3, [r7, #6]
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d105      	bne.n	8003808 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80037fc:	893b      	ldrh	r3, [r7, #8]
 80037fe:	b2da      	uxtb	r2, r3
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	611a      	str	r2, [r3, #16]
 8003806:	e021      	b.n	800384c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003808:	893b      	ldrh	r3, [r7, #8]
 800380a:	0a1b      	lsrs	r3, r3, #8
 800380c:	b29b      	uxth	r3, r3
 800380e:	b2da      	uxtb	r2, r3
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003816:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003818:	6a39      	ldr	r1, [r7, #32]
 800381a:	68f8      	ldr	r0, [r7, #12]
 800381c:	f000 f982 	bl	8003b24 <I2C_WaitOnTXEFlagUntilTimeout>
 8003820:	4603      	mov	r3, r0
 8003822:	2b00      	cmp	r3, #0
 8003824:	d00d      	beq.n	8003842 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382a:	2b04      	cmp	r3, #4
 800382c:	d107      	bne.n	800383e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800383c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e050      	b.n	80038e4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003842:	893b      	ldrh	r3, [r7, #8]
 8003844:	b2da      	uxtb	r2, r3
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800384c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800384e:	6a39      	ldr	r1, [r7, #32]
 8003850:	68f8      	ldr	r0, [r7, #12]
 8003852:	f000 f967 	bl	8003b24 <I2C_WaitOnTXEFlagUntilTimeout>
 8003856:	4603      	mov	r3, r0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d00d      	beq.n	8003878 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003860:	2b04      	cmp	r3, #4
 8003862:	d107      	bne.n	8003874 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003872:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e035      	b.n	80038e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003886:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800388a:	9300      	str	r3, [sp, #0]
 800388c:	6a3b      	ldr	r3, [r7, #32]
 800388e:	2200      	movs	r2, #0
 8003890:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003894:	68f8      	ldr	r0, [r7, #12]
 8003896:	f000 f82b 	bl	80038f0 <I2C_WaitOnFlagUntilTimeout>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d00d      	beq.n	80038bc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038ae:	d103      	bne.n	80038b8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038b6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80038b8:	2303      	movs	r3, #3
 80038ba:	e013      	b.n	80038e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80038bc:	897b      	ldrh	r3, [r7, #10]
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	f043 0301 	orr.w	r3, r3, #1
 80038c4:	b2da      	uxtb	r2, r3
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ce:	6a3a      	ldr	r2, [r7, #32]
 80038d0:	4906      	ldr	r1, [pc, #24]	; (80038ec <I2C_RequestMemoryRead+0x1cc>)
 80038d2:	68f8      	ldr	r0, [r7, #12]
 80038d4:	f000 f886 	bl	80039e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d001      	beq.n	80038e2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e000      	b.n	80038e4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80038e2:	2300      	movs	r3, #0
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	3718      	adds	r7, #24
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	00010002 	.word	0x00010002

080038f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b084      	sub	sp, #16
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	60f8      	str	r0, [r7, #12]
 80038f8:	60b9      	str	r1, [r7, #8]
 80038fa:	603b      	str	r3, [r7, #0]
 80038fc:	4613      	mov	r3, r2
 80038fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003900:	e048      	b.n	8003994 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003908:	d044      	beq.n	8003994 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800390a:	f7fe fcdd 	bl	80022c8 <HAL_GetTick>
 800390e:	4602      	mov	r2, r0
 8003910:	69bb      	ldr	r3, [r7, #24]
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	683a      	ldr	r2, [r7, #0]
 8003916:	429a      	cmp	r2, r3
 8003918:	d302      	bcc.n	8003920 <I2C_WaitOnFlagUntilTimeout+0x30>
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d139      	bne.n	8003994 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	0c1b      	lsrs	r3, r3, #16
 8003924:	b2db      	uxtb	r3, r3
 8003926:	2b01      	cmp	r3, #1
 8003928:	d10d      	bne.n	8003946 <I2C_WaitOnFlagUntilTimeout+0x56>
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	695b      	ldr	r3, [r3, #20]
 8003930:	43da      	mvns	r2, r3
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	4013      	ands	r3, r2
 8003936:	b29b      	uxth	r3, r3
 8003938:	2b00      	cmp	r3, #0
 800393a:	bf0c      	ite	eq
 800393c:	2301      	moveq	r3, #1
 800393e:	2300      	movne	r3, #0
 8003940:	b2db      	uxtb	r3, r3
 8003942:	461a      	mov	r2, r3
 8003944:	e00c      	b.n	8003960 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	43da      	mvns	r2, r3
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	4013      	ands	r3, r2
 8003952:	b29b      	uxth	r3, r3
 8003954:	2b00      	cmp	r3, #0
 8003956:	bf0c      	ite	eq
 8003958:	2301      	moveq	r3, #1
 800395a:	2300      	movne	r3, #0
 800395c:	b2db      	uxtb	r3, r3
 800395e:	461a      	mov	r2, r3
 8003960:	79fb      	ldrb	r3, [r7, #7]
 8003962:	429a      	cmp	r2, r3
 8003964:	d116      	bne.n	8003994 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2200      	movs	r2, #0
 800396a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2220      	movs	r2, #32
 8003970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003980:	f043 0220 	orr.w	r2, r3, #32
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2200      	movs	r2, #0
 800398c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	e023      	b.n	80039dc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	0c1b      	lsrs	r3, r3, #16
 8003998:	b2db      	uxtb	r3, r3
 800399a:	2b01      	cmp	r3, #1
 800399c:	d10d      	bne.n	80039ba <I2C_WaitOnFlagUntilTimeout+0xca>
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	695b      	ldr	r3, [r3, #20]
 80039a4:	43da      	mvns	r2, r3
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	4013      	ands	r3, r2
 80039aa:	b29b      	uxth	r3, r3
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	bf0c      	ite	eq
 80039b0:	2301      	moveq	r3, #1
 80039b2:	2300      	movne	r3, #0
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	461a      	mov	r2, r3
 80039b8:	e00c      	b.n	80039d4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	699b      	ldr	r3, [r3, #24]
 80039c0:	43da      	mvns	r2, r3
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	4013      	ands	r3, r2
 80039c6:	b29b      	uxth	r3, r3
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	bf0c      	ite	eq
 80039cc:	2301      	moveq	r3, #1
 80039ce:	2300      	movne	r3, #0
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	461a      	mov	r2, r3
 80039d4:	79fb      	ldrb	r3, [r7, #7]
 80039d6:	429a      	cmp	r2, r3
 80039d8:	d093      	beq.n	8003902 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80039da:	2300      	movs	r3, #0
}
 80039dc:	4618      	mov	r0, r3
 80039de:	3710      	adds	r7, #16
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}

080039e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b084      	sub	sp, #16
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	60b9      	str	r1, [r7, #8]
 80039ee:	607a      	str	r2, [r7, #4]
 80039f0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80039f2:	e071      	b.n	8003ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	695b      	ldr	r3, [r3, #20]
 80039fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a02:	d123      	bne.n	8003a4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a12:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a1c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2200      	movs	r2, #0
 8003a22:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2220      	movs	r2, #32
 8003a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a38:	f043 0204 	orr.w	r2, r3, #4
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2200      	movs	r2, #0
 8003a44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e067      	b.n	8003b1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a52:	d041      	beq.n	8003ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a54:	f7fe fc38 	bl	80022c8 <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	429a      	cmp	r2, r3
 8003a62:	d302      	bcc.n	8003a6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d136      	bne.n	8003ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	0c1b      	lsrs	r3, r3, #16
 8003a6e:	b2db      	uxtb	r3, r3
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d10c      	bne.n	8003a8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	695b      	ldr	r3, [r3, #20]
 8003a7a:	43da      	mvns	r2, r3
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	4013      	ands	r3, r2
 8003a80:	b29b      	uxth	r3, r3
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	bf14      	ite	ne
 8003a86:	2301      	movne	r3, #1
 8003a88:	2300      	moveq	r3, #0
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	e00b      	b.n	8003aa6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	699b      	ldr	r3, [r3, #24]
 8003a94:	43da      	mvns	r2, r3
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	b29b      	uxth	r3, r3
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	bf14      	ite	ne
 8003aa0:	2301      	movne	r3, #1
 8003aa2:	2300      	moveq	r3, #0
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d016      	beq.n	8003ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2200      	movs	r2, #0
 8003aae:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2220      	movs	r2, #32
 8003ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac4:	f043 0220 	orr.w	r2, r3, #32
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e021      	b.n	8003b1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	0c1b      	lsrs	r3, r3, #16
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	d10c      	bne.n	8003afc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	695b      	ldr	r3, [r3, #20]
 8003ae8:	43da      	mvns	r2, r3
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	4013      	ands	r3, r2
 8003aee:	b29b      	uxth	r3, r3
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	bf14      	ite	ne
 8003af4:	2301      	movne	r3, #1
 8003af6:	2300      	moveq	r3, #0
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	e00b      	b.n	8003b14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	699b      	ldr	r3, [r3, #24]
 8003b02:	43da      	mvns	r2, r3
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	4013      	ands	r3, r2
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	bf14      	ite	ne
 8003b0e:	2301      	movne	r3, #1
 8003b10:	2300      	moveq	r3, #0
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	f47f af6d 	bne.w	80039f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003b1a:	2300      	movs	r3, #0
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	3710      	adds	r7, #16
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd80      	pop	{r7, pc}

08003b24 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b084      	sub	sp, #16
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	60f8      	str	r0, [r7, #12]
 8003b2c:	60b9      	str	r1, [r7, #8]
 8003b2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b30:	e034      	b.n	8003b9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b32:	68f8      	ldr	r0, [r7, #12]
 8003b34:	f000 f8e3 	bl	8003cfe <I2C_IsAcknowledgeFailed>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d001      	beq.n	8003b42 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e034      	b.n	8003bac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b48:	d028      	beq.n	8003b9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b4a:	f7fe fbbd 	bl	80022c8 <HAL_GetTick>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	68ba      	ldr	r2, [r7, #8]
 8003b56:	429a      	cmp	r2, r3
 8003b58:	d302      	bcc.n	8003b60 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d11d      	bne.n	8003b9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	695b      	ldr	r3, [r3, #20]
 8003b66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b6a:	2b80      	cmp	r3, #128	; 0x80
 8003b6c:	d016      	beq.n	8003b9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2200      	movs	r2, #0
 8003b72:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2220      	movs	r2, #32
 8003b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b88:	f043 0220 	orr.w	r2, r3, #32
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2200      	movs	r2, #0
 8003b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e007      	b.n	8003bac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	695b      	ldr	r3, [r3, #20]
 8003ba2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ba6:	2b80      	cmp	r3, #128	; 0x80
 8003ba8:	d1c3      	bne.n	8003b32 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003baa:	2300      	movs	r3, #0
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3710      	adds	r7, #16
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	60f8      	str	r0, [r7, #12]
 8003bbc:	60b9      	str	r1, [r7, #8]
 8003bbe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003bc0:	e034      	b.n	8003c2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003bc2:	68f8      	ldr	r0, [r7, #12]
 8003bc4:	f000 f89b 	bl	8003cfe <I2C_IsAcknowledgeFailed>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d001      	beq.n	8003bd2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e034      	b.n	8003c3c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bd8:	d028      	beq.n	8003c2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bda:	f7fe fb75 	bl	80022c8 <HAL_GetTick>
 8003bde:	4602      	mov	r2, r0
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	1ad3      	subs	r3, r2, r3
 8003be4:	68ba      	ldr	r2, [r7, #8]
 8003be6:	429a      	cmp	r2, r3
 8003be8:	d302      	bcc.n	8003bf0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d11d      	bne.n	8003c2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	695b      	ldr	r3, [r3, #20]
 8003bf6:	f003 0304 	and.w	r3, r3, #4
 8003bfa:	2b04      	cmp	r3, #4
 8003bfc:	d016      	beq.n	8003c2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2200      	movs	r2, #0
 8003c02:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2220      	movs	r2, #32
 8003c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c18:	f043 0220 	orr.w	r2, r3, #32
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2200      	movs	r2, #0
 8003c24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e007      	b.n	8003c3c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	695b      	ldr	r3, [r3, #20]
 8003c32:	f003 0304 	and.w	r3, r3, #4
 8003c36:	2b04      	cmp	r3, #4
 8003c38:	d1c3      	bne.n	8003bc2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003c3a:	2300      	movs	r3, #0
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3710      	adds	r7, #16
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}

08003c44 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c50:	e049      	b.n	8003ce6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	695b      	ldr	r3, [r3, #20]
 8003c58:	f003 0310 	and.w	r3, r3, #16
 8003c5c:	2b10      	cmp	r3, #16
 8003c5e:	d119      	bne.n	8003c94 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f06f 0210 	mvn.w	r2, #16
 8003c68:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2220      	movs	r2, #32
 8003c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e030      	b.n	8003cf6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c94:	f7fe fb18 	bl	80022c8 <HAL_GetTick>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	68ba      	ldr	r2, [r7, #8]
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d302      	bcc.n	8003caa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d11d      	bne.n	8003ce6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	695b      	ldr	r3, [r3, #20]
 8003cb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cb4:	2b40      	cmp	r3, #64	; 0x40
 8003cb6:	d016      	beq.n	8003ce6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2220      	movs	r2, #32
 8003cc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd2:	f043 0220 	orr.w	r2, r3, #32
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e007      	b.n	8003cf6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	695b      	ldr	r3, [r3, #20]
 8003cec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cf0:	2b40      	cmp	r3, #64	; 0x40
 8003cf2:	d1ae      	bne.n	8003c52 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3710      	adds	r7, #16
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}

08003cfe <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003cfe:	b480      	push	{r7}
 8003d00:	b083      	sub	sp, #12
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	695b      	ldr	r3, [r3, #20]
 8003d0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d14:	d11b      	bne.n	8003d4e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003d1e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2220      	movs	r2, #32
 8003d2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2200      	movs	r2, #0
 8003d32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d3a:	f043 0204 	orr.w	r2, r3, #4
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2200      	movs	r2, #0
 8003d46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e000      	b.n	8003d50 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003d4e:	2300      	movs	r3, #0
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	370c      	adds	r7, #12
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bc80      	pop	{r7}
 8003d58:	4770      	bx	lr
	...

08003d5c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b086      	sub	sp, #24
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d101      	bne.n	8003d6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e272      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 0301 	and.w	r3, r3, #1
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	f000 8087 	beq.w	8003e8a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d7c:	4b92      	ldr	r3, [pc, #584]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	f003 030c 	and.w	r3, r3, #12
 8003d84:	2b04      	cmp	r3, #4
 8003d86:	d00c      	beq.n	8003da2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003d88:	4b8f      	ldr	r3, [pc, #572]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	f003 030c 	and.w	r3, r3, #12
 8003d90:	2b08      	cmp	r3, #8
 8003d92:	d112      	bne.n	8003dba <HAL_RCC_OscConfig+0x5e>
 8003d94:	4b8c      	ldr	r3, [pc, #560]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003da0:	d10b      	bne.n	8003dba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003da2:	4b89      	ldr	r3, [pc, #548]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d06c      	beq.n	8003e88 <HAL_RCC_OscConfig+0x12c>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d168      	bne.n	8003e88 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e24c      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dc2:	d106      	bne.n	8003dd2 <HAL_RCC_OscConfig+0x76>
 8003dc4:	4b80      	ldr	r3, [pc, #512]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a7f      	ldr	r2, [pc, #508]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003dca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dce:	6013      	str	r3, [r2, #0]
 8003dd0:	e02e      	b.n	8003e30 <HAL_RCC_OscConfig+0xd4>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d10c      	bne.n	8003df4 <HAL_RCC_OscConfig+0x98>
 8003dda:	4b7b      	ldr	r3, [pc, #492]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a7a      	ldr	r2, [pc, #488]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003de0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003de4:	6013      	str	r3, [r2, #0]
 8003de6:	4b78      	ldr	r3, [pc, #480]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a77      	ldr	r2, [pc, #476]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003dec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003df0:	6013      	str	r3, [r2, #0]
 8003df2:	e01d      	b.n	8003e30 <HAL_RCC_OscConfig+0xd4>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003dfc:	d10c      	bne.n	8003e18 <HAL_RCC_OscConfig+0xbc>
 8003dfe:	4b72      	ldr	r3, [pc, #456]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a71      	ldr	r2, [pc, #452]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003e04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e08:	6013      	str	r3, [r2, #0]
 8003e0a:	4b6f      	ldr	r3, [pc, #444]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a6e      	ldr	r2, [pc, #440]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003e10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e14:	6013      	str	r3, [r2, #0]
 8003e16:	e00b      	b.n	8003e30 <HAL_RCC_OscConfig+0xd4>
 8003e18:	4b6b      	ldr	r3, [pc, #428]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a6a      	ldr	r2, [pc, #424]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003e1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e22:	6013      	str	r3, [r2, #0]
 8003e24:	4b68      	ldr	r3, [pc, #416]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a67      	ldr	r2, [pc, #412]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003e2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e2e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d013      	beq.n	8003e60 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e38:	f7fe fa46 	bl	80022c8 <HAL_GetTick>
 8003e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e3e:	e008      	b.n	8003e52 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e40:	f7fe fa42 	bl	80022c8 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	2b64      	cmp	r3, #100	; 0x64
 8003e4c:	d901      	bls.n	8003e52 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e200      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e52:	4b5d      	ldr	r3, [pc, #372]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d0f0      	beq.n	8003e40 <HAL_RCC_OscConfig+0xe4>
 8003e5e:	e014      	b.n	8003e8a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e60:	f7fe fa32 	bl	80022c8 <HAL_GetTick>
 8003e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e66:	e008      	b.n	8003e7a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e68:	f7fe fa2e 	bl	80022c8 <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	2b64      	cmp	r3, #100	; 0x64
 8003e74:	d901      	bls.n	8003e7a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	e1ec      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e7a:	4b53      	ldr	r3, [pc, #332]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d1f0      	bne.n	8003e68 <HAL_RCC_OscConfig+0x10c>
 8003e86:	e000      	b.n	8003e8a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0302 	and.w	r3, r3, #2
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d063      	beq.n	8003f5e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e96:	4b4c      	ldr	r3, [pc, #304]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	f003 030c 	and.w	r3, r3, #12
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d00b      	beq.n	8003eba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003ea2:	4b49      	ldr	r3, [pc, #292]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	f003 030c 	and.w	r3, r3, #12
 8003eaa:	2b08      	cmp	r3, #8
 8003eac:	d11c      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x18c>
 8003eae:	4b46      	ldr	r3, [pc, #280]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d116      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003eba:	4b43      	ldr	r3, [pc, #268]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0302 	and.w	r3, r3, #2
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d005      	beq.n	8003ed2 <HAL_RCC_OscConfig+0x176>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	691b      	ldr	r3, [r3, #16]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d001      	beq.n	8003ed2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e1c0      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ed2:	4b3d      	ldr	r3, [pc, #244]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	695b      	ldr	r3, [r3, #20]
 8003ede:	00db      	lsls	r3, r3, #3
 8003ee0:	4939      	ldr	r1, [pc, #228]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ee6:	e03a      	b.n	8003f5e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	691b      	ldr	r3, [r3, #16]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d020      	beq.n	8003f32 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ef0:	4b36      	ldr	r3, [pc, #216]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef6:	f7fe f9e7 	bl	80022c8 <HAL_GetTick>
 8003efa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003efc:	e008      	b.n	8003f10 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003efe:	f7fe f9e3 	bl	80022c8 <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d901      	bls.n	8003f10 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	e1a1      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f10:	4b2d      	ldr	r3, [pc, #180]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 0302 	and.w	r3, r3, #2
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d0f0      	beq.n	8003efe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f1c:	4b2a      	ldr	r3, [pc, #168]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	695b      	ldr	r3, [r3, #20]
 8003f28:	00db      	lsls	r3, r3, #3
 8003f2a:	4927      	ldr	r1, [pc, #156]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	600b      	str	r3, [r1, #0]
 8003f30:	e015      	b.n	8003f5e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f32:	4b26      	ldr	r3, [pc, #152]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003f34:	2200      	movs	r2, #0
 8003f36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f38:	f7fe f9c6 	bl	80022c8 <HAL_GetTick>
 8003f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f3e:	e008      	b.n	8003f52 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f40:	f7fe f9c2 	bl	80022c8 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e180      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f52:	4b1d      	ldr	r3, [pc, #116]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0302 	and.w	r3, r3, #2
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d1f0      	bne.n	8003f40 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0308 	and.w	r3, r3, #8
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d03a      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	699b      	ldr	r3, [r3, #24]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d019      	beq.n	8003fa6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f72:	4b17      	ldr	r3, [pc, #92]	; (8003fd0 <HAL_RCC_OscConfig+0x274>)
 8003f74:	2201      	movs	r2, #1
 8003f76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f78:	f7fe f9a6 	bl	80022c8 <HAL_GetTick>
 8003f7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f7e:	e008      	b.n	8003f92 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f80:	f7fe f9a2 	bl	80022c8 <HAL_GetTick>
 8003f84:	4602      	mov	r2, r0
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	1ad3      	subs	r3, r2, r3
 8003f8a:	2b02      	cmp	r3, #2
 8003f8c:	d901      	bls.n	8003f92 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	e160      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f92:	4b0d      	ldr	r3, [pc, #52]	; (8003fc8 <HAL_RCC_OscConfig+0x26c>)
 8003f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f96:	f003 0302 	and.w	r3, r3, #2
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d0f0      	beq.n	8003f80 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003f9e:	2001      	movs	r0, #1
 8003fa0:	f000 face 	bl	8004540 <RCC_Delay>
 8003fa4:	e01c      	b.n	8003fe0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fa6:	4b0a      	ldr	r3, [pc, #40]	; (8003fd0 <HAL_RCC_OscConfig+0x274>)
 8003fa8:	2200      	movs	r2, #0
 8003faa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fac:	f7fe f98c 	bl	80022c8 <HAL_GetTick>
 8003fb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fb2:	e00f      	b.n	8003fd4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fb4:	f7fe f988 	bl	80022c8 <HAL_GetTick>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	1ad3      	subs	r3, r2, r3
 8003fbe:	2b02      	cmp	r3, #2
 8003fc0:	d908      	bls.n	8003fd4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003fc2:	2303      	movs	r3, #3
 8003fc4:	e146      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
 8003fc6:	bf00      	nop
 8003fc8:	40021000 	.word	0x40021000
 8003fcc:	42420000 	.word	0x42420000
 8003fd0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fd4:	4b92      	ldr	r3, [pc, #584]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8003fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd8:	f003 0302 	and.w	r3, r3, #2
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d1e9      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0304 	and.w	r3, r3, #4
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	f000 80a6 	beq.w	800413a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ff2:	4b8b      	ldr	r3, [pc, #556]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8003ff4:	69db      	ldr	r3, [r3, #28]
 8003ff6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d10d      	bne.n	800401a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ffe:	4b88      	ldr	r3, [pc, #544]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004000:	69db      	ldr	r3, [r3, #28]
 8004002:	4a87      	ldr	r2, [pc, #540]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004004:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004008:	61d3      	str	r3, [r2, #28]
 800400a:	4b85      	ldr	r3, [pc, #532]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 800400c:	69db      	ldr	r3, [r3, #28]
 800400e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004012:	60bb      	str	r3, [r7, #8]
 8004014:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004016:	2301      	movs	r3, #1
 8004018:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800401a:	4b82      	ldr	r3, [pc, #520]	; (8004224 <HAL_RCC_OscConfig+0x4c8>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004022:	2b00      	cmp	r3, #0
 8004024:	d118      	bne.n	8004058 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004026:	4b7f      	ldr	r3, [pc, #508]	; (8004224 <HAL_RCC_OscConfig+0x4c8>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a7e      	ldr	r2, [pc, #504]	; (8004224 <HAL_RCC_OscConfig+0x4c8>)
 800402c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004030:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004032:	f7fe f949 	bl	80022c8 <HAL_GetTick>
 8004036:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004038:	e008      	b.n	800404c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800403a:	f7fe f945 	bl	80022c8 <HAL_GetTick>
 800403e:	4602      	mov	r2, r0
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	1ad3      	subs	r3, r2, r3
 8004044:	2b64      	cmp	r3, #100	; 0x64
 8004046:	d901      	bls.n	800404c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004048:	2303      	movs	r3, #3
 800404a:	e103      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800404c:	4b75      	ldr	r3, [pc, #468]	; (8004224 <HAL_RCC_OscConfig+0x4c8>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004054:	2b00      	cmp	r3, #0
 8004056:	d0f0      	beq.n	800403a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	2b01      	cmp	r3, #1
 800405e:	d106      	bne.n	800406e <HAL_RCC_OscConfig+0x312>
 8004060:	4b6f      	ldr	r3, [pc, #444]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004062:	6a1b      	ldr	r3, [r3, #32]
 8004064:	4a6e      	ldr	r2, [pc, #440]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004066:	f043 0301 	orr.w	r3, r3, #1
 800406a:	6213      	str	r3, [r2, #32]
 800406c:	e02d      	b.n	80040ca <HAL_RCC_OscConfig+0x36e>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	68db      	ldr	r3, [r3, #12]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d10c      	bne.n	8004090 <HAL_RCC_OscConfig+0x334>
 8004076:	4b6a      	ldr	r3, [pc, #424]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004078:	6a1b      	ldr	r3, [r3, #32]
 800407a:	4a69      	ldr	r2, [pc, #420]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 800407c:	f023 0301 	bic.w	r3, r3, #1
 8004080:	6213      	str	r3, [r2, #32]
 8004082:	4b67      	ldr	r3, [pc, #412]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004084:	6a1b      	ldr	r3, [r3, #32]
 8004086:	4a66      	ldr	r2, [pc, #408]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004088:	f023 0304 	bic.w	r3, r3, #4
 800408c:	6213      	str	r3, [r2, #32]
 800408e:	e01c      	b.n	80040ca <HAL_RCC_OscConfig+0x36e>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	2b05      	cmp	r3, #5
 8004096:	d10c      	bne.n	80040b2 <HAL_RCC_OscConfig+0x356>
 8004098:	4b61      	ldr	r3, [pc, #388]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 800409a:	6a1b      	ldr	r3, [r3, #32]
 800409c:	4a60      	ldr	r2, [pc, #384]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 800409e:	f043 0304 	orr.w	r3, r3, #4
 80040a2:	6213      	str	r3, [r2, #32]
 80040a4:	4b5e      	ldr	r3, [pc, #376]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 80040a6:	6a1b      	ldr	r3, [r3, #32]
 80040a8:	4a5d      	ldr	r2, [pc, #372]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 80040aa:	f043 0301 	orr.w	r3, r3, #1
 80040ae:	6213      	str	r3, [r2, #32]
 80040b0:	e00b      	b.n	80040ca <HAL_RCC_OscConfig+0x36e>
 80040b2:	4b5b      	ldr	r3, [pc, #364]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 80040b4:	6a1b      	ldr	r3, [r3, #32]
 80040b6:	4a5a      	ldr	r2, [pc, #360]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 80040b8:	f023 0301 	bic.w	r3, r3, #1
 80040bc:	6213      	str	r3, [r2, #32]
 80040be:	4b58      	ldr	r3, [pc, #352]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 80040c0:	6a1b      	ldr	r3, [r3, #32]
 80040c2:	4a57      	ldr	r2, [pc, #348]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 80040c4:	f023 0304 	bic.w	r3, r3, #4
 80040c8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d015      	beq.n	80040fe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040d2:	f7fe f8f9 	bl	80022c8 <HAL_GetTick>
 80040d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040d8:	e00a      	b.n	80040f0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040da:	f7fe f8f5 	bl	80022c8 <HAL_GetTick>
 80040de:	4602      	mov	r2, r0
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d901      	bls.n	80040f0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80040ec:	2303      	movs	r3, #3
 80040ee:	e0b1      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040f0:	4b4b      	ldr	r3, [pc, #300]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 80040f2:	6a1b      	ldr	r3, [r3, #32]
 80040f4:	f003 0302 	and.w	r3, r3, #2
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d0ee      	beq.n	80040da <HAL_RCC_OscConfig+0x37e>
 80040fc:	e014      	b.n	8004128 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040fe:	f7fe f8e3 	bl	80022c8 <HAL_GetTick>
 8004102:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004104:	e00a      	b.n	800411c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004106:	f7fe f8df 	bl	80022c8 <HAL_GetTick>
 800410a:	4602      	mov	r2, r0
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	1ad3      	subs	r3, r2, r3
 8004110:	f241 3288 	movw	r2, #5000	; 0x1388
 8004114:	4293      	cmp	r3, r2
 8004116:	d901      	bls.n	800411c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004118:	2303      	movs	r3, #3
 800411a:	e09b      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800411c:	4b40      	ldr	r3, [pc, #256]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 800411e:	6a1b      	ldr	r3, [r3, #32]
 8004120:	f003 0302 	and.w	r3, r3, #2
 8004124:	2b00      	cmp	r3, #0
 8004126:	d1ee      	bne.n	8004106 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004128:	7dfb      	ldrb	r3, [r7, #23]
 800412a:	2b01      	cmp	r3, #1
 800412c:	d105      	bne.n	800413a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800412e:	4b3c      	ldr	r3, [pc, #240]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004130:	69db      	ldr	r3, [r3, #28]
 8004132:	4a3b      	ldr	r2, [pc, #236]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004134:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004138:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	69db      	ldr	r3, [r3, #28]
 800413e:	2b00      	cmp	r3, #0
 8004140:	f000 8087 	beq.w	8004252 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004144:	4b36      	ldr	r3, [pc, #216]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f003 030c 	and.w	r3, r3, #12
 800414c:	2b08      	cmp	r3, #8
 800414e:	d061      	beq.n	8004214 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	69db      	ldr	r3, [r3, #28]
 8004154:	2b02      	cmp	r3, #2
 8004156:	d146      	bne.n	80041e6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004158:	4b33      	ldr	r3, [pc, #204]	; (8004228 <HAL_RCC_OscConfig+0x4cc>)
 800415a:	2200      	movs	r2, #0
 800415c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800415e:	f7fe f8b3 	bl	80022c8 <HAL_GetTick>
 8004162:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004164:	e008      	b.n	8004178 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004166:	f7fe f8af 	bl	80022c8 <HAL_GetTick>
 800416a:	4602      	mov	r2, r0
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	1ad3      	subs	r3, r2, r3
 8004170:	2b02      	cmp	r3, #2
 8004172:	d901      	bls.n	8004178 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004174:	2303      	movs	r3, #3
 8004176:	e06d      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004178:	4b29      	ldr	r3, [pc, #164]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004180:	2b00      	cmp	r3, #0
 8004182:	d1f0      	bne.n	8004166 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6a1b      	ldr	r3, [r3, #32]
 8004188:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800418c:	d108      	bne.n	80041a0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800418e:	4b24      	ldr	r3, [pc, #144]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	4921      	ldr	r1, [pc, #132]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 800419c:	4313      	orrs	r3, r2
 800419e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041a0:	4b1f      	ldr	r3, [pc, #124]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6a19      	ldr	r1, [r3, #32]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b0:	430b      	orrs	r3, r1
 80041b2:	491b      	ldr	r1, [pc, #108]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 80041b4:	4313      	orrs	r3, r2
 80041b6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041b8:	4b1b      	ldr	r3, [pc, #108]	; (8004228 <HAL_RCC_OscConfig+0x4cc>)
 80041ba:	2201      	movs	r2, #1
 80041bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041be:	f7fe f883 	bl	80022c8 <HAL_GetTick>
 80041c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041c4:	e008      	b.n	80041d8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041c6:	f7fe f87f 	bl	80022c8 <HAL_GetTick>
 80041ca:	4602      	mov	r2, r0
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	1ad3      	subs	r3, r2, r3
 80041d0:	2b02      	cmp	r3, #2
 80041d2:	d901      	bls.n	80041d8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80041d4:	2303      	movs	r3, #3
 80041d6:	e03d      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041d8:	4b11      	ldr	r3, [pc, #68]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d0f0      	beq.n	80041c6 <HAL_RCC_OscConfig+0x46a>
 80041e4:	e035      	b.n	8004252 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041e6:	4b10      	ldr	r3, [pc, #64]	; (8004228 <HAL_RCC_OscConfig+0x4cc>)
 80041e8:	2200      	movs	r2, #0
 80041ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ec:	f7fe f86c 	bl	80022c8 <HAL_GetTick>
 80041f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041f2:	e008      	b.n	8004206 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041f4:	f7fe f868 	bl	80022c8 <HAL_GetTick>
 80041f8:	4602      	mov	r2, r0
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	1ad3      	subs	r3, r2, r3
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d901      	bls.n	8004206 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004202:	2303      	movs	r3, #3
 8004204:	e026      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004206:	4b06      	ldr	r3, [pc, #24]	; (8004220 <HAL_RCC_OscConfig+0x4c4>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800420e:	2b00      	cmp	r3, #0
 8004210:	d1f0      	bne.n	80041f4 <HAL_RCC_OscConfig+0x498>
 8004212:	e01e      	b.n	8004252 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	69db      	ldr	r3, [r3, #28]
 8004218:	2b01      	cmp	r3, #1
 800421a:	d107      	bne.n	800422c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	e019      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
 8004220:	40021000 	.word	0x40021000
 8004224:	40007000 	.word	0x40007000
 8004228:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800422c:	4b0b      	ldr	r3, [pc, #44]	; (800425c <HAL_RCC_OscConfig+0x500>)
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a1b      	ldr	r3, [r3, #32]
 800423c:	429a      	cmp	r2, r3
 800423e:	d106      	bne.n	800424e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800424a:	429a      	cmp	r2, r3
 800424c:	d001      	beq.n	8004252 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e000      	b.n	8004254 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004252:	2300      	movs	r3, #0
}
 8004254:	4618      	mov	r0, r3
 8004256:	3718      	adds	r7, #24
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}
 800425c:	40021000 	.word	0x40021000

08004260 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
 8004268:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d101      	bne.n	8004274 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e0d0      	b.n	8004416 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004274:	4b6a      	ldr	r3, [pc, #424]	; (8004420 <HAL_RCC_ClockConfig+0x1c0>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0307 	and.w	r3, r3, #7
 800427c:	683a      	ldr	r2, [r7, #0]
 800427e:	429a      	cmp	r2, r3
 8004280:	d910      	bls.n	80042a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004282:	4b67      	ldr	r3, [pc, #412]	; (8004420 <HAL_RCC_ClockConfig+0x1c0>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f023 0207 	bic.w	r2, r3, #7
 800428a:	4965      	ldr	r1, [pc, #404]	; (8004420 <HAL_RCC_ClockConfig+0x1c0>)
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	4313      	orrs	r3, r2
 8004290:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004292:	4b63      	ldr	r3, [pc, #396]	; (8004420 <HAL_RCC_ClockConfig+0x1c0>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 0307 	and.w	r3, r3, #7
 800429a:	683a      	ldr	r2, [r7, #0]
 800429c:	429a      	cmp	r2, r3
 800429e:	d001      	beq.n	80042a4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e0b8      	b.n	8004416 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0302 	and.w	r3, r3, #2
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d020      	beq.n	80042f2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 0304 	and.w	r3, r3, #4
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d005      	beq.n	80042c8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042bc:	4b59      	ldr	r3, [pc, #356]	; (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	4a58      	ldr	r2, [pc, #352]	; (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 80042c2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80042c6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 0308 	and.w	r3, r3, #8
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d005      	beq.n	80042e0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042d4:	4b53      	ldr	r3, [pc, #332]	; (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	4a52      	ldr	r2, [pc, #328]	; (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 80042da:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80042de:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042e0:	4b50      	ldr	r3, [pc, #320]	; (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	494d      	ldr	r1, [pc, #308]	; (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 80042ee:	4313      	orrs	r3, r2
 80042f0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0301 	and.w	r3, r3, #1
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d040      	beq.n	8004380 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	2b01      	cmp	r3, #1
 8004304:	d107      	bne.n	8004316 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004306:	4b47      	ldr	r3, [pc, #284]	; (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d115      	bne.n	800433e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e07f      	b.n	8004416 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	2b02      	cmp	r3, #2
 800431c:	d107      	bne.n	800432e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800431e:	4b41      	ldr	r3, [pc, #260]	; (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d109      	bne.n	800433e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e073      	b.n	8004416 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800432e:	4b3d      	ldr	r3, [pc, #244]	; (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 0302 	and.w	r3, r3, #2
 8004336:	2b00      	cmp	r3, #0
 8004338:	d101      	bne.n	800433e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	e06b      	b.n	8004416 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800433e:	4b39      	ldr	r3, [pc, #228]	; (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	f023 0203 	bic.w	r2, r3, #3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	4936      	ldr	r1, [pc, #216]	; (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 800434c:	4313      	orrs	r3, r2
 800434e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004350:	f7fd ffba 	bl	80022c8 <HAL_GetTick>
 8004354:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004356:	e00a      	b.n	800436e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004358:	f7fd ffb6 	bl	80022c8 <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	f241 3288 	movw	r2, #5000	; 0x1388
 8004366:	4293      	cmp	r3, r2
 8004368:	d901      	bls.n	800436e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e053      	b.n	8004416 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800436e:	4b2d      	ldr	r3, [pc, #180]	; (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	f003 020c 	and.w	r2, r3, #12
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	429a      	cmp	r2, r3
 800437e:	d1eb      	bne.n	8004358 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004380:	4b27      	ldr	r3, [pc, #156]	; (8004420 <HAL_RCC_ClockConfig+0x1c0>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 0307 	and.w	r3, r3, #7
 8004388:	683a      	ldr	r2, [r7, #0]
 800438a:	429a      	cmp	r2, r3
 800438c:	d210      	bcs.n	80043b0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800438e:	4b24      	ldr	r3, [pc, #144]	; (8004420 <HAL_RCC_ClockConfig+0x1c0>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f023 0207 	bic.w	r2, r3, #7
 8004396:	4922      	ldr	r1, [pc, #136]	; (8004420 <HAL_RCC_ClockConfig+0x1c0>)
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	4313      	orrs	r3, r2
 800439c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800439e:	4b20      	ldr	r3, [pc, #128]	; (8004420 <HAL_RCC_ClockConfig+0x1c0>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f003 0307 	and.w	r3, r3, #7
 80043a6:	683a      	ldr	r2, [r7, #0]
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d001      	beq.n	80043b0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e032      	b.n	8004416 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f003 0304 	and.w	r3, r3, #4
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d008      	beq.n	80043ce <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043bc:	4b19      	ldr	r3, [pc, #100]	; (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	4916      	ldr	r1, [pc, #88]	; (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 80043ca:	4313      	orrs	r3, r2
 80043cc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 0308 	and.w	r3, r3, #8
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d009      	beq.n	80043ee <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80043da:	4b12      	ldr	r3, [pc, #72]	; (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	691b      	ldr	r3, [r3, #16]
 80043e6:	00db      	lsls	r3, r3, #3
 80043e8:	490e      	ldr	r1, [pc, #56]	; (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 80043ea:	4313      	orrs	r3, r2
 80043ec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80043ee:	f000 f821 	bl	8004434 <HAL_RCC_GetSysClockFreq>
 80043f2:	4602      	mov	r2, r0
 80043f4:	4b0b      	ldr	r3, [pc, #44]	; (8004424 <HAL_RCC_ClockConfig+0x1c4>)
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	091b      	lsrs	r3, r3, #4
 80043fa:	f003 030f 	and.w	r3, r3, #15
 80043fe:	490a      	ldr	r1, [pc, #40]	; (8004428 <HAL_RCC_ClockConfig+0x1c8>)
 8004400:	5ccb      	ldrb	r3, [r1, r3]
 8004402:	fa22 f303 	lsr.w	r3, r2, r3
 8004406:	4a09      	ldr	r2, [pc, #36]	; (800442c <HAL_RCC_ClockConfig+0x1cc>)
 8004408:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800440a:	4b09      	ldr	r3, [pc, #36]	; (8004430 <HAL_RCC_ClockConfig+0x1d0>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4618      	mov	r0, r3
 8004410:	f7fd ff18 	bl	8002244 <HAL_InitTick>

  return HAL_OK;
 8004414:	2300      	movs	r3, #0
}
 8004416:	4618      	mov	r0, r3
 8004418:	3710      	adds	r7, #16
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	40022000 	.word	0x40022000
 8004424:	40021000 	.word	0x40021000
 8004428:	080069c0 	.word	0x080069c0
 800442c:	200000bc 	.word	0x200000bc
 8004430:	200000c0 	.word	0x200000c0

08004434 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004434:	b480      	push	{r7}
 8004436:	b087      	sub	sp, #28
 8004438:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800443a:	2300      	movs	r3, #0
 800443c:	60fb      	str	r3, [r7, #12]
 800443e:	2300      	movs	r3, #0
 8004440:	60bb      	str	r3, [r7, #8]
 8004442:	2300      	movs	r3, #0
 8004444:	617b      	str	r3, [r7, #20]
 8004446:	2300      	movs	r3, #0
 8004448:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800444a:	2300      	movs	r3, #0
 800444c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800444e:	4b1e      	ldr	r3, [pc, #120]	; (80044c8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f003 030c 	and.w	r3, r3, #12
 800445a:	2b04      	cmp	r3, #4
 800445c:	d002      	beq.n	8004464 <HAL_RCC_GetSysClockFreq+0x30>
 800445e:	2b08      	cmp	r3, #8
 8004460:	d003      	beq.n	800446a <HAL_RCC_GetSysClockFreq+0x36>
 8004462:	e027      	b.n	80044b4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004464:	4b19      	ldr	r3, [pc, #100]	; (80044cc <HAL_RCC_GetSysClockFreq+0x98>)
 8004466:	613b      	str	r3, [r7, #16]
      break;
 8004468:	e027      	b.n	80044ba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	0c9b      	lsrs	r3, r3, #18
 800446e:	f003 030f 	and.w	r3, r3, #15
 8004472:	4a17      	ldr	r2, [pc, #92]	; (80044d0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004474:	5cd3      	ldrb	r3, [r2, r3]
 8004476:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800447e:	2b00      	cmp	r3, #0
 8004480:	d010      	beq.n	80044a4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004482:	4b11      	ldr	r3, [pc, #68]	; (80044c8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	0c5b      	lsrs	r3, r3, #17
 8004488:	f003 0301 	and.w	r3, r3, #1
 800448c:	4a11      	ldr	r2, [pc, #68]	; (80044d4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800448e:	5cd3      	ldrb	r3, [r2, r3]
 8004490:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a0d      	ldr	r2, [pc, #52]	; (80044cc <HAL_RCC_GetSysClockFreq+0x98>)
 8004496:	fb03 f202 	mul.w	r2, r3, r2
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	fbb2 f3f3 	udiv	r3, r2, r3
 80044a0:	617b      	str	r3, [r7, #20]
 80044a2:	e004      	b.n	80044ae <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	4a0c      	ldr	r2, [pc, #48]	; (80044d8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80044a8:	fb02 f303 	mul.w	r3, r2, r3
 80044ac:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	613b      	str	r3, [r7, #16]
      break;
 80044b2:	e002      	b.n	80044ba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80044b4:	4b05      	ldr	r3, [pc, #20]	; (80044cc <HAL_RCC_GetSysClockFreq+0x98>)
 80044b6:	613b      	str	r3, [r7, #16]
      break;
 80044b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80044ba:	693b      	ldr	r3, [r7, #16]
}
 80044bc:	4618      	mov	r0, r3
 80044be:	371c      	adds	r7, #28
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bc80      	pop	{r7}
 80044c4:	4770      	bx	lr
 80044c6:	bf00      	nop
 80044c8:	40021000 	.word	0x40021000
 80044cc:	007a1200 	.word	0x007a1200
 80044d0:	080069d8 	.word	0x080069d8
 80044d4:	080069e8 	.word	0x080069e8
 80044d8:	003d0900 	.word	0x003d0900

080044dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044dc:	b480      	push	{r7}
 80044de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044e0:	4b02      	ldr	r3, [pc, #8]	; (80044ec <HAL_RCC_GetHCLKFreq+0x10>)
 80044e2:	681b      	ldr	r3, [r3, #0]
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bc80      	pop	{r7}
 80044ea:	4770      	bx	lr
 80044ec:	200000bc 	.word	0x200000bc

080044f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80044f4:	f7ff fff2 	bl	80044dc <HAL_RCC_GetHCLKFreq>
 80044f8:	4602      	mov	r2, r0
 80044fa:	4b05      	ldr	r3, [pc, #20]	; (8004510 <HAL_RCC_GetPCLK1Freq+0x20>)
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	0a1b      	lsrs	r3, r3, #8
 8004500:	f003 0307 	and.w	r3, r3, #7
 8004504:	4903      	ldr	r1, [pc, #12]	; (8004514 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004506:	5ccb      	ldrb	r3, [r1, r3]
 8004508:	fa22 f303 	lsr.w	r3, r2, r3
}
 800450c:	4618      	mov	r0, r3
 800450e:	bd80      	pop	{r7, pc}
 8004510:	40021000 	.word	0x40021000
 8004514:	080069d0 	.word	0x080069d0

08004518 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800451c:	f7ff ffde 	bl	80044dc <HAL_RCC_GetHCLKFreq>
 8004520:	4602      	mov	r2, r0
 8004522:	4b05      	ldr	r3, [pc, #20]	; (8004538 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	0adb      	lsrs	r3, r3, #11
 8004528:	f003 0307 	and.w	r3, r3, #7
 800452c:	4903      	ldr	r1, [pc, #12]	; (800453c <HAL_RCC_GetPCLK2Freq+0x24>)
 800452e:	5ccb      	ldrb	r3, [r1, r3]
 8004530:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004534:	4618      	mov	r0, r3
 8004536:	bd80      	pop	{r7, pc}
 8004538:	40021000 	.word	0x40021000
 800453c:	080069d0 	.word	0x080069d0

08004540 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004540:	b480      	push	{r7}
 8004542:	b085      	sub	sp, #20
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004548:	4b0a      	ldr	r3, [pc, #40]	; (8004574 <RCC_Delay+0x34>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a0a      	ldr	r2, [pc, #40]	; (8004578 <RCC_Delay+0x38>)
 800454e:	fba2 2303 	umull	r2, r3, r2, r3
 8004552:	0a5b      	lsrs	r3, r3, #9
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	fb02 f303 	mul.w	r3, r2, r3
 800455a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800455c:	bf00      	nop
  }
  while (Delay --);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	1e5a      	subs	r2, r3, #1
 8004562:	60fa      	str	r2, [r7, #12]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d1f9      	bne.n	800455c <RCC_Delay+0x1c>
}
 8004568:	bf00      	nop
 800456a:	bf00      	nop
 800456c:	3714      	adds	r7, #20
 800456e:	46bd      	mov	sp, r7
 8004570:	bc80      	pop	{r7}
 8004572:	4770      	bx	lr
 8004574:	200000bc 	.word	0x200000bc
 8004578:	10624dd3 	.word	0x10624dd3

0800457c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d101      	bne.n	800458e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e042      	b.n	8004614 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004594:	b2db      	uxtb	r3, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	d106      	bne.n	80045a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f7fd fc9e 	bl	8001ee4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2224      	movs	r2, #36	; 0x24
 80045ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	68da      	ldr	r2, [r3, #12]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80045be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f000 fdc5 	bl	8005150 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	691a      	ldr	r2, [r3, #16]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80045d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	695a      	ldr	r2, [r3, #20]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80045e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	68da      	ldr	r2, [r3, #12]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80045f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2220      	movs	r2, #32
 8004600:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2220      	movs	r2, #32
 8004608:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004612:	2300      	movs	r3, #0
}
 8004614:	4618      	mov	r0, r3
 8004616:	3708      	adds	r7, #8
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}

0800461c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b08a      	sub	sp, #40	; 0x28
 8004620:	af02      	add	r7, sp, #8
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	603b      	str	r3, [r7, #0]
 8004628:	4613      	mov	r3, r2
 800462a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800462c:	2300      	movs	r3, #0
 800462e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004636:	b2db      	uxtb	r3, r3
 8004638:	2b20      	cmp	r3, #32
 800463a:	d16d      	bne.n	8004718 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d002      	beq.n	8004648 <HAL_UART_Transmit+0x2c>
 8004642:	88fb      	ldrh	r3, [r7, #6]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d101      	bne.n	800464c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e066      	b.n	800471a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2200      	movs	r2, #0
 8004650:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2221      	movs	r2, #33	; 0x21
 8004656:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800465a:	f7fd fe35 	bl	80022c8 <HAL_GetTick>
 800465e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	88fa      	ldrh	r2, [r7, #6]
 8004664:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	88fa      	ldrh	r2, [r7, #6]
 800466a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004674:	d108      	bne.n	8004688 <HAL_UART_Transmit+0x6c>
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	691b      	ldr	r3, [r3, #16]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d104      	bne.n	8004688 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800467e:	2300      	movs	r3, #0
 8004680:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	61bb      	str	r3, [r7, #24]
 8004686:	e003      	b.n	8004690 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800468c:	2300      	movs	r3, #0
 800468e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004690:	e02a      	b.n	80046e8 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	9300      	str	r3, [sp, #0]
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	2200      	movs	r2, #0
 800469a:	2180      	movs	r1, #128	; 0x80
 800469c:	68f8      	ldr	r0, [r7, #12]
 800469e:	f000 fb14 	bl	8004cca <UART_WaitOnFlagUntilTimeout>
 80046a2:	4603      	mov	r3, r0
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d001      	beq.n	80046ac <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e036      	b.n	800471a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d10b      	bne.n	80046ca <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80046b2:	69bb      	ldr	r3, [r7, #24]
 80046b4:	881b      	ldrh	r3, [r3, #0]
 80046b6:	461a      	mov	r2, r3
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046c0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80046c2:	69bb      	ldr	r3, [r7, #24]
 80046c4:	3302      	adds	r3, #2
 80046c6:	61bb      	str	r3, [r7, #24]
 80046c8:	e007      	b.n	80046da <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	781a      	ldrb	r2, [r3, #0]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80046d4:	69fb      	ldr	r3, [r7, #28]
 80046d6:	3301      	adds	r3, #1
 80046d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80046de:	b29b      	uxth	r3, r3
 80046e0:	3b01      	subs	r3, #1
 80046e2:	b29a      	uxth	r2, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d1cf      	bne.n	8004692 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	9300      	str	r3, [sp, #0]
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	2200      	movs	r2, #0
 80046fa:	2140      	movs	r1, #64	; 0x40
 80046fc:	68f8      	ldr	r0, [r7, #12]
 80046fe:	f000 fae4 	bl	8004cca <UART_WaitOnFlagUntilTimeout>
 8004702:	4603      	mov	r3, r0
 8004704:	2b00      	cmp	r3, #0
 8004706:	d001      	beq.n	800470c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8004708:	2303      	movs	r3, #3
 800470a:	e006      	b.n	800471a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2220      	movs	r2, #32
 8004710:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004714:	2300      	movs	r3, #0
 8004716:	e000      	b.n	800471a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004718:	2302      	movs	r3, #2
  }
}
 800471a:	4618      	mov	r0, r3
 800471c:	3720      	adds	r7, #32
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}

08004722 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004722:	b580      	push	{r7, lr}
 8004724:	b084      	sub	sp, #16
 8004726:	af00      	add	r7, sp, #0
 8004728:	60f8      	str	r0, [r7, #12]
 800472a:	60b9      	str	r1, [r7, #8]
 800472c:	4613      	mov	r3, r2
 800472e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004736:	b2db      	uxtb	r3, r3
 8004738:	2b20      	cmp	r3, #32
 800473a:	d112      	bne.n	8004762 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d002      	beq.n	8004748 <HAL_UART_Receive_IT+0x26>
 8004742:	88fb      	ldrh	r3, [r7, #6]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d101      	bne.n	800474c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e00b      	b.n	8004764 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2200      	movs	r2, #0
 8004750:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004752:	88fb      	ldrh	r3, [r7, #6]
 8004754:	461a      	mov	r2, r3
 8004756:	68b9      	ldr	r1, [r7, #8]
 8004758:	68f8      	ldr	r0, [r7, #12]
 800475a:	f000 fb24 	bl	8004da6 <UART_Start_Receive_IT>
 800475e:	4603      	mov	r3, r0
 8004760:	e000      	b.n	8004764 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004762:	2302      	movs	r3, #2
  }
}
 8004764:	4618      	mov	r0, r3
 8004766:	3710      	adds	r7, #16
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}

0800476c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b0ba      	sub	sp, #232	; 0xe8
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	695b      	ldr	r3, [r3, #20]
 800478e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004792:	2300      	movs	r3, #0
 8004794:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004798:	2300      	movs	r3, #0
 800479a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800479e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047a2:	f003 030f 	and.w	r3, r3, #15
 80047a6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80047aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d10f      	bne.n	80047d2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80047b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047b6:	f003 0320 	and.w	r3, r3, #32
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d009      	beq.n	80047d2 <HAL_UART_IRQHandler+0x66>
 80047be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047c2:	f003 0320 	and.w	r3, r3, #32
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d003      	beq.n	80047d2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f000 fc01 	bl	8004fd2 <UART_Receive_IT>
      return;
 80047d0:	e25b      	b.n	8004c8a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80047d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	f000 80de 	beq.w	8004998 <HAL_UART_IRQHandler+0x22c>
 80047dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80047e0:	f003 0301 	and.w	r3, r3, #1
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d106      	bne.n	80047f6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80047e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047ec:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	f000 80d1 	beq.w	8004998 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80047f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047fa:	f003 0301 	and.w	r3, r3, #1
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d00b      	beq.n	800481a <HAL_UART_IRQHandler+0xae>
 8004802:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004806:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800480a:	2b00      	cmp	r3, #0
 800480c:	d005      	beq.n	800481a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004812:	f043 0201 	orr.w	r2, r3, #1
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800481a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800481e:	f003 0304 	and.w	r3, r3, #4
 8004822:	2b00      	cmp	r3, #0
 8004824:	d00b      	beq.n	800483e <HAL_UART_IRQHandler+0xd2>
 8004826:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800482a:	f003 0301 	and.w	r3, r3, #1
 800482e:	2b00      	cmp	r3, #0
 8004830:	d005      	beq.n	800483e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004836:	f043 0202 	orr.w	r2, r3, #2
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800483e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004842:	f003 0302 	and.w	r3, r3, #2
 8004846:	2b00      	cmp	r3, #0
 8004848:	d00b      	beq.n	8004862 <HAL_UART_IRQHandler+0xf6>
 800484a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800484e:	f003 0301 	and.w	r3, r3, #1
 8004852:	2b00      	cmp	r3, #0
 8004854:	d005      	beq.n	8004862 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800485a:	f043 0204 	orr.w	r2, r3, #4
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004862:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004866:	f003 0308 	and.w	r3, r3, #8
 800486a:	2b00      	cmp	r3, #0
 800486c:	d011      	beq.n	8004892 <HAL_UART_IRQHandler+0x126>
 800486e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004872:	f003 0320 	and.w	r3, r3, #32
 8004876:	2b00      	cmp	r3, #0
 8004878:	d105      	bne.n	8004886 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800487a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800487e:	f003 0301 	and.w	r3, r3, #1
 8004882:	2b00      	cmp	r3, #0
 8004884:	d005      	beq.n	8004892 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800488a:	f043 0208 	orr.w	r2, r3, #8
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004896:	2b00      	cmp	r3, #0
 8004898:	f000 81f2 	beq.w	8004c80 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800489c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048a0:	f003 0320 	and.w	r3, r3, #32
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d008      	beq.n	80048ba <HAL_UART_IRQHandler+0x14e>
 80048a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048ac:	f003 0320 	and.w	r3, r3, #32
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d002      	beq.n	80048ba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f000 fb8c 	bl	8004fd2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	695b      	ldr	r3, [r3, #20]
 80048c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	bf14      	ite	ne
 80048c8:	2301      	movne	r3, #1
 80048ca:	2300      	moveq	r3, #0
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048d6:	f003 0308 	and.w	r3, r3, #8
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d103      	bne.n	80048e6 <HAL_UART_IRQHandler+0x17a>
 80048de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d04f      	beq.n	8004986 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f000 fa96 	bl	8004e18 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	695b      	ldr	r3, [r3, #20]
 80048f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d041      	beq.n	800497e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	3314      	adds	r3, #20
 8004900:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004904:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004908:	e853 3f00 	ldrex	r3, [r3]
 800490c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004910:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004914:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004918:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	3314      	adds	r3, #20
 8004922:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004926:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800492a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800492e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004932:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004936:	e841 2300 	strex	r3, r2, [r1]
 800493a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800493e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004942:	2b00      	cmp	r3, #0
 8004944:	d1d9      	bne.n	80048fa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800494a:	2b00      	cmp	r3, #0
 800494c:	d013      	beq.n	8004976 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004952:	4a7e      	ldr	r2, [pc, #504]	; (8004b4c <HAL_UART_IRQHandler+0x3e0>)
 8004954:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800495a:	4618      	mov	r0, r3
 800495c:	f7fd fe2a 	bl	80025b4 <HAL_DMA_Abort_IT>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d016      	beq.n	8004994 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800496a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800496c:	687a      	ldr	r2, [r7, #4]
 800496e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004970:	4610      	mov	r0, r2
 8004972:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004974:	e00e      	b.n	8004994 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f000 f993 	bl	8004ca2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800497c:	e00a      	b.n	8004994 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f000 f98f 	bl	8004ca2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004984:	e006      	b.n	8004994 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	f000 f98b 	bl	8004ca2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2200      	movs	r2, #0
 8004990:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8004992:	e175      	b.n	8004c80 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004994:	bf00      	nop
    return;
 8004996:	e173      	b.n	8004c80 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800499c:	2b01      	cmp	r3, #1
 800499e:	f040 814f 	bne.w	8004c40 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80049a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049a6:	f003 0310 	and.w	r3, r3, #16
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	f000 8148 	beq.w	8004c40 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80049b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049b4:	f003 0310 	and.w	r3, r3, #16
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	f000 8141 	beq.w	8004c40 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80049be:	2300      	movs	r3, #0
 80049c0:	60bb      	str	r3, [r7, #8]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	60bb      	str	r3, [r7, #8]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	60bb      	str	r3, [r7, #8]
 80049d2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	695b      	ldr	r3, [r3, #20]
 80049da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049de:	2b00      	cmp	r3, #0
 80049e0:	f000 80b6 	beq.w	8004b50 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80049f0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	f000 8145 	beq.w	8004c84 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80049fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004a02:	429a      	cmp	r2, r3
 8004a04:	f080 813e 	bcs.w	8004c84 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004a0e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a14:	699b      	ldr	r3, [r3, #24]
 8004a16:	2b20      	cmp	r3, #32
 8004a18:	f000 8088 	beq.w	8004b2c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	330c      	adds	r3, #12
 8004a22:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a26:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a2a:	e853 3f00 	ldrex	r3, [r3]
 8004a2e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004a32:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a3a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	330c      	adds	r3, #12
 8004a44:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004a48:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004a4c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a50:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004a54:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004a58:	e841 2300 	strex	r3, r2, [r1]
 8004a5c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004a60:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d1d9      	bne.n	8004a1c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	3314      	adds	r3, #20
 8004a6e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a70:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a72:	e853 3f00 	ldrex	r3, [r3]
 8004a76:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004a78:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004a7a:	f023 0301 	bic.w	r3, r3, #1
 8004a7e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	3314      	adds	r3, #20
 8004a88:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004a8c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004a90:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a92:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004a94:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004a98:	e841 2300 	strex	r3, r2, [r1]
 8004a9c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004a9e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d1e1      	bne.n	8004a68 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	3314      	adds	r3, #20
 8004aaa:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004aae:	e853 3f00 	ldrex	r3, [r3]
 8004ab2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004ab4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ab6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004aba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	3314      	adds	r3, #20
 8004ac4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004ac8:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004aca:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004acc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004ace:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004ad0:	e841 2300 	strex	r3, r2, [r1]
 8004ad4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004ad6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d1e3      	bne.n	8004aa4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2220      	movs	r2, #32
 8004ae0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	330c      	adds	r3, #12
 8004af0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004af4:	e853 3f00 	ldrex	r3, [r3]
 8004af8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004afa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004afc:	f023 0310 	bic.w	r3, r3, #16
 8004b00:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	330c      	adds	r3, #12
 8004b0a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004b0e:	65ba      	str	r2, [r7, #88]	; 0x58
 8004b10:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b12:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004b14:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004b16:	e841 2300 	strex	r3, r2, [r1]
 8004b1a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004b1c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d1e3      	bne.n	8004aea <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b26:	4618      	mov	r0, r3
 8004b28:	f7fd fd09 	bl	800253e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2202      	movs	r2, #2
 8004b30:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b3a:	b29b      	uxth	r3, r3
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	b29b      	uxth	r3, r3
 8004b40:	4619      	mov	r1, r3
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f000 f8b6 	bl	8004cb4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004b48:	e09c      	b.n	8004c84 <HAL_UART_IRQHandler+0x518>
 8004b4a:	bf00      	nop
 8004b4c:	08004edd 	.word	0x08004edd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b58:	b29b      	uxth	r3, r3
 8004b5a:	1ad3      	subs	r3, r2, r3
 8004b5c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b64:	b29b      	uxth	r3, r3
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	f000 808e 	beq.w	8004c88 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004b6c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	f000 8089 	beq.w	8004c88 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	330c      	adds	r3, #12
 8004b7c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b80:	e853 3f00 	ldrex	r3, [r3]
 8004b84:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004b86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b88:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004b8c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	330c      	adds	r3, #12
 8004b96:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004b9a:	647a      	str	r2, [r7, #68]	; 0x44
 8004b9c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b9e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004ba0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004ba2:	e841 2300 	strex	r3, r2, [r1]
 8004ba6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004ba8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d1e3      	bne.n	8004b76 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	3314      	adds	r3, #20
 8004bb4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb8:	e853 3f00 	ldrex	r3, [r3]
 8004bbc:	623b      	str	r3, [r7, #32]
   return(result);
 8004bbe:	6a3b      	ldr	r3, [r7, #32]
 8004bc0:	f023 0301 	bic.w	r3, r3, #1
 8004bc4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	3314      	adds	r3, #20
 8004bce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004bd2:	633a      	str	r2, [r7, #48]	; 0x30
 8004bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bd6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004bd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004bda:	e841 2300 	strex	r3, r2, [r1]
 8004bde:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d1e3      	bne.n	8004bae <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2220      	movs	r2, #32
 8004bea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	330c      	adds	r3, #12
 8004bfa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	e853 3f00 	ldrex	r3, [r3]
 8004c02:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f023 0310 	bic.w	r3, r3, #16
 8004c0a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	330c      	adds	r3, #12
 8004c14:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004c18:	61fa      	str	r2, [r7, #28]
 8004c1a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c1c:	69b9      	ldr	r1, [r7, #24]
 8004c1e:	69fa      	ldr	r2, [r7, #28]
 8004c20:	e841 2300 	strex	r3, r2, [r1]
 8004c24:	617b      	str	r3, [r7, #20]
   return(result);
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d1e3      	bne.n	8004bf4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2202      	movs	r2, #2
 8004c30:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004c32:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004c36:	4619      	mov	r1, r3
 8004c38:	6878      	ldr	r0, [r7, #4]
 8004c3a:	f000 f83b 	bl	8004cb4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004c3e:	e023      	b.n	8004c88 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004c40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d009      	beq.n	8004c60 <HAL_UART_IRQHandler+0x4f4>
 8004c4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d003      	beq.n	8004c60 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f000 f953 	bl	8004f04 <UART_Transmit_IT>
    return;
 8004c5e:	e014      	b.n	8004c8a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004c60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d00e      	beq.n	8004c8a <HAL_UART_IRQHandler+0x51e>
 8004c6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d008      	beq.n	8004c8a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f000 f992 	bl	8004fa2 <UART_EndTransmit_IT>
    return;
 8004c7e:	e004      	b.n	8004c8a <HAL_UART_IRQHandler+0x51e>
    return;
 8004c80:	bf00      	nop
 8004c82:	e002      	b.n	8004c8a <HAL_UART_IRQHandler+0x51e>
      return;
 8004c84:	bf00      	nop
 8004c86:	e000      	b.n	8004c8a <HAL_UART_IRQHandler+0x51e>
      return;
 8004c88:	bf00      	nop
  }
}
 8004c8a:	37e8      	adds	r7, #232	; 0xe8
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}

08004c90 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c90:	b480      	push	{r7}
 8004c92:	b083      	sub	sp, #12
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004c98:	bf00      	nop
 8004c9a:	370c      	adds	r7, #12
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bc80      	pop	{r7}
 8004ca0:	4770      	bx	lr

08004ca2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004ca2:	b480      	push	{r7}
 8004ca4:	b083      	sub	sp, #12
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004caa:	bf00      	nop
 8004cac:	370c      	adds	r7, #12
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bc80      	pop	{r7}
 8004cb2:	4770      	bx	lr

08004cb4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b083      	sub	sp, #12
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	460b      	mov	r3, r1
 8004cbe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004cc0:	bf00      	nop
 8004cc2:	370c      	adds	r7, #12
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bc80      	pop	{r7}
 8004cc8:	4770      	bx	lr

08004cca <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004cca:	b580      	push	{r7, lr}
 8004ccc:	b090      	sub	sp, #64	; 0x40
 8004cce:	af00      	add	r7, sp, #0
 8004cd0:	60f8      	str	r0, [r7, #12]
 8004cd2:	60b9      	str	r1, [r7, #8]
 8004cd4:	603b      	str	r3, [r7, #0]
 8004cd6:	4613      	mov	r3, r2
 8004cd8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cda:	e050      	b.n	8004d7e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cdc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004cde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ce2:	d04c      	beq.n	8004d7e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004ce4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d007      	beq.n	8004cfa <UART_WaitOnFlagUntilTimeout+0x30>
 8004cea:	f7fd faed 	bl	80022c8 <HAL_GetTick>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d241      	bcs.n	8004d7e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	330c      	adds	r3, #12
 8004d00:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d04:	e853 3f00 	ldrex	r3, [r3]
 8004d08:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d0c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004d10:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	330c      	adds	r3, #12
 8004d18:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004d1a:	637a      	str	r2, [r7, #52]	; 0x34
 8004d1c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d1e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004d20:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d22:	e841 2300 	strex	r3, r2, [r1]
 8004d26:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004d28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d1e5      	bne.n	8004cfa <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	3314      	adds	r3, #20
 8004d34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	e853 3f00 	ldrex	r3, [r3]
 8004d3c:	613b      	str	r3, [r7, #16]
   return(result);
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	f023 0301 	bic.w	r3, r3, #1
 8004d44:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	3314      	adds	r3, #20
 8004d4c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004d4e:	623a      	str	r2, [r7, #32]
 8004d50:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d52:	69f9      	ldr	r1, [r7, #28]
 8004d54:	6a3a      	ldr	r2, [r7, #32]
 8004d56:	e841 2300 	strex	r3, r2, [r1]
 8004d5a:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d5c:	69bb      	ldr	r3, [r7, #24]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d1e5      	bne.n	8004d2e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2220      	movs	r2, #32
 8004d66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2220      	movs	r2, #32
 8004d6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2200      	movs	r2, #0
 8004d76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	e00f      	b.n	8004d9e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	4013      	ands	r3, r2
 8004d88:	68ba      	ldr	r2, [r7, #8]
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	bf0c      	ite	eq
 8004d8e:	2301      	moveq	r3, #1
 8004d90:	2300      	movne	r3, #0
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	461a      	mov	r2, r3
 8004d96:	79fb      	ldrb	r3, [r7, #7]
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	d09f      	beq.n	8004cdc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3740      	adds	r7, #64	; 0x40
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}

08004da6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004da6:	b480      	push	{r7}
 8004da8:	b085      	sub	sp, #20
 8004daa:	af00      	add	r7, sp, #0
 8004dac:	60f8      	str	r0, [r7, #12]
 8004dae:	60b9      	str	r1, [r7, #8]
 8004db0:	4613      	mov	r3, r2
 8004db2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	68ba      	ldr	r2, [r7, #8]
 8004db8:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	88fa      	ldrh	r2, [r7, #6]
 8004dbe:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	88fa      	ldrh	r2, [r7, #6]
 8004dc4:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2222      	movs	r2, #34	; 0x22
 8004dd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	691b      	ldr	r3, [r3, #16]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d007      	beq.n	8004dec <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	68da      	ldr	r2, [r3, #12]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004dea:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	695a      	ldr	r2, [r3, #20]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f042 0201 	orr.w	r2, r2, #1
 8004dfa:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	68da      	ldr	r2, [r3, #12]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f042 0220 	orr.w	r2, r2, #32
 8004e0a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004e0c:	2300      	movs	r3, #0
}
 8004e0e:	4618      	mov	r0, r3
 8004e10:	3714      	adds	r7, #20
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bc80      	pop	{r7}
 8004e16:	4770      	bx	lr

08004e18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b095      	sub	sp, #84	; 0x54
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	330c      	adds	r3, #12
 8004e26:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e2a:	e853 3f00 	ldrex	r3, [r3]
 8004e2e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e32:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004e36:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	330c      	adds	r3, #12
 8004e3e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e40:	643a      	str	r2, [r7, #64]	; 0x40
 8004e42:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e44:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004e46:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004e48:	e841 2300 	strex	r3, r2, [r1]
 8004e4c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004e4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d1e5      	bne.n	8004e20 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	3314      	adds	r3, #20
 8004e5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e5c:	6a3b      	ldr	r3, [r7, #32]
 8004e5e:	e853 3f00 	ldrex	r3, [r3]
 8004e62:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e64:	69fb      	ldr	r3, [r7, #28]
 8004e66:	f023 0301 	bic.w	r3, r3, #1
 8004e6a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	3314      	adds	r3, #20
 8004e72:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e74:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e76:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e78:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e7c:	e841 2300 	strex	r3, r2, [r1]
 8004e80:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d1e5      	bne.n	8004e54 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d119      	bne.n	8004ec4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	330c      	adds	r3, #12
 8004e96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	e853 3f00 	ldrex	r3, [r3]
 8004e9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	f023 0310 	bic.w	r3, r3, #16
 8004ea6:	647b      	str	r3, [r7, #68]	; 0x44
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	330c      	adds	r3, #12
 8004eae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004eb0:	61ba      	str	r2, [r7, #24]
 8004eb2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eb4:	6979      	ldr	r1, [r7, #20]
 8004eb6:	69ba      	ldr	r2, [r7, #24]
 8004eb8:	e841 2300 	strex	r3, r2, [r1]
 8004ebc:	613b      	str	r3, [r7, #16]
   return(result);
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d1e5      	bne.n	8004e90 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2220      	movs	r2, #32
 8004ec8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004ed2:	bf00      	nop
 8004ed4:	3754      	adds	r7, #84	; 0x54
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bc80      	pop	{r7}
 8004eda:	4770      	bx	lr

08004edc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b084      	sub	sp, #16
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ee8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2200      	movs	r2, #0
 8004eee:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ef6:	68f8      	ldr	r0, [r7, #12]
 8004ef8:	f7ff fed3 	bl	8004ca2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004efc:	bf00      	nop
 8004efe:	3710      	adds	r7, #16
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}

08004f04 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b085      	sub	sp, #20
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	2b21      	cmp	r3, #33	; 0x21
 8004f16:	d13e      	bne.n	8004f96 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f20:	d114      	bne.n	8004f4c <UART_Transmit_IT+0x48>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	691b      	ldr	r3, [r3, #16]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d110      	bne.n	8004f4c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6a1b      	ldr	r3, [r3, #32]
 8004f2e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	881b      	ldrh	r3, [r3, #0]
 8004f34:	461a      	mov	r2, r3
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f3e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6a1b      	ldr	r3, [r3, #32]
 8004f44:	1c9a      	adds	r2, r3, #2
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	621a      	str	r2, [r3, #32]
 8004f4a:	e008      	b.n	8004f5e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6a1b      	ldr	r3, [r3, #32]
 8004f50:	1c59      	adds	r1, r3, #1
 8004f52:	687a      	ldr	r2, [r7, #4]
 8004f54:	6211      	str	r1, [r2, #32]
 8004f56:	781a      	ldrb	r2, [r3, #0]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f62:	b29b      	uxth	r3, r3
 8004f64:	3b01      	subs	r3, #1
 8004f66:	b29b      	uxth	r3, r3
 8004f68:	687a      	ldr	r2, [r7, #4]
 8004f6a:	4619      	mov	r1, r3
 8004f6c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d10f      	bne.n	8004f92 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	68da      	ldr	r2, [r3, #12]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f80:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	68da      	ldr	r2, [r3, #12]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f90:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004f92:	2300      	movs	r3, #0
 8004f94:	e000      	b.n	8004f98 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004f96:	2302      	movs	r3, #2
  }
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	3714      	adds	r7, #20
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bc80      	pop	{r7}
 8004fa0:	4770      	bx	lr

08004fa2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004fa2:	b580      	push	{r7, lr}
 8004fa4:	b082      	sub	sp, #8
 8004fa6:	af00      	add	r7, sp, #0
 8004fa8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	68da      	ldr	r2, [r3, #12]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fb8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2220      	movs	r2, #32
 8004fbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f7ff fe64 	bl	8004c90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004fc8:	2300      	movs	r3, #0
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3708      	adds	r7, #8
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}

08004fd2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004fd2:	b580      	push	{r7, lr}
 8004fd4:	b08c      	sub	sp, #48	; 0x30
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004fe0:	b2db      	uxtb	r3, r3
 8004fe2:	2b22      	cmp	r3, #34	; 0x22
 8004fe4:	f040 80ae 	bne.w	8005144 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ff0:	d117      	bne.n	8005022 <UART_Receive_IT+0x50>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	691b      	ldr	r3, [r3, #16]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d113      	bne.n	8005022 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005002:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	b29b      	uxth	r3, r3
 800500c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005010:	b29a      	uxth	r2, r3
 8005012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005014:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800501a:	1c9a      	adds	r2, r3, #2
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	629a      	str	r2, [r3, #40]	; 0x28
 8005020:	e026      	b.n	8005070 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005026:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005028:	2300      	movs	r3, #0
 800502a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005034:	d007      	beq.n	8005046 <UART_Receive_IT+0x74>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d10a      	bne.n	8005054 <UART_Receive_IT+0x82>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	691b      	ldr	r3, [r3, #16]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d106      	bne.n	8005054 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	b2da      	uxtb	r2, r3
 800504e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005050:	701a      	strb	r2, [r3, #0]
 8005052:	e008      	b.n	8005066 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	b2db      	uxtb	r3, r3
 800505c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005060:	b2da      	uxtb	r2, r3
 8005062:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005064:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800506a:	1c5a      	adds	r2, r3, #1
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005074:	b29b      	uxth	r3, r3
 8005076:	3b01      	subs	r3, #1
 8005078:	b29b      	uxth	r3, r3
 800507a:	687a      	ldr	r2, [r7, #4]
 800507c:	4619      	mov	r1, r3
 800507e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005080:	2b00      	cmp	r3, #0
 8005082:	d15d      	bne.n	8005140 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	68da      	ldr	r2, [r3, #12]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f022 0220 	bic.w	r2, r2, #32
 8005092:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	68da      	ldr	r2, [r3, #12]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80050a2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	695a      	ldr	r2, [r3, #20]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f022 0201 	bic.w	r2, r2, #1
 80050b2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2220      	movs	r2, #32
 80050b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2200      	movs	r2, #0
 80050c0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050c6:	2b01      	cmp	r3, #1
 80050c8:	d135      	bne.n	8005136 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2200      	movs	r2, #0
 80050ce:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	330c      	adds	r3, #12
 80050d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	e853 3f00 	ldrex	r3, [r3]
 80050de:	613b      	str	r3, [r7, #16]
   return(result);
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	f023 0310 	bic.w	r3, r3, #16
 80050e6:	627b      	str	r3, [r7, #36]	; 0x24
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	330c      	adds	r3, #12
 80050ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050f0:	623a      	str	r2, [r7, #32]
 80050f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f4:	69f9      	ldr	r1, [r7, #28]
 80050f6:	6a3a      	ldr	r2, [r7, #32]
 80050f8:	e841 2300 	strex	r3, r2, [r1]
 80050fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80050fe:	69bb      	ldr	r3, [r7, #24]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d1e5      	bne.n	80050d0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0310 	and.w	r3, r3, #16
 800510e:	2b10      	cmp	r3, #16
 8005110:	d10a      	bne.n	8005128 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005112:	2300      	movs	r3, #0
 8005114:	60fb      	str	r3, [r7, #12]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	60fb      	str	r3, [r7, #12]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	60fb      	str	r3, [r7, #12]
 8005126:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800512c:	4619      	mov	r1, r3
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	f7ff fdc0 	bl	8004cb4 <HAL_UARTEx_RxEventCallback>
 8005134:	e002      	b.n	800513c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f7fc fbc8 	bl	80018cc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800513c:	2300      	movs	r3, #0
 800513e:	e002      	b.n	8005146 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005140:	2300      	movs	r3, #0
 8005142:	e000      	b.n	8005146 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005144:	2302      	movs	r3, #2
  }
}
 8005146:	4618      	mov	r0, r3
 8005148:	3730      	adds	r7, #48	; 0x30
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
	...

08005150 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b084      	sub	sp, #16
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	691b      	ldr	r3, [r3, #16]
 800515e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	68da      	ldr	r2, [r3, #12]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	430a      	orrs	r2, r1
 800516c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	689a      	ldr	r2, [r3, #8]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	691b      	ldr	r3, [r3, #16]
 8005176:	431a      	orrs	r2, r3
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	695b      	ldr	r3, [r3, #20]
 800517c:	4313      	orrs	r3, r2
 800517e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	68db      	ldr	r3, [r3, #12]
 8005186:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800518a:	f023 030c 	bic.w	r3, r3, #12
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	6812      	ldr	r2, [r2, #0]
 8005192:	68b9      	ldr	r1, [r7, #8]
 8005194:	430b      	orrs	r3, r1
 8005196:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	695b      	ldr	r3, [r3, #20]
 800519e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	699a      	ldr	r2, [r3, #24]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	430a      	orrs	r2, r1
 80051ac:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a2c      	ldr	r2, [pc, #176]	; (8005264 <UART_SetConfig+0x114>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d103      	bne.n	80051c0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80051b8:	f7ff f9ae 	bl	8004518 <HAL_RCC_GetPCLK2Freq>
 80051bc:	60f8      	str	r0, [r7, #12]
 80051be:	e002      	b.n	80051c6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80051c0:	f7ff f996 	bl	80044f0 <HAL_RCC_GetPCLK1Freq>
 80051c4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80051c6:	68fa      	ldr	r2, [r7, #12]
 80051c8:	4613      	mov	r3, r2
 80051ca:	009b      	lsls	r3, r3, #2
 80051cc:	4413      	add	r3, r2
 80051ce:	009a      	lsls	r2, r3, #2
 80051d0:	441a      	add	r2, r3
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80051dc:	4a22      	ldr	r2, [pc, #136]	; (8005268 <UART_SetConfig+0x118>)
 80051de:	fba2 2303 	umull	r2, r3, r2, r3
 80051e2:	095b      	lsrs	r3, r3, #5
 80051e4:	0119      	lsls	r1, r3, #4
 80051e6:	68fa      	ldr	r2, [r7, #12]
 80051e8:	4613      	mov	r3, r2
 80051ea:	009b      	lsls	r3, r3, #2
 80051ec:	4413      	add	r3, r2
 80051ee:	009a      	lsls	r2, r3, #2
 80051f0:	441a      	add	r2, r3
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	009b      	lsls	r3, r3, #2
 80051f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80051fc:	4b1a      	ldr	r3, [pc, #104]	; (8005268 <UART_SetConfig+0x118>)
 80051fe:	fba3 0302 	umull	r0, r3, r3, r2
 8005202:	095b      	lsrs	r3, r3, #5
 8005204:	2064      	movs	r0, #100	; 0x64
 8005206:	fb00 f303 	mul.w	r3, r0, r3
 800520a:	1ad3      	subs	r3, r2, r3
 800520c:	011b      	lsls	r3, r3, #4
 800520e:	3332      	adds	r3, #50	; 0x32
 8005210:	4a15      	ldr	r2, [pc, #84]	; (8005268 <UART_SetConfig+0x118>)
 8005212:	fba2 2303 	umull	r2, r3, r2, r3
 8005216:	095b      	lsrs	r3, r3, #5
 8005218:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800521c:	4419      	add	r1, r3
 800521e:	68fa      	ldr	r2, [r7, #12]
 8005220:	4613      	mov	r3, r2
 8005222:	009b      	lsls	r3, r3, #2
 8005224:	4413      	add	r3, r2
 8005226:	009a      	lsls	r2, r3, #2
 8005228:	441a      	add	r2, r3
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	009b      	lsls	r3, r3, #2
 8005230:	fbb2 f2f3 	udiv	r2, r2, r3
 8005234:	4b0c      	ldr	r3, [pc, #48]	; (8005268 <UART_SetConfig+0x118>)
 8005236:	fba3 0302 	umull	r0, r3, r3, r2
 800523a:	095b      	lsrs	r3, r3, #5
 800523c:	2064      	movs	r0, #100	; 0x64
 800523e:	fb00 f303 	mul.w	r3, r0, r3
 8005242:	1ad3      	subs	r3, r2, r3
 8005244:	011b      	lsls	r3, r3, #4
 8005246:	3332      	adds	r3, #50	; 0x32
 8005248:	4a07      	ldr	r2, [pc, #28]	; (8005268 <UART_SetConfig+0x118>)
 800524a:	fba2 2303 	umull	r2, r3, r2, r3
 800524e:	095b      	lsrs	r3, r3, #5
 8005250:	f003 020f 	and.w	r2, r3, #15
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	440a      	add	r2, r1
 800525a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800525c:	bf00      	nop
 800525e:	3710      	adds	r7, #16
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}
 8005264:	40013800 	.word	0x40013800
 8005268:	51eb851f 	.word	0x51eb851f

0800526c <__errno>:
 800526c:	4b01      	ldr	r3, [pc, #4]	; (8005274 <__errno+0x8>)
 800526e:	6818      	ldr	r0, [r3, #0]
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	200000c8 	.word	0x200000c8

08005278 <__libc_init_array>:
 8005278:	b570      	push	{r4, r5, r6, lr}
 800527a:	2600      	movs	r6, #0
 800527c:	4d0c      	ldr	r5, [pc, #48]	; (80052b0 <__libc_init_array+0x38>)
 800527e:	4c0d      	ldr	r4, [pc, #52]	; (80052b4 <__libc_init_array+0x3c>)
 8005280:	1b64      	subs	r4, r4, r5
 8005282:	10a4      	asrs	r4, r4, #2
 8005284:	42a6      	cmp	r6, r4
 8005286:	d109      	bne.n	800529c <__libc_init_array+0x24>
 8005288:	f001 fa70 	bl	800676c <_init>
 800528c:	2600      	movs	r6, #0
 800528e:	4d0a      	ldr	r5, [pc, #40]	; (80052b8 <__libc_init_array+0x40>)
 8005290:	4c0a      	ldr	r4, [pc, #40]	; (80052bc <__libc_init_array+0x44>)
 8005292:	1b64      	subs	r4, r4, r5
 8005294:	10a4      	asrs	r4, r4, #2
 8005296:	42a6      	cmp	r6, r4
 8005298:	d105      	bne.n	80052a6 <__libc_init_array+0x2e>
 800529a:	bd70      	pop	{r4, r5, r6, pc}
 800529c:	f855 3b04 	ldr.w	r3, [r5], #4
 80052a0:	4798      	blx	r3
 80052a2:	3601      	adds	r6, #1
 80052a4:	e7ee      	b.n	8005284 <__libc_init_array+0xc>
 80052a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80052aa:	4798      	blx	r3
 80052ac:	3601      	adds	r6, #1
 80052ae:	e7f2      	b.n	8005296 <__libc_init_array+0x1e>
 80052b0:	08006b34 	.word	0x08006b34
 80052b4:	08006b34 	.word	0x08006b34
 80052b8:	08006b34 	.word	0x08006b34
 80052bc:	08006b38 	.word	0x08006b38

080052c0 <memcpy>:
 80052c0:	440a      	add	r2, r1
 80052c2:	4291      	cmp	r1, r2
 80052c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80052c8:	d100      	bne.n	80052cc <memcpy+0xc>
 80052ca:	4770      	bx	lr
 80052cc:	b510      	push	{r4, lr}
 80052ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80052d2:	4291      	cmp	r1, r2
 80052d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80052d8:	d1f9      	bne.n	80052ce <memcpy+0xe>
 80052da:	bd10      	pop	{r4, pc}

080052dc <memset>:
 80052dc:	4603      	mov	r3, r0
 80052de:	4402      	add	r2, r0
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d100      	bne.n	80052e6 <memset+0xa>
 80052e4:	4770      	bx	lr
 80052e6:	f803 1b01 	strb.w	r1, [r3], #1
 80052ea:	e7f9      	b.n	80052e0 <memset+0x4>

080052ec <siprintf>:
 80052ec:	b40e      	push	{r1, r2, r3}
 80052ee:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80052f2:	b500      	push	{lr}
 80052f4:	b09c      	sub	sp, #112	; 0x70
 80052f6:	ab1d      	add	r3, sp, #116	; 0x74
 80052f8:	9002      	str	r0, [sp, #8]
 80052fa:	9006      	str	r0, [sp, #24]
 80052fc:	9107      	str	r1, [sp, #28]
 80052fe:	9104      	str	r1, [sp, #16]
 8005300:	4808      	ldr	r0, [pc, #32]	; (8005324 <siprintf+0x38>)
 8005302:	4909      	ldr	r1, [pc, #36]	; (8005328 <siprintf+0x3c>)
 8005304:	f853 2b04 	ldr.w	r2, [r3], #4
 8005308:	9105      	str	r1, [sp, #20]
 800530a:	6800      	ldr	r0, [r0, #0]
 800530c:	a902      	add	r1, sp, #8
 800530e:	9301      	str	r3, [sp, #4]
 8005310:	f000 f9ee 	bl	80056f0 <_svfiprintf_r>
 8005314:	2200      	movs	r2, #0
 8005316:	9b02      	ldr	r3, [sp, #8]
 8005318:	701a      	strb	r2, [r3, #0]
 800531a:	b01c      	add	sp, #112	; 0x70
 800531c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005320:	b003      	add	sp, #12
 8005322:	4770      	bx	lr
 8005324:	200000c8 	.word	0x200000c8
 8005328:	ffff0208 	.word	0xffff0208

0800532c <strstr>:
 800532c:	780a      	ldrb	r2, [r1, #0]
 800532e:	b570      	push	{r4, r5, r6, lr}
 8005330:	b96a      	cbnz	r2, 800534e <strstr+0x22>
 8005332:	bd70      	pop	{r4, r5, r6, pc}
 8005334:	429a      	cmp	r2, r3
 8005336:	d109      	bne.n	800534c <strstr+0x20>
 8005338:	460c      	mov	r4, r1
 800533a:	4605      	mov	r5, r0
 800533c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8005340:	2b00      	cmp	r3, #0
 8005342:	d0f6      	beq.n	8005332 <strstr+0x6>
 8005344:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8005348:	429e      	cmp	r6, r3
 800534a:	d0f7      	beq.n	800533c <strstr+0x10>
 800534c:	3001      	adds	r0, #1
 800534e:	7803      	ldrb	r3, [r0, #0]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d1ef      	bne.n	8005334 <strstr+0x8>
 8005354:	4618      	mov	r0, r3
 8005356:	e7ec      	b.n	8005332 <strstr+0x6>

08005358 <strtok>:
 8005358:	4b16      	ldr	r3, [pc, #88]	; (80053b4 <strtok+0x5c>)
 800535a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800535e:	681f      	ldr	r7, [r3, #0]
 8005360:	4605      	mov	r5, r0
 8005362:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8005364:	460e      	mov	r6, r1
 8005366:	b9ec      	cbnz	r4, 80053a4 <strtok+0x4c>
 8005368:	2050      	movs	r0, #80	; 0x50
 800536a:	f000 f881 	bl	8005470 <malloc>
 800536e:	4602      	mov	r2, r0
 8005370:	65b8      	str	r0, [r7, #88]	; 0x58
 8005372:	b920      	cbnz	r0, 800537e <strtok+0x26>
 8005374:	2157      	movs	r1, #87	; 0x57
 8005376:	4b10      	ldr	r3, [pc, #64]	; (80053b8 <strtok+0x60>)
 8005378:	4810      	ldr	r0, [pc, #64]	; (80053bc <strtok+0x64>)
 800537a:	f000 f849 	bl	8005410 <__assert_func>
 800537e:	e9c0 4400 	strd	r4, r4, [r0]
 8005382:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8005386:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800538a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800538e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8005392:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8005396:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800539a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800539e:	6184      	str	r4, [r0, #24]
 80053a0:	7704      	strb	r4, [r0, #28]
 80053a2:	6244      	str	r4, [r0, #36]	; 0x24
 80053a4:	4631      	mov	r1, r6
 80053a6:	4628      	mov	r0, r5
 80053a8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80053aa:	2301      	movs	r3, #1
 80053ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80053b0:	f000 b806 	b.w	80053c0 <__strtok_r>
 80053b4:	200000c8 	.word	0x200000c8
 80053b8:	080069f0 	.word	0x080069f0
 80053bc:	08006a07 	.word	0x08006a07

080053c0 <__strtok_r>:
 80053c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053c2:	b908      	cbnz	r0, 80053c8 <__strtok_r+0x8>
 80053c4:	6810      	ldr	r0, [r2, #0]
 80053c6:	b188      	cbz	r0, 80053ec <__strtok_r+0x2c>
 80053c8:	4604      	mov	r4, r0
 80053ca:	460f      	mov	r7, r1
 80053cc:	4620      	mov	r0, r4
 80053ce:	f814 5b01 	ldrb.w	r5, [r4], #1
 80053d2:	f817 6b01 	ldrb.w	r6, [r7], #1
 80053d6:	b91e      	cbnz	r6, 80053e0 <__strtok_r+0x20>
 80053d8:	b965      	cbnz	r5, 80053f4 <__strtok_r+0x34>
 80053da:	4628      	mov	r0, r5
 80053dc:	6015      	str	r5, [r2, #0]
 80053de:	e005      	b.n	80053ec <__strtok_r+0x2c>
 80053e0:	42b5      	cmp	r5, r6
 80053e2:	d1f6      	bne.n	80053d2 <__strtok_r+0x12>
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d1f0      	bne.n	80053ca <__strtok_r+0xa>
 80053e8:	6014      	str	r4, [r2, #0]
 80053ea:	7003      	strb	r3, [r0, #0]
 80053ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053ee:	461c      	mov	r4, r3
 80053f0:	e00c      	b.n	800540c <__strtok_r+0x4c>
 80053f2:	b915      	cbnz	r5, 80053fa <__strtok_r+0x3a>
 80053f4:	460e      	mov	r6, r1
 80053f6:	f814 3b01 	ldrb.w	r3, [r4], #1
 80053fa:	f816 5b01 	ldrb.w	r5, [r6], #1
 80053fe:	42ab      	cmp	r3, r5
 8005400:	d1f7      	bne.n	80053f2 <__strtok_r+0x32>
 8005402:	2b00      	cmp	r3, #0
 8005404:	d0f3      	beq.n	80053ee <__strtok_r+0x2e>
 8005406:	2300      	movs	r3, #0
 8005408:	f804 3c01 	strb.w	r3, [r4, #-1]
 800540c:	6014      	str	r4, [r2, #0]
 800540e:	e7ed      	b.n	80053ec <__strtok_r+0x2c>

08005410 <__assert_func>:
 8005410:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005412:	4614      	mov	r4, r2
 8005414:	461a      	mov	r2, r3
 8005416:	4b09      	ldr	r3, [pc, #36]	; (800543c <__assert_func+0x2c>)
 8005418:	4605      	mov	r5, r0
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	68d8      	ldr	r0, [r3, #12]
 800541e:	b14c      	cbz	r4, 8005434 <__assert_func+0x24>
 8005420:	4b07      	ldr	r3, [pc, #28]	; (8005440 <__assert_func+0x30>)
 8005422:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005426:	9100      	str	r1, [sp, #0]
 8005428:	462b      	mov	r3, r5
 800542a:	4906      	ldr	r1, [pc, #24]	; (8005444 <__assert_func+0x34>)
 800542c:	f000 f80e 	bl	800544c <fiprintf>
 8005430:	f000 fe1c 	bl	800606c <abort>
 8005434:	4b04      	ldr	r3, [pc, #16]	; (8005448 <__assert_func+0x38>)
 8005436:	461c      	mov	r4, r3
 8005438:	e7f3      	b.n	8005422 <__assert_func+0x12>
 800543a:	bf00      	nop
 800543c:	200000c8 	.word	0x200000c8
 8005440:	08006a64 	.word	0x08006a64
 8005444:	08006a71 	.word	0x08006a71
 8005448:	08006a9f 	.word	0x08006a9f

0800544c <fiprintf>:
 800544c:	b40e      	push	{r1, r2, r3}
 800544e:	b503      	push	{r0, r1, lr}
 8005450:	4601      	mov	r1, r0
 8005452:	ab03      	add	r3, sp, #12
 8005454:	4805      	ldr	r0, [pc, #20]	; (800546c <fiprintf+0x20>)
 8005456:	f853 2b04 	ldr.w	r2, [r3], #4
 800545a:	6800      	ldr	r0, [r0, #0]
 800545c:	9301      	str	r3, [sp, #4]
 800545e:	f000 fa6f 	bl	8005940 <_vfiprintf_r>
 8005462:	b002      	add	sp, #8
 8005464:	f85d eb04 	ldr.w	lr, [sp], #4
 8005468:	b003      	add	sp, #12
 800546a:	4770      	bx	lr
 800546c:	200000c8 	.word	0x200000c8

08005470 <malloc>:
 8005470:	4b02      	ldr	r3, [pc, #8]	; (800547c <malloc+0xc>)
 8005472:	4601      	mov	r1, r0
 8005474:	6818      	ldr	r0, [r3, #0]
 8005476:	f000 b86b 	b.w	8005550 <_malloc_r>
 800547a:	bf00      	nop
 800547c:	200000c8 	.word	0x200000c8

08005480 <_free_r>:
 8005480:	b538      	push	{r3, r4, r5, lr}
 8005482:	4605      	mov	r5, r0
 8005484:	2900      	cmp	r1, #0
 8005486:	d040      	beq.n	800550a <_free_r+0x8a>
 8005488:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800548c:	1f0c      	subs	r4, r1, #4
 800548e:	2b00      	cmp	r3, #0
 8005490:	bfb8      	it	lt
 8005492:	18e4      	addlt	r4, r4, r3
 8005494:	f001 f836 	bl	8006504 <__malloc_lock>
 8005498:	4a1c      	ldr	r2, [pc, #112]	; (800550c <_free_r+0x8c>)
 800549a:	6813      	ldr	r3, [r2, #0]
 800549c:	b933      	cbnz	r3, 80054ac <_free_r+0x2c>
 800549e:	6063      	str	r3, [r4, #4]
 80054a0:	6014      	str	r4, [r2, #0]
 80054a2:	4628      	mov	r0, r5
 80054a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80054a8:	f001 b832 	b.w	8006510 <__malloc_unlock>
 80054ac:	42a3      	cmp	r3, r4
 80054ae:	d908      	bls.n	80054c2 <_free_r+0x42>
 80054b0:	6820      	ldr	r0, [r4, #0]
 80054b2:	1821      	adds	r1, r4, r0
 80054b4:	428b      	cmp	r3, r1
 80054b6:	bf01      	itttt	eq
 80054b8:	6819      	ldreq	r1, [r3, #0]
 80054ba:	685b      	ldreq	r3, [r3, #4]
 80054bc:	1809      	addeq	r1, r1, r0
 80054be:	6021      	streq	r1, [r4, #0]
 80054c0:	e7ed      	b.n	800549e <_free_r+0x1e>
 80054c2:	461a      	mov	r2, r3
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	b10b      	cbz	r3, 80054cc <_free_r+0x4c>
 80054c8:	42a3      	cmp	r3, r4
 80054ca:	d9fa      	bls.n	80054c2 <_free_r+0x42>
 80054cc:	6811      	ldr	r1, [r2, #0]
 80054ce:	1850      	adds	r0, r2, r1
 80054d0:	42a0      	cmp	r0, r4
 80054d2:	d10b      	bne.n	80054ec <_free_r+0x6c>
 80054d4:	6820      	ldr	r0, [r4, #0]
 80054d6:	4401      	add	r1, r0
 80054d8:	1850      	adds	r0, r2, r1
 80054da:	4283      	cmp	r3, r0
 80054dc:	6011      	str	r1, [r2, #0]
 80054de:	d1e0      	bne.n	80054a2 <_free_r+0x22>
 80054e0:	6818      	ldr	r0, [r3, #0]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	4401      	add	r1, r0
 80054e6:	6011      	str	r1, [r2, #0]
 80054e8:	6053      	str	r3, [r2, #4]
 80054ea:	e7da      	b.n	80054a2 <_free_r+0x22>
 80054ec:	d902      	bls.n	80054f4 <_free_r+0x74>
 80054ee:	230c      	movs	r3, #12
 80054f0:	602b      	str	r3, [r5, #0]
 80054f2:	e7d6      	b.n	80054a2 <_free_r+0x22>
 80054f4:	6820      	ldr	r0, [r4, #0]
 80054f6:	1821      	adds	r1, r4, r0
 80054f8:	428b      	cmp	r3, r1
 80054fa:	bf01      	itttt	eq
 80054fc:	6819      	ldreq	r1, [r3, #0]
 80054fe:	685b      	ldreq	r3, [r3, #4]
 8005500:	1809      	addeq	r1, r1, r0
 8005502:	6021      	streq	r1, [r4, #0]
 8005504:	6063      	str	r3, [r4, #4]
 8005506:	6054      	str	r4, [r2, #4]
 8005508:	e7cb      	b.n	80054a2 <_free_r+0x22>
 800550a:	bd38      	pop	{r3, r4, r5, pc}
 800550c:	20000350 	.word	0x20000350

08005510 <sbrk_aligned>:
 8005510:	b570      	push	{r4, r5, r6, lr}
 8005512:	4e0e      	ldr	r6, [pc, #56]	; (800554c <sbrk_aligned+0x3c>)
 8005514:	460c      	mov	r4, r1
 8005516:	6831      	ldr	r1, [r6, #0]
 8005518:	4605      	mov	r5, r0
 800551a:	b911      	cbnz	r1, 8005522 <sbrk_aligned+0x12>
 800551c:	f000 fcd6 	bl	8005ecc <_sbrk_r>
 8005520:	6030      	str	r0, [r6, #0]
 8005522:	4621      	mov	r1, r4
 8005524:	4628      	mov	r0, r5
 8005526:	f000 fcd1 	bl	8005ecc <_sbrk_r>
 800552a:	1c43      	adds	r3, r0, #1
 800552c:	d00a      	beq.n	8005544 <sbrk_aligned+0x34>
 800552e:	1cc4      	adds	r4, r0, #3
 8005530:	f024 0403 	bic.w	r4, r4, #3
 8005534:	42a0      	cmp	r0, r4
 8005536:	d007      	beq.n	8005548 <sbrk_aligned+0x38>
 8005538:	1a21      	subs	r1, r4, r0
 800553a:	4628      	mov	r0, r5
 800553c:	f000 fcc6 	bl	8005ecc <_sbrk_r>
 8005540:	3001      	adds	r0, #1
 8005542:	d101      	bne.n	8005548 <sbrk_aligned+0x38>
 8005544:	f04f 34ff 	mov.w	r4, #4294967295
 8005548:	4620      	mov	r0, r4
 800554a:	bd70      	pop	{r4, r5, r6, pc}
 800554c:	20000354 	.word	0x20000354

08005550 <_malloc_r>:
 8005550:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005554:	1ccd      	adds	r5, r1, #3
 8005556:	f025 0503 	bic.w	r5, r5, #3
 800555a:	3508      	adds	r5, #8
 800555c:	2d0c      	cmp	r5, #12
 800555e:	bf38      	it	cc
 8005560:	250c      	movcc	r5, #12
 8005562:	2d00      	cmp	r5, #0
 8005564:	4607      	mov	r7, r0
 8005566:	db01      	blt.n	800556c <_malloc_r+0x1c>
 8005568:	42a9      	cmp	r1, r5
 800556a:	d905      	bls.n	8005578 <_malloc_r+0x28>
 800556c:	230c      	movs	r3, #12
 800556e:	2600      	movs	r6, #0
 8005570:	603b      	str	r3, [r7, #0]
 8005572:	4630      	mov	r0, r6
 8005574:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005578:	4e2e      	ldr	r6, [pc, #184]	; (8005634 <_malloc_r+0xe4>)
 800557a:	f000 ffc3 	bl	8006504 <__malloc_lock>
 800557e:	6833      	ldr	r3, [r6, #0]
 8005580:	461c      	mov	r4, r3
 8005582:	bb34      	cbnz	r4, 80055d2 <_malloc_r+0x82>
 8005584:	4629      	mov	r1, r5
 8005586:	4638      	mov	r0, r7
 8005588:	f7ff ffc2 	bl	8005510 <sbrk_aligned>
 800558c:	1c43      	adds	r3, r0, #1
 800558e:	4604      	mov	r4, r0
 8005590:	d14d      	bne.n	800562e <_malloc_r+0xde>
 8005592:	6834      	ldr	r4, [r6, #0]
 8005594:	4626      	mov	r6, r4
 8005596:	2e00      	cmp	r6, #0
 8005598:	d140      	bne.n	800561c <_malloc_r+0xcc>
 800559a:	6823      	ldr	r3, [r4, #0]
 800559c:	4631      	mov	r1, r6
 800559e:	4638      	mov	r0, r7
 80055a0:	eb04 0803 	add.w	r8, r4, r3
 80055a4:	f000 fc92 	bl	8005ecc <_sbrk_r>
 80055a8:	4580      	cmp	r8, r0
 80055aa:	d13a      	bne.n	8005622 <_malloc_r+0xd2>
 80055ac:	6821      	ldr	r1, [r4, #0]
 80055ae:	3503      	adds	r5, #3
 80055b0:	1a6d      	subs	r5, r5, r1
 80055b2:	f025 0503 	bic.w	r5, r5, #3
 80055b6:	3508      	adds	r5, #8
 80055b8:	2d0c      	cmp	r5, #12
 80055ba:	bf38      	it	cc
 80055bc:	250c      	movcc	r5, #12
 80055be:	4638      	mov	r0, r7
 80055c0:	4629      	mov	r1, r5
 80055c2:	f7ff ffa5 	bl	8005510 <sbrk_aligned>
 80055c6:	3001      	adds	r0, #1
 80055c8:	d02b      	beq.n	8005622 <_malloc_r+0xd2>
 80055ca:	6823      	ldr	r3, [r4, #0]
 80055cc:	442b      	add	r3, r5
 80055ce:	6023      	str	r3, [r4, #0]
 80055d0:	e00e      	b.n	80055f0 <_malloc_r+0xa0>
 80055d2:	6822      	ldr	r2, [r4, #0]
 80055d4:	1b52      	subs	r2, r2, r5
 80055d6:	d41e      	bmi.n	8005616 <_malloc_r+0xc6>
 80055d8:	2a0b      	cmp	r2, #11
 80055da:	d916      	bls.n	800560a <_malloc_r+0xba>
 80055dc:	1961      	adds	r1, r4, r5
 80055de:	42a3      	cmp	r3, r4
 80055e0:	6025      	str	r5, [r4, #0]
 80055e2:	bf18      	it	ne
 80055e4:	6059      	strne	r1, [r3, #4]
 80055e6:	6863      	ldr	r3, [r4, #4]
 80055e8:	bf08      	it	eq
 80055ea:	6031      	streq	r1, [r6, #0]
 80055ec:	5162      	str	r2, [r4, r5]
 80055ee:	604b      	str	r3, [r1, #4]
 80055f0:	4638      	mov	r0, r7
 80055f2:	f104 060b 	add.w	r6, r4, #11
 80055f6:	f000 ff8b 	bl	8006510 <__malloc_unlock>
 80055fa:	f026 0607 	bic.w	r6, r6, #7
 80055fe:	1d23      	adds	r3, r4, #4
 8005600:	1af2      	subs	r2, r6, r3
 8005602:	d0b6      	beq.n	8005572 <_malloc_r+0x22>
 8005604:	1b9b      	subs	r3, r3, r6
 8005606:	50a3      	str	r3, [r4, r2]
 8005608:	e7b3      	b.n	8005572 <_malloc_r+0x22>
 800560a:	6862      	ldr	r2, [r4, #4]
 800560c:	42a3      	cmp	r3, r4
 800560e:	bf0c      	ite	eq
 8005610:	6032      	streq	r2, [r6, #0]
 8005612:	605a      	strne	r2, [r3, #4]
 8005614:	e7ec      	b.n	80055f0 <_malloc_r+0xa0>
 8005616:	4623      	mov	r3, r4
 8005618:	6864      	ldr	r4, [r4, #4]
 800561a:	e7b2      	b.n	8005582 <_malloc_r+0x32>
 800561c:	4634      	mov	r4, r6
 800561e:	6876      	ldr	r6, [r6, #4]
 8005620:	e7b9      	b.n	8005596 <_malloc_r+0x46>
 8005622:	230c      	movs	r3, #12
 8005624:	4638      	mov	r0, r7
 8005626:	603b      	str	r3, [r7, #0]
 8005628:	f000 ff72 	bl	8006510 <__malloc_unlock>
 800562c:	e7a1      	b.n	8005572 <_malloc_r+0x22>
 800562e:	6025      	str	r5, [r4, #0]
 8005630:	e7de      	b.n	80055f0 <_malloc_r+0xa0>
 8005632:	bf00      	nop
 8005634:	20000350 	.word	0x20000350

08005638 <__ssputs_r>:
 8005638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800563c:	688e      	ldr	r6, [r1, #8]
 800563e:	4682      	mov	sl, r0
 8005640:	429e      	cmp	r6, r3
 8005642:	460c      	mov	r4, r1
 8005644:	4690      	mov	r8, r2
 8005646:	461f      	mov	r7, r3
 8005648:	d838      	bhi.n	80056bc <__ssputs_r+0x84>
 800564a:	898a      	ldrh	r2, [r1, #12]
 800564c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005650:	d032      	beq.n	80056b8 <__ssputs_r+0x80>
 8005652:	6825      	ldr	r5, [r4, #0]
 8005654:	6909      	ldr	r1, [r1, #16]
 8005656:	3301      	adds	r3, #1
 8005658:	eba5 0901 	sub.w	r9, r5, r1
 800565c:	6965      	ldr	r5, [r4, #20]
 800565e:	444b      	add	r3, r9
 8005660:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005664:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005668:	106d      	asrs	r5, r5, #1
 800566a:	429d      	cmp	r5, r3
 800566c:	bf38      	it	cc
 800566e:	461d      	movcc	r5, r3
 8005670:	0553      	lsls	r3, r2, #21
 8005672:	d531      	bpl.n	80056d8 <__ssputs_r+0xa0>
 8005674:	4629      	mov	r1, r5
 8005676:	f7ff ff6b 	bl	8005550 <_malloc_r>
 800567a:	4606      	mov	r6, r0
 800567c:	b950      	cbnz	r0, 8005694 <__ssputs_r+0x5c>
 800567e:	230c      	movs	r3, #12
 8005680:	f04f 30ff 	mov.w	r0, #4294967295
 8005684:	f8ca 3000 	str.w	r3, [sl]
 8005688:	89a3      	ldrh	r3, [r4, #12]
 800568a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800568e:	81a3      	strh	r3, [r4, #12]
 8005690:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005694:	464a      	mov	r2, r9
 8005696:	6921      	ldr	r1, [r4, #16]
 8005698:	f7ff fe12 	bl	80052c0 <memcpy>
 800569c:	89a3      	ldrh	r3, [r4, #12]
 800569e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80056a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056a6:	81a3      	strh	r3, [r4, #12]
 80056a8:	6126      	str	r6, [r4, #16]
 80056aa:	444e      	add	r6, r9
 80056ac:	6026      	str	r6, [r4, #0]
 80056ae:	463e      	mov	r6, r7
 80056b0:	6165      	str	r5, [r4, #20]
 80056b2:	eba5 0509 	sub.w	r5, r5, r9
 80056b6:	60a5      	str	r5, [r4, #8]
 80056b8:	42be      	cmp	r6, r7
 80056ba:	d900      	bls.n	80056be <__ssputs_r+0x86>
 80056bc:	463e      	mov	r6, r7
 80056be:	4632      	mov	r2, r6
 80056c0:	4641      	mov	r1, r8
 80056c2:	6820      	ldr	r0, [r4, #0]
 80056c4:	f000 ff04 	bl	80064d0 <memmove>
 80056c8:	68a3      	ldr	r3, [r4, #8]
 80056ca:	2000      	movs	r0, #0
 80056cc:	1b9b      	subs	r3, r3, r6
 80056ce:	60a3      	str	r3, [r4, #8]
 80056d0:	6823      	ldr	r3, [r4, #0]
 80056d2:	4433      	add	r3, r6
 80056d4:	6023      	str	r3, [r4, #0]
 80056d6:	e7db      	b.n	8005690 <__ssputs_r+0x58>
 80056d8:	462a      	mov	r2, r5
 80056da:	f000 ff1f 	bl	800651c <_realloc_r>
 80056de:	4606      	mov	r6, r0
 80056e0:	2800      	cmp	r0, #0
 80056e2:	d1e1      	bne.n	80056a8 <__ssputs_r+0x70>
 80056e4:	4650      	mov	r0, sl
 80056e6:	6921      	ldr	r1, [r4, #16]
 80056e8:	f7ff feca 	bl	8005480 <_free_r>
 80056ec:	e7c7      	b.n	800567e <__ssputs_r+0x46>
	...

080056f0 <_svfiprintf_r>:
 80056f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056f4:	4698      	mov	r8, r3
 80056f6:	898b      	ldrh	r3, [r1, #12]
 80056f8:	4607      	mov	r7, r0
 80056fa:	061b      	lsls	r3, r3, #24
 80056fc:	460d      	mov	r5, r1
 80056fe:	4614      	mov	r4, r2
 8005700:	b09d      	sub	sp, #116	; 0x74
 8005702:	d50e      	bpl.n	8005722 <_svfiprintf_r+0x32>
 8005704:	690b      	ldr	r3, [r1, #16]
 8005706:	b963      	cbnz	r3, 8005722 <_svfiprintf_r+0x32>
 8005708:	2140      	movs	r1, #64	; 0x40
 800570a:	f7ff ff21 	bl	8005550 <_malloc_r>
 800570e:	6028      	str	r0, [r5, #0]
 8005710:	6128      	str	r0, [r5, #16]
 8005712:	b920      	cbnz	r0, 800571e <_svfiprintf_r+0x2e>
 8005714:	230c      	movs	r3, #12
 8005716:	603b      	str	r3, [r7, #0]
 8005718:	f04f 30ff 	mov.w	r0, #4294967295
 800571c:	e0d1      	b.n	80058c2 <_svfiprintf_r+0x1d2>
 800571e:	2340      	movs	r3, #64	; 0x40
 8005720:	616b      	str	r3, [r5, #20]
 8005722:	2300      	movs	r3, #0
 8005724:	9309      	str	r3, [sp, #36]	; 0x24
 8005726:	2320      	movs	r3, #32
 8005728:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800572c:	2330      	movs	r3, #48	; 0x30
 800572e:	f04f 0901 	mov.w	r9, #1
 8005732:	f8cd 800c 	str.w	r8, [sp, #12]
 8005736:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80058dc <_svfiprintf_r+0x1ec>
 800573a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800573e:	4623      	mov	r3, r4
 8005740:	469a      	mov	sl, r3
 8005742:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005746:	b10a      	cbz	r2, 800574c <_svfiprintf_r+0x5c>
 8005748:	2a25      	cmp	r2, #37	; 0x25
 800574a:	d1f9      	bne.n	8005740 <_svfiprintf_r+0x50>
 800574c:	ebba 0b04 	subs.w	fp, sl, r4
 8005750:	d00b      	beq.n	800576a <_svfiprintf_r+0x7a>
 8005752:	465b      	mov	r3, fp
 8005754:	4622      	mov	r2, r4
 8005756:	4629      	mov	r1, r5
 8005758:	4638      	mov	r0, r7
 800575a:	f7ff ff6d 	bl	8005638 <__ssputs_r>
 800575e:	3001      	adds	r0, #1
 8005760:	f000 80aa 	beq.w	80058b8 <_svfiprintf_r+0x1c8>
 8005764:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005766:	445a      	add	r2, fp
 8005768:	9209      	str	r2, [sp, #36]	; 0x24
 800576a:	f89a 3000 	ldrb.w	r3, [sl]
 800576e:	2b00      	cmp	r3, #0
 8005770:	f000 80a2 	beq.w	80058b8 <_svfiprintf_r+0x1c8>
 8005774:	2300      	movs	r3, #0
 8005776:	f04f 32ff 	mov.w	r2, #4294967295
 800577a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800577e:	f10a 0a01 	add.w	sl, sl, #1
 8005782:	9304      	str	r3, [sp, #16]
 8005784:	9307      	str	r3, [sp, #28]
 8005786:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800578a:	931a      	str	r3, [sp, #104]	; 0x68
 800578c:	4654      	mov	r4, sl
 800578e:	2205      	movs	r2, #5
 8005790:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005794:	4851      	ldr	r0, [pc, #324]	; (80058dc <_svfiprintf_r+0x1ec>)
 8005796:	f000 fe8d 	bl	80064b4 <memchr>
 800579a:	9a04      	ldr	r2, [sp, #16]
 800579c:	b9d8      	cbnz	r0, 80057d6 <_svfiprintf_r+0xe6>
 800579e:	06d0      	lsls	r0, r2, #27
 80057a0:	bf44      	itt	mi
 80057a2:	2320      	movmi	r3, #32
 80057a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80057a8:	0711      	lsls	r1, r2, #28
 80057aa:	bf44      	itt	mi
 80057ac:	232b      	movmi	r3, #43	; 0x2b
 80057ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80057b2:	f89a 3000 	ldrb.w	r3, [sl]
 80057b6:	2b2a      	cmp	r3, #42	; 0x2a
 80057b8:	d015      	beq.n	80057e6 <_svfiprintf_r+0xf6>
 80057ba:	4654      	mov	r4, sl
 80057bc:	2000      	movs	r0, #0
 80057be:	f04f 0c0a 	mov.w	ip, #10
 80057c2:	9a07      	ldr	r2, [sp, #28]
 80057c4:	4621      	mov	r1, r4
 80057c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80057ca:	3b30      	subs	r3, #48	; 0x30
 80057cc:	2b09      	cmp	r3, #9
 80057ce:	d94e      	bls.n	800586e <_svfiprintf_r+0x17e>
 80057d0:	b1b0      	cbz	r0, 8005800 <_svfiprintf_r+0x110>
 80057d2:	9207      	str	r2, [sp, #28]
 80057d4:	e014      	b.n	8005800 <_svfiprintf_r+0x110>
 80057d6:	eba0 0308 	sub.w	r3, r0, r8
 80057da:	fa09 f303 	lsl.w	r3, r9, r3
 80057de:	4313      	orrs	r3, r2
 80057e0:	46a2      	mov	sl, r4
 80057e2:	9304      	str	r3, [sp, #16]
 80057e4:	e7d2      	b.n	800578c <_svfiprintf_r+0x9c>
 80057e6:	9b03      	ldr	r3, [sp, #12]
 80057e8:	1d19      	adds	r1, r3, #4
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	9103      	str	r1, [sp, #12]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	bfbb      	ittet	lt
 80057f2:	425b      	neglt	r3, r3
 80057f4:	f042 0202 	orrlt.w	r2, r2, #2
 80057f8:	9307      	strge	r3, [sp, #28]
 80057fa:	9307      	strlt	r3, [sp, #28]
 80057fc:	bfb8      	it	lt
 80057fe:	9204      	strlt	r2, [sp, #16]
 8005800:	7823      	ldrb	r3, [r4, #0]
 8005802:	2b2e      	cmp	r3, #46	; 0x2e
 8005804:	d10c      	bne.n	8005820 <_svfiprintf_r+0x130>
 8005806:	7863      	ldrb	r3, [r4, #1]
 8005808:	2b2a      	cmp	r3, #42	; 0x2a
 800580a:	d135      	bne.n	8005878 <_svfiprintf_r+0x188>
 800580c:	9b03      	ldr	r3, [sp, #12]
 800580e:	3402      	adds	r4, #2
 8005810:	1d1a      	adds	r2, r3, #4
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	9203      	str	r2, [sp, #12]
 8005816:	2b00      	cmp	r3, #0
 8005818:	bfb8      	it	lt
 800581a:	f04f 33ff 	movlt.w	r3, #4294967295
 800581e:	9305      	str	r3, [sp, #20]
 8005820:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80058e0 <_svfiprintf_r+0x1f0>
 8005824:	2203      	movs	r2, #3
 8005826:	4650      	mov	r0, sl
 8005828:	7821      	ldrb	r1, [r4, #0]
 800582a:	f000 fe43 	bl	80064b4 <memchr>
 800582e:	b140      	cbz	r0, 8005842 <_svfiprintf_r+0x152>
 8005830:	2340      	movs	r3, #64	; 0x40
 8005832:	eba0 000a 	sub.w	r0, r0, sl
 8005836:	fa03 f000 	lsl.w	r0, r3, r0
 800583a:	9b04      	ldr	r3, [sp, #16]
 800583c:	3401      	adds	r4, #1
 800583e:	4303      	orrs	r3, r0
 8005840:	9304      	str	r3, [sp, #16]
 8005842:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005846:	2206      	movs	r2, #6
 8005848:	4826      	ldr	r0, [pc, #152]	; (80058e4 <_svfiprintf_r+0x1f4>)
 800584a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800584e:	f000 fe31 	bl	80064b4 <memchr>
 8005852:	2800      	cmp	r0, #0
 8005854:	d038      	beq.n	80058c8 <_svfiprintf_r+0x1d8>
 8005856:	4b24      	ldr	r3, [pc, #144]	; (80058e8 <_svfiprintf_r+0x1f8>)
 8005858:	bb1b      	cbnz	r3, 80058a2 <_svfiprintf_r+0x1b2>
 800585a:	9b03      	ldr	r3, [sp, #12]
 800585c:	3307      	adds	r3, #7
 800585e:	f023 0307 	bic.w	r3, r3, #7
 8005862:	3308      	adds	r3, #8
 8005864:	9303      	str	r3, [sp, #12]
 8005866:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005868:	4433      	add	r3, r6
 800586a:	9309      	str	r3, [sp, #36]	; 0x24
 800586c:	e767      	b.n	800573e <_svfiprintf_r+0x4e>
 800586e:	460c      	mov	r4, r1
 8005870:	2001      	movs	r0, #1
 8005872:	fb0c 3202 	mla	r2, ip, r2, r3
 8005876:	e7a5      	b.n	80057c4 <_svfiprintf_r+0xd4>
 8005878:	2300      	movs	r3, #0
 800587a:	f04f 0c0a 	mov.w	ip, #10
 800587e:	4619      	mov	r1, r3
 8005880:	3401      	adds	r4, #1
 8005882:	9305      	str	r3, [sp, #20]
 8005884:	4620      	mov	r0, r4
 8005886:	f810 2b01 	ldrb.w	r2, [r0], #1
 800588a:	3a30      	subs	r2, #48	; 0x30
 800588c:	2a09      	cmp	r2, #9
 800588e:	d903      	bls.n	8005898 <_svfiprintf_r+0x1a8>
 8005890:	2b00      	cmp	r3, #0
 8005892:	d0c5      	beq.n	8005820 <_svfiprintf_r+0x130>
 8005894:	9105      	str	r1, [sp, #20]
 8005896:	e7c3      	b.n	8005820 <_svfiprintf_r+0x130>
 8005898:	4604      	mov	r4, r0
 800589a:	2301      	movs	r3, #1
 800589c:	fb0c 2101 	mla	r1, ip, r1, r2
 80058a0:	e7f0      	b.n	8005884 <_svfiprintf_r+0x194>
 80058a2:	ab03      	add	r3, sp, #12
 80058a4:	9300      	str	r3, [sp, #0]
 80058a6:	462a      	mov	r2, r5
 80058a8:	4638      	mov	r0, r7
 80058aa:	4b10      	ldr	r3, [pc, #64]	; (80058ec <_svfiprintf_r+0x1fc>)
 80058ac:	a904      	add	r1, sp, #16
 80058ae:	f3af 8000 	nop.w
 80058b2:	1c42      	adds	r2, r0, #1
 80058b4:	4606      	mov	r6, r0
 80058b6:	d1d6      	bne.n	8005866 <_svfiprintf_r+0x176>
 80058b8:	89ab      	ldrh	r3, [r5, #12]
 80058ba:	065b      	lsls	r3, r3, #25
 80058bc:	f53f af2c 	bmi.w	8005718 <_svfiprintf_r+0x28>
 80058c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80058c2:	b01d      	add	sp, #116	; 0x74
 80058c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058c8:	ab03      	add	r3, sp, #12
 80058ca:	9300      	str	r3, [sp, #0]
 80058cc:	462a      	mov	r2, r5
 80058ce:	4638      	mov	r0, r7
 80058d0:	4b06      	ldr	r3, [pc, #24]	; (80058ec <_svfiprintf_r+0x1fc>)
 80058d2:	a904      	add	r1, sp, #16
 80058d4:	f000 f9d4 	bl	8005c80 <_printf_i>
 80058d8:	e7eb      	b.n	80058b2 <_svfiprintf_r+0x1c2>
 80058da:	bf00      	nop
 80058dc:	08006aa0 	.word	0x08006aa0
 80058e0:	08006aa6 	.word	0x08006aa6
 80058e4:	08006aaa 	.word	0x08006aaa
 80058e8:	00000000 	.word	0x00000000
 80058ec:	08005639 	.word	0x08005639

080058f0 <__sfputc_r>:
 80058f0:	6893      	ldr	r3, [r2, #8]
 80058f2:	b410      	push	{r4}
 80058f4:	3b01      	subs	r3, #1
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	6093      	str	r3, [r2, #8]
 80058fa:	da07      	bge.n	800590c <__sfputc_r+0x1c>
 80058fc:	6994      	ldr	r4, [r2, #24]
 80058fe:	42a3      	cmp	r3, r4
 8005900:	db01      	blt.n	8005906 <__sfputc_r+0x16>
 8005902:	290a      	cmp	r1, #10
 8005904:	d102      	bne.n	800590c <__sfputc_r+0x1c>
 8005906:	bc10      	pop	{r4}
 8005908:	f000 baf0 	b.w	8005eec <__swbuf_r>
 800590c:	6813      	ldr	r3, [r2, #0]
 800590e:	1c58      	adds	r0, r3, #1
 8005910:	6010      	str	r0, [r2, #0]
 8005912:	7019      	strb	r1, [r3, #0]
 8005914:	4608      	mov	r0, r1
 8005916:	bc10      	pop	{r4}
 8005918:	4770      	bx	lr

0800591a <__sfputs_r>:
 800591a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800591c:	4606      	mov	r6, r0
 800591e:	460f      	mov	r7, r1
 8005920:	4614      	mov	r4, r2
 8005922:	18d5      	adds	r5, r2, r3
 8005924:	42ac      	cmp	r4, r5
 8005926:	d101      	bne.n	800592c <__sfputs_r+0x12>
 8005928:	2000      	movs	r0, #0
 800592a:	e007      	b.n	800593c <__sfputs_r+0x22>
 800592c:	463a      	mov	r2, r7
 800592e:	4630      	mov	r0, r6
 8005930:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005934:	f7ff ffdc 	bl	80058f0 <__sfputc_r>
 8005938:	1c43      	adds	r3, r0, #1
 800593a:	d1f3      	bne.n	8005924 <__sfputs_r+0xa>
 800593c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005940 <_vfiprintf_r>:
 8005940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005944:	460d      	mov	r5, r1
 8005946:	4614      	mov	r4, r2
 8005948:	4698      	mov	r8, r3
 800594a:	4606      	mov	r6, r0
 800594c:	b09d      	sub	sp, #116	; 0x74
 800594e:	b118      	cbz	r0, 8005958 <_vfiprintf_r+0x18>
 8005950:	6983      	ldr	r3, [r0, #24]
 8005952:	b90b      	cbnz	r3, 8005958 <_vfiprintf_r+0x18>
 8005954:	f000 fca8 	bl	80062a8 <__sinit>
 8005958:	4b89      	ldr	r3, [pc, #548]	; (8005b80 <_vfiprintf_r+0x240>)
 800595a:	429d      	cmp	r5, r3
 800595c:	d11b      	bne.n	8005996 <_vfiprintf_r+0x56>
 800595e:	6875      	ldr	r5, [r6, #4]
 8005960:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005962:	07d9      	lsls	r1, r3, #31
 8005964:	d405      	bmi.n	8005972 <_vfiprintf_r+0x32>
 8005966:	89ab      	ldrh	r3, [r5, #12]
 8005968:	059a      	lsls	r2, r3, #22
 800596a:	d402      	bmi.n	8005972 <_vfiprintf_r+0x32>
 800596c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800596e:	f000 fd39 	bl	80063e4 <__retarget_lock_acquire_recursive>
 8005972:	89ab      	ldrh	r3, [r5, #12]
 8005974:	071b      	lsls	r3, r3, #28
 8005976:	d501      	bpl.n	800597c <_vfiprintf_r+0x3c>
 8005978:	692b      	ldr	r3, [r5, #16]
 800597a:	b9eb      	cbnz	r3, 80059b8 <_vfiprintf_r+0x78>
 800597c:	4629      	mov	r1, r5
 800597e:	4630      	mov	r0, r6
 8005980:	f000 fb06 	bl	8005f90 <__swsetup_r>
 8005984:	b1c0      	cbz	r0, 80059b8 <_vfiprintf_r+0x78>
 8005986:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005988:	07dc      	lsls	r4, r3, #31
 800598a:	d50e      	bpl.n	80059aa <_vfiprintf_r+0x6a>
 800598c:	f04f 30ff 	mov.w	r0, #4294967295
 8005990:	b01d      	add	sp, #116	; 0x74
 8005992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005996:	4b7b      	ldr	r3, [pc, #492]	; (8005b84 <_vfiprintf_r+0x244>)
 8005998:	429d      	cmp	r5, r3
 800599a:	d101      	bne.n	80059a0 <_vfiprintf_r+0x60>
 800599c:	68b5      	ldr	r5, [r6, #8]
 800599e:	e7df      	b.n	8005960 <_vfiprintf_r+0x20>
 80059a0:	4b79      	ldr	r3, [pc, #484]	; (8005b88 <_vfiprintf_r+0x248>)
 80059a2:	429d      	cmp	r5, r3
 80059a4:	bf08      	it	eq
 80059a6:	68f5      	ldreq	r5, [r6, #12]
 80059a8:	e7da      	b.n	8005960 <_vfiprintf_r+0x20>
 80059aa:	89ab      	ldrh	r3, [r5, #12]
 80059ac:	0598      	lsls	r0, r3, #22
 80059ae:	d4ed      	bmi.n	800598c <_vfiprintf_r+0x4c>
 80059b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80059b2:	f000 fd18 	bl	80063e6 <__retarget_lock_release_recursive>
 80059b6:	e7e9      	b.n	800598c <_vfiprintf_r+0x4c>
 80059b8:	2300      	movs	r3, #0
 80059ba:	9309      	str	r3, [sp, #36]	; 0x24
 80059bc:	2320      	movs	r3, #32
 80059be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80059c2:	2330      	movs	r3, #48	; 0x30
 80059c4:	f04f 0901 	mov.w	r9, #1
 80059c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80059cc:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8005b8c <_vfiprintf_r+0x24c>
 80059d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80059d4:	4623      	mov	r3, r4
 80059d6:	469a      	mov	sl, r3
 80059d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80059dc:	b10a      	cbz	r2, 80059e2 <_vfiprintf_r+0xa2>
 80059de:	2a25      	cmp	r2, #37	; 0x25
 80059e0:	d1f9      	bne.n	80059d6 <_vfiprintf_r+0x96>
 80059e2:	ebba 0b04 	subs.w	fp, sl, r4
 80059e6:	d00b      	beq.n	8005a00 <_vfiprintf_r+0xc0>
 80059e8:	465b      	mov	r3, fp
 80059ea:	4622      	mov	r2, r4
 80059ec:	4629      	mov	r1, r5
 80059ee:	4630      	mov	r0, r6
 80059f0:	f7ff ff93 	bl	800591a <__sfputs_r>
 80059f4:	3001      	adds	r0, #1
 80059f6:	f000 80aa 	beq.w	8005b4e <_vfiprintf_r+0x20e>
 80059fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80059fc:	445a      	add	r2, fp
 80059fe:	9209      	str	r2, [sp, #36]	; 0x24
 8005a00:	f89a 3000 	ldrb.w	r3, [sl]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	f000 80a2 	beq.w	8005b4e <_vfiprintf_r+0x20e>
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	f04f 32ff 	mov.w	r2, #4294967295
 8005a10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a14:	f10a 0a01 	add.w	sl, sl, #1
 8005a18:	9304      	str	r3, [sp, #16]
 8005a1a:	9307      	str	r3, [sp, #28]
 8005a1c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005a20:	931a      	str	r3, [sp, #104]	; 0x68
 8005a22:	4654      	mov	r4, sl
 8005a24:	2205      	movs	r2, #5
 8005a26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a2a:	4858      	ldr	r0, [pc, #352]	; (8005b8c <_vfiprintf_r+0x24c>)
 8005a2c:	f000 fd42 	bl	80064b4 <memchr>
 8005a30:	9a04      	ldr	r2, [sp, #16]
 8005a32:	b9d8      	cbnz	r0, 8005a6c <_vfiprintf_r+0x12c>
 8005a34:	06d1      	lsls	r1, r2, #27
 8005a36:	bf44      	itt	mi
 8005a38:	2320      	movmi	r3, #32
 8005a3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a3e:	0713      	lsls	r3, r2, #28
 8005a40:	bf44      	itt	mi
 8005a42:	232b      	movmi	r3, #43	; 0x2b
 8005a44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a48:	f89a 3000 	ldrb.w	r3, [sl]
 8005a4c:	2b2a      	cmp	r3, #42	; 0x2a
 8005a4e:	d015      	beq.n	8005a7c <_vfiprintf_r+0x13c>
 8005a50:	4654      	mov	r4, sl
 8005a52:	2000      	movs	r0, #0
 8005a54:	f04f 0c0a 	mov.w	ip, #10
 8005a58:	9a07      	ldr	r2, [sp, #28]
 8005a5a:	4621      	mov	r1, r4
 8005a5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a60:	3b30      	subs	r3, #48	; 0x30
 8005a62:	2b09      	cmp	r3, #9
 8005a64:	d94e      	bls.n	8005b04 <_vfiprintf_r+0x1c4>
 8005a66:	b1b0      	cbz	r0, 8005a96 <_vfiprintf_r+0x156>
 8005a68:	9207      	str	r2, [sp, #28]
 8005a6a:	e014      	b.n	8005a96 <_vfiprintf_r+0x156>
 8005a6c:	eba0 0308 	sub.w	r3, r0, r8
 8005a70:	fa09 f303 	lsl.w	r3, r9, r3
 8005a74:	4313      	orrs	r3, r2
 8005a76:	46a2      	mov	sl, r4
 8005a78:	9304      	str	r3, [sp, #16]
 8005a7a:	e7d2      	b.n	8005a22 <_vfiprintf_r+0xe2>
 8005a7c:	9b03      	ldr	r3, [sp, #12]
 8005a7e:	1d19      	adds	r1, r3, #4
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	9103      	str	r1, [sp, #12]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	bfbb      	ittet	lt
 8005a88:	425b      	neglt	r3, r3
 8005a8a:	f042 0202 	orrlt.w	r2, r2, #2
 8005a8e:	9307      	strge	r3, [sp, #28]
 8005a90:	9307      	strlt	r3, [sp, #28]
 8005a92:	bfb8      	it	lt
 8005a94:	9204      	strlt	r2, [sp, #16]
 8005a96:	7823      	ldrb	r3, [r4, #0]
 8005a98:	2b2e      	cmp	r3, #46	; 0x2e
 8005a9a:	d10c      	bne.n	8005ab6 <_vfiprintf_r+0x176>
 8005a9c:	7863      	ldrb	r3, [r4, #1]
 8005a9e:	2b2a      	cmp	r3, #42	; 0x2a
 8005aa0:	d135      	bne.n	8005b0e <_vfiprintf_r+0x1ce>
 8005aa2:	9b03      	ldr	r3, [sp, #12]
 8005aa4:	3402      	adds	r4, #2
 8005aa6:	1d1a      	adds	r2, r3, #4
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	9203      	str	r2, [sp, #12]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	bfb8      	it	lt
 8005ab0:	f04f 33ff 	movlt.w	r3, #4294967295
 8005ab4:	9305      	str	r3, [sp, #20]
 8005ab6:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8005b90 <_vfiprintf_r+0x250>
 8005aba:	2203      	movs	r2, #3
 8005abc:	4650      	mov	r0, sl
 8005abe:	7821      	ldrb	r1, [r4, #0]
 8005ac0:	f000 fcf8 	bl	80064b4 <memchr>
 8005ac4:	b140      	cbz	r0, 8005ad8 <_vfiprintf_r+0x198>
 8005ac6:	2340      	movs	r3, #64	; 0x40
 8005ac8:	eba0 000a 	sub.w	r0, r0, sl
 8005acc:	fa03 f000 	lsl.w	r0, r3, r0
 8005ad0:	9b04      	ldr	r3, [sp, #16]
 8005ad2:	3401      	adds	r4, #1
 8005ad4:	4303      	orrs	r3, r0
 8005ad6:	9304      	str	r3, [sp, #16]
 8005ad8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005adc:	2206      	movs	r2, #6
 8005ade:	482d      	ldr	r0, [pc, #180]	; (8005b94 <_vfiprintf_r+0x254>)
 8005ae0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005ae4:	f000 fce6 	bl	80064b4 <memchr>
 8005ae8:	2800      	cmp	r0, #0
 8005aea:	d03f      	beq.n	8005b6c <_vfiprintf_r+0x22c>
 8005aec:	4b2a      	ldr	r3, [pc, #168]	; (8005b98 <_vfiprintf_r+0x258>)
 8005aee:	bb1b      	cbnz	r3, 8005b38 <_vfiprintf_r+0x1f8>
 8005af0:	9b03      	ldr	r3, [sp, #12]
 8005af2:	3307      	adds	r3, #7
 8005af4:	f023 0307 	bic.w	r3, r3, #7
 8005af8:	3308      	adds	r3, #8
 8005afa:	9303      	str	r3, [sp, #12]
 8005afc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005afe:	443b      	add	r3, r7
 8005b00:	9309      	str	r3, [sp, #36]	; 0x24
 8005b02:	e767      	b.n	80059d4 <_vfiprintf_r+0x94>
 8005b04:	460c      	mov	r4, r1
 8005b06:	2001      	movs	r0, #1
 8005b08:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b0c:	e7a5      	b.n	8005a5a <_vfiprintf_r+0x11a>
 8005b0e:	2300      	movs	r3, #0
 8005b10:	f04f 0c0a 	mov.w	ip, #10
 8005b14:	4619      	mov	r1, r3
 8005b16:	3401      	adds	r4, #1
 8005b18:	9305      	str	r3, [sp, #20]
 8005b1a:	4620      	mov	r0, r4
 8005b1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b20:	3a30      	subs	r2, #48	; 0x30
 8005b22:	2a09      	cmp	r2, #9
 8005b24:	d903      	bls.n	8005b2e <_vfiprintf_r+0x1ee>
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d0c5      	beq.n	8005ab6 <_vfiprintf_r+0x176>
 8005b2a:	9105      	str	r1, [sp, #20]
 8005b2c:	e7c3      	b.n	8005ab6 <_vfiprintf_r+0x176>
 8005b2e:	4604      	mov	r4, r0
 8005b30:	2301      	movs	r3, #1
 8005b32:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b36:	e7f0      	b.n	8005b1a <_vfiprintf_r+0x1da>
 8005b38:	ab03      	add	r3, sp, #12
 8005b3a:	9300      	str	r3, [sp, #0]
 8005b3c:	462a      	mov	r2, r5
 8005b3e:	4630      	mov	r0, r6
 8005b40:	4b16      	ldr	r3, [pc, #88]	; (8005b9c <_vfiprintf_r+0x25c>)
 8005b42:	a904      	add	r1, sp, #16
 8005b44:	f3af 8000 	nop.w
 8005b48:	4607      	mov	r7, r0
 8005b4a:	1c78      	adds	r0, r7, #1
 8005b4c:	d1d6      	bne.n	8005afc <_vfiprintf_r+0x1bc>
 8005b4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005b50:	07d9      	lsls	r1, r3, #31
 8005b52:	d405      	bmi.n	8005b60 <_vfiprintf_r+0x220>
 8005b54:	89ab      	ldrh	r3, [r5, #12]
 8005b56:	059a      	lsls	r2, r3, #22
 8005b58:	d402      	bmi.n	8005b60 <_vfiprintf_r+0x220>
 8005b5a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005b5c:	f000 fc43 	bl	80063e6 <__retarget_lock_release_recursive>
 8005b60:	89ab      	ldrh	r3, [r5, #12]
 8005b62:	065b      	lsls	r3, r3, #25
 8005b64:	f53f af12 	bmi.w	800598c <_vfiprintf_r+0x4c>
 8005b68:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b6a:	e711      	b.n	8005990 <_vfiprintf_r+0x50>
 8005b6c:	ab03      	add	r3, sp, #12
 8005b6e:	9300      	str	r3, [sp, #0]
 8005b70:	462a      	mov	r2, r5
 8005b72:	4630      	mov	r0, r6
 8005b74:	4b09      	ldr	r3, [pc, #36]	; (8005b9c <_vfiprintf_r+0x25c>)
 8005b76:	a904      	add	r1, sp, #16
 8005b78:	f000 f882 	bl	8005c80 <_printf_i>
 8005b7c:	e7e4      	b.n	8005b48 <_vfiprintf_r+0x208>
 8005b7e:	bf00      	nop
 8005b80:	08006af4 	.word	0x08006af4
 8005b84:	08006b14 	.word	0x08006b14
 8005b88:	08006ad4 	.word	0x08006ad4
 8005b8c:	08006aa0 	.word	0x08006aa0
 8005b90:	08006aa6 	.word	0x08006aa6
 8005b94:	08006aaa 	.word	0x08006aaa
 8005b98:	00000000 	.word	0x00000000
 8005b9c:	0800591b 	.word	0x0800591b

08005ba0 <_printf_common>:
 8005ba0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ba4:	4616      	mov	r6, r2
 8005ba6:	4699      	mov	r9, r3
 8005ba8:	688a      	ldr	r2, [r1, #8]
 8005baa:	690b      	ldr	r3, [r1, #16]
 8005bac:	4607      	mov	r7, r0
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	bfb8      	it	lt
 8005bb2:	4613      	movlt	r3, r2
 8005bb4:	6033      	str	r3, [r6, #0]
 8005bb6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005bba:	460c      	mov	r4, r1
 8005bbc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005bc0:	b10a      	cbz	r2, 8005bc6 <_printf_common+0x26>
 8005bc2:	3301      	adds	r3, #1
 8005bc4:	6033      	str	r3, [r6, #0]
 8005bc6:	6823      	ldr	r3, [r4, #0]
 8005bc8:	0699      	lsls	r1, r3, #26
 8005bca:	bf42      	ittt	mi
 8005bcc:	6833      	ldrmi	r3, [r6, #0]
 8005bce:	3302      	addmi	r3, #2
 8005bd0:	6033      	strmi	r3, [r6, #0]
 8005bd2:	6825      	ldr	r5, [r4, #0]
 8005bd4:	f015 0506 	ands.w	r5, r5, #6
 8005bd8:	d106      	bne.n	8005be8 <_printf_common+0x48>
 8005bda:	f104 0a19 	add.w	sl, r4, #25
 8005bde:	68e3      	ldr	r3, [r4, #12]
 8005be0:	6832      	ldr	r2, [r6, #0]
 8005be2:	1a9b      	subs	r3, r3, r2
 8005be4:	42ab      	cmp	r3, r5
 8005be6:	dc28      	bgt.n	8005c3a <_printf_common+0x9a>
 8005be8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005bec:	1e13      	subs	r3, r2, #0
 8005bee:	6822      	ldr	r2, [r4, #0]
 8005bf0:	bf18      	it	ne
 8005bf2:	2301      	movne	r3, #1
 8005bf4:	0692      	lsls	r2, r2, #26
 8005bf6:	d42d      	bmi.n	8005c54 <_printf_common+0xb4>
 8005bf8:	4649      	mov	r1, r9
 8005bfa:	4638      	mov	r0, r7
 8005bfc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c00:	47c0      	blx	r8
 8005c02:	3001      	adds	r0, #1
 8005c04:	d020      	beq.n	8005c48 <_printf_common+0xa8>
 8005c06:	6823      	ldr	r3, [r4, #0]
 8005c08:	68e5      	ldr	r5, [r4, #12]
 8005c0a:	f003 0306 	and.w	r3, r3, #6
 8005c0e:	2b04      	cmp	r3, #4
 8005c10:	bf18      	it	ne
 8005c12:	2500      	movne	r5, #0
 8005c14:	6832      	ldr	r2, [r6, #0]
 8005c16:	f04f 0600 	mov.w	r6, #0
 8005c1a:	68a3      	ldr	r3, [r4, #8]
 8005c1c:	bf08      	it	eq
 8005c1e:	1aad      	subeq	r5, r5, r2
 8005c20:	6922      	ldr	r2, [r4, #16]
 8005c22:	bf08      	it	eq
 8005c24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	bfc4      	itt	gt
 8005c2c:	1a9b      	subgt	r3, r3, r2
 8005c2e:	18ed      	addgt	r5, r5, r3
 8005c30:	341a      	adds	r4, #26
 8005c32:	42b5      	cmp	r5, r6
 8005c34:	d11a      	bne.n	8005c6c <_printf_common+0xcc>
 8005c36:	2000      	movs	r0, #0
 8005c38:	e008      	b.n	8005c4c <_printf_common+0xac>
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	4652      	mov	r2, sl
 8005c3e:	4649      	mov	r1, r9
 8005c40:	4638      	mov	r0, r7
 8005c42:	47c0      	blx	r8
 8005c44:	3001      	adds	r0, #1
 8005c46:	d103      	bne.n	8005c50 <_printf_common+0xb0>
 8005c48:	f04f 30ff 	mov.w	r0, #4294967295
 8005c4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c50:	3501      	adds	r5, #1
 8005c52:	e7c4      	b.n	8005bde <_printf_common+0x3e>
 8005c54:	2030      	movs	r0, #48	; 0x30
 8005c56:	18e1      	adds	r1, r4, r3
 8005c58:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005c5c:	1c5a      	adds	r2, r3, #1
 8005c5e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005c62:	4422      	add	r2, r4
 8005c64:	3302      	adds	r3, #2
 8005c66:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005c6a:	e7c5      	b.n	8005bf8 <_printf_common+0x58>
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	4622      	mov	r2, r4
 8005c70:	4649      	mov	r1, r9
 8005c72:	4638      	mov	r0, r7
 8005c74:	47c0      	blx	r8
 8005c76:	3001      	adds	r0, #1
 8005c78:	d0e6      	beq.n	8005c48 <_printf_common+0xa8>
 8005c7a:	3601      	adds	r6, #1
 8005c7c:	e7d9      	b.n	8005c32 <_printf_common+0x92>
	...

08005c80 <_printf_i>:
 8005c80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c84:	7e0f      	ldrb	r7, [r1, #24]
 8005c86:	4691      	mov	r9, r2
 8005c88:	2f78      	cmp	r7, #120	; 0x78
 8005c8a:	4680      	mov	r8, r0
 8005c8c:	460c      	mov	r4, r1
 8005c8e:	469a      	mov	sl, r3
 8005c90:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005c92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005c96:	d807      	bhi.n	8005ca8 <_printf_i+0x28>
 8005c98:	2f62      	cmp	r7, #98	; 0x62
 8005c9a:	d80a      	bhi.n	8005cb2 <_printf_i+0x32>
 8005c9c:	2f00      	cmp	r7, #0
 8005c9e:	f000 80d9 	beq.w	8005e54 <_printf_i+0x1d4>
 8005ca2:	2f58      	cmp	r7, #88	; 0x58
 8005ca4:	f000 80a4 	beq.w	8005df0 <_printf_i+0x170>
 8005ca8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005cac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005cb0:	e03a      	b.n	8005d28 <_printf_i+0xa8>
 8005cb2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005cb6:	2b15      	cmp	r3, #21
 8005cb8:	d8f6      	bhi.n	8005ca8 <_printf_i+0x28>
 8005cba:	a101      	add	r1, pc, #4	; (adr r1, 8005cc0 <_printf_i+0x40>)
 8005cbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005cc0:	08005d19 	.word	0x08005d19
 8005cc4:	08005d2d 	.word	0x08005d2d
 8005cc8:	08005ca9 	.word	0x08005ca9
 8005ccc:	08005ca9 	.word	0x08005ca9
 8005cd0:	08005ca9 	.word	0x08005ca9
 8005cd4:	08005ca9 	.word	0x08005ca9
 8005cd8:	08005d2d 	.word	0x08005d2d
 8005cdc:	08005ca9 	.word	0x08005ca9
 8005ce0:	08005ca9 	.word	0x08005ca9
 8005ce4:	08005ca9 	.word	0x08005ca9
 8005ce8:	08005ca9 	.word	0x08005ca9
 8005cec:	08005e3b 	.word	0x08005e3b
 8005cf0:	08005d5d 	.word	0x08005d5d
 8005cf4:	08005e1d 	.word	0x08005e1d
 8005cf8:	08005ca9 	.word	0x08005ca9
 8005cfc:	08005ca9 	.word	0x08005ca9
 8005d00:	08005e5d 	.word	0x08005e5d
 8005d04:	08005ca9 	.word	0x08005ca9
 8005d08:	08005d5d 	.word	0x08005d5d
 8005d0c:	08005ca9 	.word	0x08005ca9
 8005d10:	08005ca9 	.word	0x08005ca9
 8005d14:	08005e25 	.word	0x08005e25
 8005d18:	682b      	ldr	r3, [r5, #0]
 8005d1a:	1d1a      	adds	r2, r3, #4
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	602a      	str	r2, [r5, #0]
 8005d20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d28:	2301      	movs	r3, #1
 8005d2a:	e0a4      	b.n	8005e76 <_printf_i+0x1f6>
 8005d2c:	6820      	ldr	r0, [r4, #0]
 8005d2e:	6829      	ldr	r1, [r5, #0]
 8005d30:	0606      	lsls	r6, r0, #24
 8005d32:	f101 0304 	add.w	r3, r1, #4
 8005d36:	d50a      	bpl.n	8005d4e <_printf_i+0xce>
 8005d38:	680e      	ldr	r6, [r1, #0]
 8005d3a:	602b      	str	r3, [r5, #0]
 8005d3c:	2e00      	cmp	r6, #0
 8005d3e:	da03      	bge.n	8005d48 <_printf_i+0xc8>
 8005d40:	232d      	movs	r3, #45	; 0x2d
 8005d42:	4276      	negs	r6, r6
 8005d44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d48:	230a      	movs	r3, #10
 8005d4a:	485e      	ldr	r0, [pc, #376]	; (8005ec4 <_printf_i+0x244>)
 8005d4c:	e019      	b.n	8005d82 <_printf_i+0x102>
 8005d4e:	680e      	ldr	r6, [r1, #0]
 8005d50:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005d54:	602b      	str	r3, [r5, #0]
 8005d56:	bf18      	it	ne
 8005d58:	b236      	sxthne	r6, r6
 8005d5a:	e7ef      	b.n	8005d3c <_printf_i+0xbc>
 8005d5c:	682b      	ldr	r3, [r5, #0]
 8005d5e:	6820      	ldr	r0, [r4, #0]
 8005d60:	1d19      	adds	r1, r3, #4
 8005d62:	6029      	str	r1, [r5, #0]
 8005d64:	0601      	lsls	r1, r0, #24
 8005d66:	d501      	bpl.n	8005d6c <_printf_i+0xec>
 8005d68:	681e      	ldr	r6, [r3, #0]
 8005d6a:	e002      	b.n	8005d72 <_printf_i+0xf2>
 8005d6c:	0646      	lsls	r6, r0, #25
 8005d6e:	d5fb      	bpl.n	8005d68 <_printf_i+0xe8>
 8005d70:	881e      	ldrh	r6, [r3, #0]
 8005d72:	2f6f      	cmp	r7, #111	; 0x6f
 8005d74:	bf0c      	ite	eq
 8005d76:	2308      	moveq	r3, #8
 8005d78:	230a      	movne	r3, #10
 8005d7a:	4852      	ldr	r0, [pc, #328]	; (8005ec4 <_printf_i+0x244>)
 8005d7c:	2100      	movs	r1, #0
 8005d7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005d82:	6865      	ldr	r5, [r4, #4]
 8005d84:	2d00      	cmp	r5, #0
 8005d86:	bfa8      	it	ge
 8005d88:	6821      	ldrge	r1, [r4, #0]
 8005d8a:	60a5      	str	r5, [r4, #8]
 8005d8c:	bfa4      	itt	ge
 8005d8e:	f021 0104 	bicge.w	r1, r1, #4
 8005d92:	6021      	strge	r1, [r4, #0]
 8005d94:	b90e      	cbnz	r6, 8005d9a <_printf_i+0x11a>
 8005d96:	2d00      	cmp	r5, #0
 8005d98:	d04d      	beq.n	8005e36 <_printf_i+0x1b6>
 8005d9a:	4615      	mov	r5, r2
 8005d9c:	fbb6 f1f3 	udiv	r1, r6, r3
 8005da0:	fb03 6711 	mls	r7, r3, r1, r6
 8005da4:	5dc7      	ldrb	r7, [r0, r7]
 8005da6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005daa:	4637      	mov	r7, r6
 8005dac:	42bb      	cmp	r3, r7
 8005dae:	460e      	mov	r6, r1
 8005db0:	d9f4      	bls.n	8005d9c <_printf_i+0x11c>
 8005db2:	2b08      	cmp	r3, #8
 8005db4:	d10b      	bne.n	8005dce <_printf_i+0x14e>
 8005db6:	6823      	ldr	r3, [r4, #0]
 8005db8:	07de      	lsls	r6, r3, #31
 8005dba:	d508      	bpl.n	8005dce <_printf_i+0x14e>
 8005dbc:	6923      	ldr	r3, [r4, #16]
 8005dbe:	6861      	ldr	r1, [r4, #4]
 8005dc0:	4299      	cmp	r1, r3
 8005dc2:	bfde      	ittt	le
 8005dc4:	2330      	movle	r3, #48	; 0x30
 8005dc6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005dca:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005dce:	1b52      	subs	r2, r2, r5
 8005dd0:	6122      	str	r2, [r4, #16]
 8005dd2:	464b      	mov	r3, r9
 8005dd4:	4621      	mov	r1, r4
 8005dd6:	4640      	mov	r0, r8
 8005dd8:	f8cd a000 	str.w	sl, [sp]
 8005ddc:	aa03      	add	r2, sp, #12
 8005dde:	f7ff fedf 	bl	8005ba0 <_printf_common>
 8005de2:	3001      	adds	r0, #1
 8005de4:	d14c      	bne.n	8005e80 <_printf_i+0x200>
 8005de6:	f04f 30ff 	mov.w	r0, #4294967295
 8005dea:	b004      	add	sp, #16
 8005dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005df0:	4834      	ldr	r0, [pc, #208]	; (8005ec4 <_printf_i+0x244>)
 8005df2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005df6:	6829      	ldr	r1, [r5, #0]
 8005df8:	6823      	ldr	r3, [r4, #0]
 8005dfa:	f851 6b04 	ldr.w	r6, [r1], #4
 8005dfe:	6029      	str	r1, [r5, #0]
 8005e00:	061d      	lsls	r5, r3, #24
 8005e02:	d514      	bpl.n	8005e2e <_printf_i+0x1ae>
 8005e04:	07df      	lsls	r7, r3, #31
 8005e06:	bf44      	itt	mi
 8005e08:	f043 0320 	orrmi.w	r3, r3, #32
 8005e0c:	6023      	strmi	r3, [r4, #0]
 8005e0e:	b91e      	cbnz	r6, 8005e18 <_printf_i+0x198>
 8005e10:	6823      	ldr	r3, [r4, #0]
 8005e12:	f023 0320 	bic.w	r3, r3, #32
 8005e16:	6023      	str	r3, [r4, #0]
 8005e18:	2310      	movs	r3, #16
 8005e1a:	e7af      	b.n	8005d7c <_printf_i+0xfc>
 8005e1c:	6823      	ldr	r3, [r4, #0]
 8005e1e:	f043 0320 	orr.w	r3, r3, #32
 8005e22:	6023      	str	r3, [r4, #0]
 8005e24:	2378      	movs	r3, #120	; 0x78
 8005e26:	4828      	ldr	r0, [pc, #160]	; (8005ec8 <_printf_i+0x248>)
 8005e28:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005e2c:	e7e3      	b.n	8005df6 <_printf_i+0x176>
 8005e2e:	0659      	lsls	r1, r3, #25
 8005e30:	bf48      	it	mi
 8005e32:	b2b6      	uxthmi	r6, r6
 8005e34:	e7e6      	b.n	8005e04 <_printf_i+0x184>
 8005e36:	4615      	mov	r5, r2
 8005e38:	e7bb      	b.n	8005db2 <_printf_i+0x132>
 8005e3a:	682b      	ldr	r3, [r5, #0]
 8005e3c:	6826      	ldr	r6, [r4, #0]
 8005e3e:	1d18      	adds	r0, r3, #4
 8005e40:	6961      	ldr	r1, [r4, #20]
 8005e42:	6028      	str	r0, [r5, #0]
 8005e44:	0635      	lsls	r5, r6, #24
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	d501      	bpl.n	8005e4e <_printf_i+0x1ce>
 8005e4a:	6019      	str	r1, [r3, #0]
 8005e4c:	e002      	b.n	8005e54 <_printf_i+0x1d4>
 8005e4e:	0670      	lsls	r0, r6, #25
 8005e50:	d5fb      	bpl.n	8005e4a <_printf_i+0x1ca>
 8005e52:	8019      	strh	r1, [r3, #0]
 8005e54:	2300      	movs	r3, #0
 8005e56:	4615      	mov	r5, r2
 8005e58:	6123      	str	r3, [r4, #16]
 8005e5a:	e7ba      	b.n	8005dd2 <_printf_i+0x152>
 8005e5c:	682b      	ldr	r3, [r5, #0]
 8005e5e:	2100      	movs	r1, #0
 8005e60:	1d1a      	adds	r2, r3, #4
 8005e62:	602a      	str	r2, [r5, #0]
 8005e64:	681d      	ldr	r5, [r3, #0]
 8005e66:	6862      	ldr	r2, [r4, #4]
 8005e68:	4628      	mov	r0, r5
 8005e6a:	f000 fb23 	bl	80064b4 <memchr>
 8005e6e:	b108      	cbz	r0, 8005e74 <_printf_i+0x1f4>
 8005e70:	1b40      	subs	r0, r0, r5
 8005e72:	6060      	str	r0, [r4, #4]
 8005e74:	6863      	ldr	r3, [r4, #4]
 8005e76:	6123      	str	r3, [r4, #16]
 8005e78:	2300      	movs	r3, #0
 8005e7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e7e:	e7a8      	b.n	8005dd2 <_printf_i+0x152>
 8005e80:	462a      	mov	r2, r5
 8005e82:	4649      	mov	r1, r9
 8005e84:	4640      	mov	r0, r8
 8005e86:	6923      	ldr	r3, [r4, #16]
 8005e88:	47d0      	blx	sl
 8005e8a:	3001      	adds	r0, #1
 8005e8c:	d0ab      	beq.n	8005de6 <_printf_i+0x166>
 8005e8e:	6823      	ldr	r3, [r4, #0]
 8005e90:	079b      	lsls	r3, r3, #30
 8005e92:	d413      	bmi.n	8005ebc <_printf_i+0x23c>
 8005e94:	68e0      	ldr	r0, [r4, #12]
 8005e96:	9b03      	ldr	r3, [sp, #12]
 8005e98:	4298      	cmp	r0, r3
 8005e9a:	bfb8      	it	lt
 8005e9c:	4618      	movlt	r0, r3
 8005e9e:	e7a4      	b.n	8005dea <_printf_i+0x16a>
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	4632      	mov	r2, r6
 8005ea4:	4649      	mov	r1, r9
 8005ea6:	4640      	mov	r0, r8
 8005ea8:	47d0      	blx	sl
 8005eaa:	3001      	adds	r0, #1
 8005eac:	d09b      	beq.n	8005de6 <_printf_i+0x166>
 8005eae:	3501      	adds	r5, #1
 8005eb0:	68e3      	ldr	r3, [r4, #12]
 8005eb2:	9903      	ldr	r1, [sp, #12]
 8005eb4:	1a5b      	subs	r3, r3, r1
 8005eb6:	42ab      	cmp	r3, r5
 8005eb8:	dcf2      	bgt.n	8005ea0 <_printf_i+0x220>
 8005eba:	e7eb      	b.n	8005e94 <_printf_i+0x214>
 8005ebc:	2500      	movs	r5, #0
 8005ebe:	f104 0619 	add.w	r6, r4, #25
 8005ec2:	e7f5      	b.n	8005eb0 <_printf_i+0x230>
 8005ec4:	08006ab1 	.word	0x08006ab1
 8005ec8:	08006ac2 	.word	0x08006ac2

08005ecc <_sbrk_r>:
 8005ecc:	b538      	push	{r3, r4, r5, lr}
 8005ece:	2300      	movs	r3, #0
 8005ed0:	4d05      	ldr	r5, [pc, #20]	; (8005ee8 <_sbrk_r+0x1c>)
 8005ed2:	4604      	mov	r4, r0
 8005ed4:	4608      	mov	r0, r1
 8005ed6:	602b      	str	r3, [r5, #0]
 8005ed8:	f7fc f93c 	bl	8002154 <_sbrk>
 8005edc:	1c43      	adds	r3, r0, #1
 8005ede:	d102      	bne.n	8005ee6 <_sbrk_r+0x1a>
 8005ee0:	682b      	ldr	r3, [r5, #0]
 8005ee2:	b103      	cbz	r3, 8005ee6 <_sbrk_r+0x1a>
 8005ee4:	6023      	str	r3, [r4, #0]
 8005ee6:	bd38      	pop	{r3, r4, r5, pc}
 8005ee8:	2000035c 	.word	0x2000035c

08005eec <__swbuf_r>:
 8005eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eee:	460e      	mov	r6, r1
 8005ef0:	4614      	mov	r4, r2
 8005ef2:	4605      	mov	r5, r0
 8005ef4:	b118      	cbz	r0, 8005efe <__swbuf_r+0x12>
 8005ef6:	6983      	ldr	r3, [r0, #24]
 8005ef8:	b90b      	cbnz	r3, 8005efe <__swbuf_r+0x12>
 8005efa:	f000 f9d5 	bl	80062a8 <__sinit>
 8005efe:	4b21      	ldr	r3, [pc, #132]	; (8005f84 <__swbuf_r+0x98>)
 8005f00:	429c      	cmp	r4, r3
 8005f02:	d12b      	bne.n	8005f5c <__swbuf_r+0x70>
 8005f04:	686c      	ldr	r4, [r5, #4]
 8005f06:	69a3      	ldr	r3, [r4, #24]
 8005f08:	60a3      	str	r3, [r4, #8]
 8005f0a:	89a3      	ldrh	r3, [r4, #12]
 8005f0c:	071a      	lsls	r2, r3, #28
 8005f0e:	d52f      	bpl.n	8005f70 <__swbuf_r+0x84>
 8005f10:	6923      	ldr	r3, [r4, #16]
 8005f12:	b36b      	cbz	r3, 8005f70 <__swbuf_r+0x84>
 8005f14:	6923      	ldr	r3, [r4, #16]
 8005f16:	6820      	ldr	r0, [r4, #0]
 8005f18:	b2f6      	uxtb	r6, r6
 8005f1a:	1ac0      	subs	r0, r0, r3
 8005f1c:	6963      	ldr	r3, [r4, #20]
 8005f1e:	4637      	mov	r7, r6
 8005f20:	4283      	cmp	r3, r0
 8005f22:	dc04      	bgt.n	8005f2e <__swbuf_r+0x42>
 8005f24:	4621      	mov	r1, r4
 8005f26:	4628      	mov	r0, r5
 8005f28:	f000 f92a 	bl	8006180 <_fflush_r>
 8005f2c:	bb30      	cbnz	r0, 8005f7c <__swbuf_r+0x90>
 8005f2e:	68a3      	ldr	r3, [r4, #8]
 8005f30:	3001      	adds	r0, #1
 8005f32:	3b01      	subs	r3, #1
 8005f34:	60a3      	str	r3, [r4, #8]
 8005f36:	6823      	ldr	r3, [r4, #0]
 8005f38:	1c5a      	adds	r2, r3, #1
 8005f3a:	6022      	str	r2, [r4, #0]
 8005f3c:	701e      	strb	r6, [r3, #0]
 8005f3e:	6963      	ldr	r3, [r4, #20]
 8005f40:	4283      	cmp	r3, r0
 8005f42:	d004      	beq.n	8005f4e <__swbuf_r+0x62>
 8005f44:	89a3      	ldrh	r3, [r4, #12]
 8005f46:	07db      	lsls	r3, r3, #31
 8005f48:	d506      	bpl.n	8005f58 <__swbuf_r+0x6c>
 8005f4a:	2e0a      	cmp	r6, #10
 8005f4c:	d104      	bne.n	8005f58 <__swbuf_r+0x6c>
 8005f4e:	4621      	mov	r1, r4
 8005f50:	4628      	mov	r0, r5
 8005f52:	f000 f915 	bl	8006180 <_fflush_r>
 8005f56:	b988      	cbnz	r0, 8005f7c <__swbuf_r+0x90>
 8005f58:	4638      	mov	r0, r7
 8005f5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f5c:	4b0a      	ldr	r3, [pc, #40]	; (8005f88 <__swbuf_r+0x9c>)
 8005f5e:	429c      	cmp	r4, r3
 8005f60:	d101      	bne.n	8005f66 <__swbuf_r+0x7a>
 8005f62:	68ac      	ldr	r4, [r5, #8]
 8005f64:	e7cf      	b.n	8005f06 <__swbuf_r+0x1a>
 8005f66:	4b09      	ldr	r3, [pc, #36]	; (8005f8c <__swbuf_r+0xa0>)
 8005f68:	429c      	cmp	r4, r3
 8005f6a:	bf08      	it	eq
 8005f6c:	68ec      	ldreq	r4, [r5, #12]
 8005f6e:	e7ca      	b.n	8005f06 <__swbuf_r+0x1a>
 8005f70:	4621      	mov	r1, r4
 8005f72:	4628      	mov	r0, r5
 8005f74:	f000 f80c 	bl	8005f90 <__swsetup_r>
 8005f78:	2800      	cmp	r0, #0
 8005f7a:	d0cb      	beq.n	8005f14 <__swbuf_r+0x28>
 8005f7c:	f04f 37ff 	mov.w	r7, #4294967295
 8005f80:	e7ea      	b.n	8005f58 <__swbuf_r+0x6c>
 8005f82:	bf00      	nop
 8005f84:	08006af4 	.word	0x08006af4
 8005f88:	08006b14 	.word	0x08006b14
 8005f8c:	08006ad4 	.word	0x08006ad4

08005f90 <__swsetup_r>:
 8005f90:	4b32      	ldr	r3, [pc, #200]	; (800605c <__swsetup_r+0xcc>)
 8005f92:	b570      	push	{r4, r5, r6, lr}
 8005f94:	681d      	ldr	r5, [r3, #0]
 8005f96:	4606      	mov	r6, r0
 8005f98:	460c      	mov	r4, r1
 8005f9a:	b125      	cbz	r5, 8005fa6 <__swsetup_r+0x16>
 8005f9c:	69ab      	ldr	r3, [r5, #24]
 8005f9e:	b913      	cbnz	r3, 8005fa6 <__swsetup_r+0x16>
 8005fa0:	4628      	mov	r0, r5
 8005fa2:	f000 f981 	bl	80062a8 <__sinit>
 8005fa6:	4b2e      	ldr	r3, [pc, #184]	; (8006060 <__swsetup_r+0xd0>)
 8005fa8:	429c      	cmp	r4, r3
 8005faa:	d10f      	bne.n	8005fcc <__swsetup_r+0x3c>
 8005fac:	686c      	ldr	r4, [r5, #4]
 8005fae:	89a3      	ldrh	r3, [r4, #12]
 8005fb0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005fb4:	0719      	lsls	r1, r3, #28
 8005fb6:	d42c      	bmi.n	8006012 <__swsetup_r+0x82>
 8005fb8:	06dd      	lsls	r5, r3, #27
 8005fba:	d411      	bmi.n	8005fe0 <__swsetup_r+0x50>
 8005fbc:	2309      	movs	r3, #9
 8005fbe:	6033      	str	r3, [r6, #0]
 8005fc0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8005fc8:	81a3      	strh	r3, [r4, #12]
 8005fca:	e03e      	b.n	800604a <__swsetup_r+0xba>
 8005fcc:	4b25      	ldr	r3, [pc, #148]	; (8006064 <__swsetup_r+0xd4>)
 8005fce:	429c      	cmp	r4, r3
 8005fd0:	d101      	bne.n	8005fd6 <__swsetup_r+0x46>
 8005fd2:	68ac      	ldr	r4, [r5, #8]
 8005fd4:	e7eb      	b.n	8005fae <__swsetup_r+0x1e>
 8005fd6:	4b24      	ldr	r3, [pc, #144]	; (8006068 <__swsetup_r+0xd8>)
 8005fd8:	429c      	cmp	r4, r3
 8005fda:	bf08      	it	eq
 8005fdc:	68ec      	ldreq	r4, [r5, #12]
 8005fde:	e7e6      	b.n	8005fae <__swsetup_r+0x1e>
 8005fe0:	0758      	lsls	r0, r3, #29
 8005fe2:	d512      	bpl.n	800600a <__swsetup_r+0x7a>
 8005fe4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005fe6:	b141      	cbz	r1, 8005ffa <__swsetup_r+0x6a>
 8005fe8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005fec:	4299      	cmp	r1, r3
 8005fee:	d002      	beq.n	8005ff6 <__swsetup_r+0x66>
 8005ff0:	4630      	mov	r0, r6
 8005ff2:	f7ff fa45 	bl	8005480 <_free_r>
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	6363      	str	r3, [r4, #52]	; 0x34
 8005ffa:	89a3      	ldrh	r3, [r4, #12]
 8005ffc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006000:	81a3      	strh	r3, [r4, #12]
 8006002:	2300      	movs	r3, #0
 8006004:	6063      	str	r3, [r4, #4]
 8006006:	6923      	ldr	r3, [r4, #16]
 8006008:	6023      	str	r3, [r4, #0]
 800600a:	89a3      	ldrh	r3, [r4, #12]
 800600c:	f043 0308 	orr.w	r3, r3, #8
 8006010:	81a3      	strh	r3, [r4, #12]
 8006012:	6923      	ldr	r3, [r4, #16]
 8006014:	b94b      	cbnz	r3, 800602a <__swsetup_r+0x9a>
 8006016:	89a3      	ldrh	r3, [r4, #12]
 8006018:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800601c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006020:	d003      	beq.n	800602a <__swsetup_r+0x9a>
 8006022:	4621      	mov	r1, r4
 8006024:	4630      	mov	r0, r6
 8006026:	f000 fa05 	bl	8006434 <__smakebuf_r>
 800602a:	89a0      	ldrh	r0, [r4, #12]
 800602c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006030:	f010 0301 	ands.w	r3, r0, #1
 8006034:	d00a      	beq.n	800604c <__swsetup_r+0xbc>
 8006036:	2300      	movs	r3, #0
 8006038:	60a3      	str	r3, [r4, #8]
 800603a:	6963      	ldr	r3, [r4, #20]
 800603c:	425b      	negs	r3, r3
 800603e:	61a3      	str	r3, [r4, #24]
 8006040:	6923      	ldr	r3, [r4, #16]
 8006042:	b943      	cbnz	r3, 8006056 <__swsetup_r+0xc6>
 8006044:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006048:	d1ba      	bne.n	8005fc0 <__swsetup_r+0x30>
 800604a:	bd70      	pop	{r4, r5, r6, pc}
 800604c:	0781      	lsls	r1, r0, #30
 800604e:	bf58      	it	pl
 8006050:	6963      	ldrpl	r3, [r4, #20]
 8006052:	60a3      	str	r3, [r4, #8]
 8006054:	e7f4      	b.n	8006040 <__swsetup_r+0xb0>
 8006056:	2000      	movs	r0, #0
 8006058:	e7f7      	b.n	800604a <__swsetup_r+0xba>
 800605a:	bf00      	nop
 800605c:	200000c8 	.word	0x200000c8
 8006060:	08006af4 	.word	0x08006af4
 8006064:	08006b14 	.word	0x08006b14
 8006068:	08006ad4 	.word	0x08006ad4

0800606c <abort>:
 800606c:	2006      	movs	r0, #6
 800606e:	b508      	push	{r3, lr}
 8006070:	f000 faac 	bl	80065cc <raise>
 8006074:	2001      	movs	r0, #1
 8006076:	f7fb fffa 	bl	800206e <_exit>
	...

0800607c <__sflush_r>:
 800607c:	898a      	ldrh	r2, [r1, #12]
 800607e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006080:	4605      	mov	r5, r0
 8006082:	0710      	lsls	r0, r2, #28
 8006084:	460c      	mov	r4, r1
 8006086:	d457      	bmi.n	8006138 <__sflush_r+0xbc>
 8006088:	684b      	ldr	r3, [r1, #4]
 800608a:	2b00      	cmp	r3, #0
 800608c:	dc04      	bgt.n	8006098 <__sflush_r+0x1c>
 800608e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006090:	2b00      	cmp	r3, #0
 8006092:	dc01      	bgt.n	8006098 <__sflush_r+0x1c>
 8006094:	2000      	movs	r0, #0
 8006096:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006098:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800609a:	2e00      	cmp	r6, #0
 800609c:	d0fa      	beq.n	8006094 <__sflush_r+0x18>
 800609e:	2300      	movs	r3, #0
 80060a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80060a4:	682f      	ldr	r7, [r5, #0]
 80060a6:	602b      	str	r3, [r5, #0]
 80060a8:	d032      	beq.n	8006110 <__sflush_r+0x94>
 80060aa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80060ac:	89a3      	ldrh	r3, [r4, #12]
 80060ae:	075a      	lsls	r2, r3, #29
 80060b0:	d505      	bpl.n	80060be <__sflush_r+0x42>
 80060b2:	6863      	ldr	r3, [r4, #4]
 80060b4:	1ac0      	subs	r0, r0, r3
 80060b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80060b8:	b10b      	cbz	r3, 80060be <__sflush_r+0x42>
 80060ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80060bc:	1ac0      	subs	r0, r0, r3
 80060be:	2300      	movs	r3, #0
 80060c0:	4602      	mov	r2, r0
 80060c2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060c4:	4628      	mov	r0, r5
 80060c6:	6a21      	ldr	r1, [r4, #32]
 80060c8:	47b0      	blx	r6
 80060ca:	1c43      	adds	r3, r0, #1
 80060cc:	89a3      	ldrh	r3, [r4, #12]
 80060ce:	d106      	bne.n	80060de <__sflush_r+0x62>
 80060d0:	6829      	ldr	r1, [r5, #0]
 80060d2:	291d      	cmp	r1, #29
 80060d4:	d82c      	bhi.n	8006130 <__sflush_r+0xb4>
 80060d6:	4a29      	ldr	r2, [pc, #164]	; (800617c <__sflush_r+0x100>)
 80060d8:	40ca      	lsrs	r2, r1
 80060da:	07d6      	lsls	r6, r2, #31
 80060dc:	d528      	bpl.n	8006130 <__sflush_r+0xb4>
 80060de:	2200      	movs	r2, #0
 80060e0:	6062      	str	r2, [r4, #4]
 80060e2:	6922      	ldr	r2, [r4, #16]
 80060e4:	04d9      	lsls	r1, r3, #19
 80060e6:	6022      	str	r2, [r4, #0]
 80060e8:	d504      	bpl.n	80060f4 <__sflush_r+0x78>
 80060ea:	1c42      	adds	r2, r0, #1
 80060ec:	d101      	bne.n	80060f2 <__sflush_r+0x76>
 80060ee:	682b      	ldr	r3, [r5, #0]
 80060f0:	b903      	cbnz	r3, 80060f4 <__sflush_r+0x78>
 80060f2:	6560      	str	r0, [r4, #84]	; 0x54
 80060f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80060f6:	602f      	str	r7, [r5, #0]
 80060f8:	2900      	cmp	r1, #0
 80060fa:	d0cb      	beq.n	8006094 <__sflush_r+0x18>
 80060fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006100:	4299      	cmp	r1, r3
 8006102:	d002      	beq.n	800610a <__sflush_r+0x8e>
 8006104:	4628      	mov	r0, r5
 8006106:	f7ff f9bb 	bl	8005480 <_free_r>
 800610a:	2000      	movs	r0, #0
 800610c:	6360      	str	r0, [r4, #52]	; 0x34
 800610e:	e7c2      	b.n	8006096 <__sflush_r+0x1a>
 8006110:	6a21      	ldr	r1, [r4, #32]
 8006112:	2301      	movs	r3, #1
 8006114:	4628      	mov	r0, r5
 8006116:	47b0      	blx	r6
 8006118:	1c41      	adds	r1, r0, #1
 800611a:	d1c7      	bne.n	80060ac <__sflush_r+0x30>
 800611c:	682b      	ldr	r3, [r5, #0]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d0c4      	beq.n	80060ac <__sflush_r+0x30>
 8006122:	2b1d      	cmp	r3, #29
 8006124:	d001      	beq.n	800612a <__sflush_r+0xae>
 8006126:	2b16      	cmp	r3, #22
 8006128:	d101      	bne.n	800612e <__sflush_r+0xb2>
 800612a:	602f      	str	r7, [r5, #0]
 800612c:	e7b2      	b.n	8006094 <__sflush_r+0x18>
 800612e:	89a3      	ldrh	r3, [r4, #12]
 8006130:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006134:	81a3      	strh	r3, [r4, #12]
 8006136:	e7ae      	b.n	8006096 <__sflush_r+0x1a>
 8006138:	690f      	ldr	r7, [r1, #16]
 800613a:	2f00      	cmp	r7, #0
 800613c:	d0aa      	beq.n	8006094 <__sflush_r+0x18>
 800613e:	0793      	lsls	r3, r2, #30
 8006140:	bf18      	it	ne
 8006142:	2300      	movne	r3, #0
 8006144:	680e      	ldr	r6, [r1, #0]
 8006146:	bf08      	it	eq
 8006148:	694b      	ldreq	r3, [r1, #20]
 800614a:	1bf6      	subs	r6, r6, r7
 800614c:	600f      	str	r7, [r1, #0]
 800614e:	608b      	str	r3, [r1, #8]
 8006150:	2e00      	cmp	r6, #0
 8006152:	dd9f      	ble.n	8006094 <__sflush_r+0x18>
 8006154:	4633      	mov	r3, r6
 8006156:	463a      	mov	r2, r7
 8006158:	4628      	mov	r0, r5
 800615a:	6a21      	ldr	r1, [r4, #32]
 800615c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006160:	47e0      	blx	ip
 8006162:	2800      	cmp	r0, #0
 8006164:	dc06      	bgt.n	8006174 <__sflush_r+0xf8>
 8006166:	89a3      	ldrh	r3, [r4, #12]
 8006168:	f04f 30ff 	mov.w	r0, #4294967295
 800616c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006170:	81a3      	strh	r3, [r4, #12]
 8006172:	e790      	b.n	8006096 <__sflush_r+0x1a>
 8006174:	4407      	add	r7, r0
 8006176:	1a36      	subs	r6, r6, r0
 8006178:	e7ea      	b.n	8006150 <__sflush_r+0xd4>
 800617a:	bf00      	nop
 800617c:	20400001 	.word	0x20400001

08006180 <_fflush_r>:
 8006180:	b538      	push	{r3, r4, r5, lr}
 8006182:	690b      	ldr	r3, [r1, #16]
 8006184:	4605      	mov	r5, r0
 8006186:	460c      	mov	r4, r1
 8006188:	b913      	cbnz	r3, 8006190 <_fflush_r+0x10>
 800618a:	2500      	movs	r5, #0
 800618c:	4628      	mov	r0, r5
 800618e:	bd38      	pop	{r3, r4, r5, pc}
 8006190:	b118      	cbz	r0, 800619a <_fflush_r+0x1a>
 8006192:	6983      	ldr	r3, [r0, #24]
 8006194:	b90b      	cbnz	r3, 800619a <_fflush_r+0x1a>
 8006196:	f000 f887 	bl	80062a8 <__sinit>
 800619a:	4b14      	ldr	r3, [pc, #80]	; (80061ec <_fflush_r+0x6c>)
 800619c:	429c      	cmp	r4, r3
 800619e:	d11b      	bne.n	80061d8 <_fflush_r+0x58>
 80061a0:	686c      	ldr	r4, [r5, #4]
 80061a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d0ef      	beq.n	800618a <_fflush_r+0xa>
 80061aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80061ac:	07d0      	lsls	r0, r2, #31
 80061ae:	d404      	bmi.n	80061ba <_fflush_r+0x3a>
 80061b0:	0599      	lsls	r1, r3, #22
 80061b2:	d402      	bmi.n	80061ba <_fflush_r+0x3a>
 80061b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80061b6:	f000 f915 	bl	80063e4 <__retarget_lock_acquire_recursive>
 80061ba:	4628      	mov	r0, r5
 80061bc:	4621      	mov	r1, r4
 80061be:	f7ff ff5d 	bl	800607c <__sflush_r>
 80061c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80061c4:	4605      	mov	r5, r0
 80061c6:	07da      	lsls	r2, r3, #31
 80061c8:	d4e0      	bmi.n	800618c <_fflush_r+0xc>
 80061ca:	89a3      	ldrh	r3, [r4, #12]
 80061cc:	059b      	lsls	r3, r3, #22
 80061ce:	d4dd      	bmi.n	800618c <_fflush_r+0xc>
 80061d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80061d2:	f000 f908 	bl	80063e6 <__retarget_lock_release_recursive>
 80061d6:	e7d9      	b.n	800618c <_fflush_r+0xc>
 80061d8:	4b05      	ldr	r3, [pc, #20]	; (80061f0 <_fflush_r+0x70>)
 80061da:	429c      	cmp	r4, r3
 80061dc:	d101      	bne.n	80061e2 <_fflush_r+0x62>
 80061de:	68ac      	ldr	r4, [r5, #8]
 80061e0:	e7df      	b.n	80061a2 <_fflush_r+0x22>
 80061e2:	4b04      	ldr	r3, [pc, #16]	; (80061f4 <_fflush_r+0x74>)
 80061e4:	429c      	cmp	r4, r3
 80061e6:	bf08      	it	eq
 80061e8:	68ec      	ldreq	r4, [r5, #12]
 80061ea:	e7da      	b.n	80061a2 <_fflush_r+0x22>
 80061ec:	08006af4 	.word	0x08006af4
 80061f0:	08006b14 	.word	0x08006b14
 80061f4:	08006ad4 	.word	0x08006ad4

080061f8 <std>:
 80061f8:	2300      	movs	r3, #0
 80061fa:	b510      	push	{r4, lr}
 80061fc:	4604      	mov	r4, r0
 80061fe:	e9c0 3300 	strd	r3, r3, [r0]
 8006202:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006206:	6083      	str	r3, [r0, #8]
 8006208:	8181      	strh	r1, [r0, #12]
 800620a:	6643      	str	r3, [r0, #100]	; 0x64
 800620c:	81c2      	strh	r2, [r0, #14]
 800620e:	6183      	str	r3, [r0, #24]
 8006210:	4619      	mov	r1, r3
 8006212:	2208      	movs	r2, #8
 8006214:	305c      	adds	r0, #92	; 0x5c
 8006216:	f7ff f861 	bl	80052dc <memset>
 800621a:	4b05      	ldr	r3, [pc, #20]	; (8006230 <std+0x38>)
 800621c:	6224      	str	r4, [r4, #32]
 800621e:	6263      	str	r3, [r4, #36]	; 0x24
 8006220:	4b04      	ldr	r3, [pc, #16]	; (8006234 <std+0x3c>)
 8006222:	62a3      	str	r3, [r4, #40]	; 0x28
 8006224:	4b04      	ldr	r3, [pc, #16]	; (8006238 <std+0x40>)
 8006226:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006228:	4b04      	ldr	r3, [pc, #16]	; (800623c <std+0x44>)
 800622a:	6323      	str	r3, [r4, #48]	; 0x30
 800622c:	bd10      	pop	{r4, pc}
 800622e:	bf00      	nop
 8006230:	08006605 	.word	0x08006605
 8006234:	08006627 	.word	0x08006627
 8006238:	0800665f 	.word	0x0800665f
 800623c:	08006683 	.word	0x08006683

08006240 <_cleanup_r>:
 8006240:	4901      	ldr	r1, [pc, #4]	; (8006248 <_cleanup_r+0x8>)
 8006242:	f000 b8af 	b.w	80063a4 <_fwalk_reent>
 8006246:	bf00      	nop
 8006248:	08006181 	.word	0x08006181

0800624c <__sfmoreglue>:
 800624c:	2268      	movs	r2, #104	; 0x68
 800624e:	b570      	push	{r4, r5, r6, lr}
 8006250:	1e4d      	subs	r5, r1, #1
 8006252:	4355      	muls	r5, r2
 8006254:	460e      	mov	r6, r1
 8006256:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800625a:	f7ff f979 	bl	8005550 <_malloc_r>
 800625e:	4604      	mov	r4, r0
 8006260:	b140      	cbz	r0, 8006274 <__sfmoreglue+0x28>
 8006262:	2100      	movs	r1, #0
 8006264:	e9c0 1600 	strd	r1, r6, [r0]
 8006268:	300c      	adds	r0, #12
 800626a:	60a0      	str	r0, [r4, #8]
 800626c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006270:	f7ff f834 	bl	80052dc <memset>
 8006274:	4620      	mov	r0, r4
 8006276:	bd70      	pop	{r4, r5, r6, pc}

08006278 <__sfp_lock_acquire>:
 8006278:	4801      	ldr	r0, [pc, #4]	; (8006280 <__sfp_lock_acquire+0x8>)
 800627a:	f000 b8b3 	b.w	80063e4 <__retarget_lock_acquire_recursive>
 800627e:	bf00      	nop
 8006280:	20000359 	.word	0x20000359

08006284 <__sfp_lock_release>:
 8006284:	4801      	ldr	r0, [pc, #4]	; (800628c <__sfp_lock_release+0x8>)
 8006286:	f000 b8ae 	b.w	80063e6 <__retarget_lock_release_recursive>
 800628a:	bf00      	nop
 800628c:	20000359 	.word	0x20000359

08006290 <__sinit_lock_acquire>:
 8006290:	4801      	ldr	r0, [pc, #4]	; (8006298 <__sinit_lock_acquire+0x8>)
 8006292:	f000 b8a7 	b.w	80063e4 <__retarget_lock_acquire_recursive>
 8006296:	bf00      	nop
 8006298:	2000035a 	.word	0x2000035a

0800629c <__sinit_lock_release>:
 800629c:	4801      	ldr	r0, [pc, #4]	; (80062a4 <__sinit_lock_release+0x8>)
 800629e:	f000 b8a2 	b.w	80063e6 <__retarget_lock_release_recursive>
 80062a2:	bf00      	nop
 80062a4:	2000035a 	.word	0x2000035a

080062a8 <__sinit>:
 80062a8:	b510      	push	{r4, lr}
 80062aa:	4604      	mov	r4, r0
 80062ac:	f7ff fff0 	bl	8006290 <__sinit_lock_acquire>
 80062b0:	69a3      	ldr	r3, [r4, #24]
 80062b2:	b11b      	cbz	r3, 80062bc <__sinit+0x14>
 80062b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062b8:	f7ff bff0 	b.w	800629c <__sinit_lock_release>
 80062bc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80062c0:	6523      	str	r3, [r4, #80]	; 0x50
 80062c2:	4b13      	ldr	r3, [pc, #76]	; (8006310 <__sinit+0x68>)
 80062c4:	4a13      	ldr	r2, [pc, #76]	; (8006314 <__sinit+0x6c>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	62a2      	str	r2, [r4, #40]	; 0x28
 80062ca:	42a3      	cmp	r3, r4
 80062cc:	bf08      	it	eq
 80062ce:	2301      	moveq	r3, #1
 80062d0:	4620      	mov	r0, r4
 80062d2:	bf08      	it	eq
 80062d4:	61a3      	streq	r3, [r4, #24]
 80062d6:	f000 f81f 	bl	8006318 <__sfp>
 80062da:	6060      	str	r0, [r4, #4]
 80062dc:	4620      	mov	r0, r4
 80062de:	f000 f81b 	bl	8006318 <__sfp>
 80062e2:	60a0      	str	r0, [r4, #8]
 80062e4:	4620      	mov	r0, r4
 80062e6:	f000 f817 	bl	8006318 <__sfp>
 80062ea:	2200      	movs	r2, #0
 80062ec:	2104      	movs	r1, #4
 80062ee:	60e0      	str	r0, [r4, #12]
 80062f0:	6860      	ldr	r0, [r4, #4]
 80062f2:	f7ff ff81 	bl	80061f8 <std>
 80062f6:	2201      	movs	r2, #1
 80062f8:	2109      	movs	r1, #9
 80062fa:	68a0      	ldr	r0, [r4, #8]
 80062fc:	f7ff ff7c 	bl	80061f8 <std>
 8006300:	2202      	movs	r2, #2
 8006302:	2112      	movs	r1, #18
 8006304:	68e0      	ldr	r0, [r4, #12]
 8006306:	f7ff ff77 	bl	80061f8 <std>
 800630a:	2301      	movs	r3, #1
 800630c:	61a3      	str	r3, [r4, #24]
 800630e:	e7d1      	b.n	80062b4 <__sinit+0xc>
 8006310:	080069ec 	.word	0x080069ec
 8006314:	08006241 	.word	0x08006241

08006318 <__sfp>:
 8006318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800631a:	4607      	mov	r7, r0
 800631c:	f7ff ffac 	bl	8006278 <__sfp_lock_acquire>
 8006320:	4b1e      	ldr	r3, [pc, #120]	; (800639c <__sfp+0x84>)
 8006322:	681e      	ldr	r6, [r3, #0]
 8006324:	69b3      	ldr	r3, [r6, #24]
 8006326:	b913      	cbnz	r3, 800632e <__sfp+0x16>
 8006328:	4630      	mov	r0, r6
 800632a:	f7ff ffbd 	bl	80062a8 <__sinit>
 800632e:	3648      	adds	r6, #72	; 0x48
 8006330:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006334:	3b01      	subs	r3, #1
 8006336:	d503      	bpl.n	8006340 <__sfp+0x28>
 8006338:	6833      	ldr	r3, [r6, #0]
 800633a:	b30b      	cbz	r3, 8006380 <__sfp+0x68>
 800633c:	6836      	ldr	r6, [r6, #0]
 800633e:	e7f7      	b.n	8006330 <__sfp+0x18>
 8006340:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006344:	b9d5      	cbnz	r5, 800637c <__sfp+0x64>
 8006346:	4b16      	ldr	r3, [pc, #88]	; (80063a0 <__sfp+0x88>)
 8006348:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800634c:	60e3      	str	r3, [r4, #12]
 800634e:	6665      	str	r5, [r4, #100]	; 0x64
 8006350:	f000 f847 	bl	80063e2 <__retarget_lock_init_recursive>
 8006354:	f7ff ff96 	bl	8006284 <__sfp_lock_release>
 8006358:	2208      	movs	r2, #8
 800635a:	4629      	mov	r1, r5
 800635c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006360:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006364:	6025      	str	r5, [r4, #0]
 8006366:	61a5      	str	r5, [r4, #24]
 8006368:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800636c:	f7fe ffb6 	bl	80052dc <memset>
 8006370:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006374:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006378:	4620      	mov	r0, r4
 800637a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800637c:	3468      	adds	r4, #104	; 0x68
 800637e:	e7d9      	b.n	8006334 <__sfp+0x1c>
 8006380:	2104      	movs	r1, #4
 8006382:	4638      	mov	r0, r7
 8006384:	f7ff ff62 	bl	800624c <__sfmoreglue>
 8006388:	4604      	mov	r4, r0
 800638a:	6030      	str	r0, [r6, #0]
 800638c:	2800      	cmp	r0, #0
 800638e:	d1d5      	bne.n	800633c <__sfp+0x24>
 8006390:	f7ff ff78 	bl	8006284 <__sfp_lock_release>
 8006394:	230c      	movs	r3, #12
 8006396:	603b      	str	r3, [r7, #0]
 8006398:	e7ee      	b.n	8006378 <__sfp+0x60>
 800639a:	bf00      	nop
 800639c:	080069ec 	.word	0x080069ec
 80063a0:	ffff0001 	.word	0xffff0001

080063a4 <_fwalk_reent>:
 80063a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063a8:	4606      	mov	r6, r0
 80063aa:	4688      	mov	r8, r1
 80063ac:	2700      	movs	r7, #0
 80063ae:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80063b2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80063b6:	f1b9 0901 	subs.w	r9, r9, #1
 80063ba:	d505      	bpl.n	80063c8 <_fwalk_reent+0x24>
 80063bc:	6824      	ldr	r4, [r4, #0]
 80063be:	2c00      	cmp	r4, #0
 80063c0:	d1f7      	bne.n	80063b2 <_fwalk_reent+0xe>
 80063c2:	4638      	mov	r0, r7
 80063c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063c8:	89ab      	ldrh	r3, [r5, #12]
 80063ca:	2b01      	cmp	r3, #1
 80063cc:	d907      	bls.n	80063de <_fwalk_reent+0x3a>
 80063ce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80063d2:	3301      	adds	r3, #1
 80063d4:	d003      	beq.n	80063de <_fwalk_reent+0x3a>
 80063d6:	4629      	mov	r1, r5
 80063d8:	4630      	mov	r0, r6
 80063da:	47c0      	blx	r8
 80063dc:	4307      	orrs	r7, r0
 80063de:	3568      	adds	r5, #104	; 0x68
 80063e0:	e7e9      	b.n	80063b6 <_fwalk_reent+0x12>

080063e2 <__retarget_lock_init_recursive>:
 80063e2:	4770      	bx	lr

080063e4 <__retarget_lock_acquire_recursive>:
 80063e4:	4770      	bx	lr

080063e6 <__retarget_lock_release_recursive>:
 80063e6:	4770      	bx	lr

080063e8 <__swhatbuf_r>:
 80063e8:	b570      	push	{r4, r5, r6, lr}
 80063ea:	460e      	mov	r6, r1
 80063ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063f0:	4614      	mov	r4, r2
 80063f2:	2900      	cmp	r1, #0
 80063f4:	461d      	mov	r5, r3
 80063f6:	b096      	sub	sp, #88	; 0x58
 80063f8:	da08      	bge.n	800640c <__swhatbuf_r+0x24>
 80063fa:	2200      	movs	r2, #0
 80063fc:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006400:	602a      	str	r2, [r5, #0]
 8006402:	061a      	lsls	r2, r3, #24
 8006404:	d410      	bmi.n	8006428 <__swhatbuf_r+0x40>
 8006406:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800640a:	e00e      	b.n	800642a <__swhatbuf_r+0x42>
 800640c:	466a      	mov	r2, sp
 800640e:	f000 f95f 	bl	80066d0 <_fstat_r>
 8006412:	2800      	cmp	r0, #0
 8006414:	dbf1      	blt.n	80063fa <__swhatbuf_r+0x12>
 8006416:	9a01      	ldr	r2, [sp, #4]
 8006418:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800641c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006420:	425a      	negs	r2, r3
 8006422:	415a      	adcs	r2, r3
 8006424:	602a      	str	r2, [r5, #0]
 8006426:	e7ee      	b.n	8006406 <__swhatbuf_r+0x1e>
 8006428:	2340      	movs	r3, #64	; 0x40
 800642a:	2000      	movs	r0, #0
 800642c:	6023      	str	r3, [r4, #0]
 800642e:	b016      	add	sp, #88	; 0x58
 8006430:	bd70      	pop	{r4, r5, r6, pc}
	...

08006434 <__smakebuf_r>:
 8006434:	898b      	ldrh	r3, [r1, #12]
 8006436:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006438:	079d      	lsls	r5, r3, #30
 800643a:	4606      	mov	r6, r0
 800643c:	460c      	mov	r4, r1
 800643e:	d507      	bpl.n	8006450 <__smakebuf_r+0x1c>
 8006440:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006444:	6023      	str	r3, [r4, #0]
 8006446:	6123      	str	r3, [r4, #16]
 8006448:	2301      	movs	r3, #1
 800644a:	6163      	str	r3, [r4, #20]
 800644c:	b002      	add	sp, #8
 800644e:	bd70      	pop	{r4, r5, r6, pc}
 8006450:	466a      	mov	r2, sp
 8006452:	ab01      	add	r3, sp, #4
 8006454:	f7ff ffc8 	bl	80063e8 <__swhatbuf_r>
 8006458:	9900      	ldr	r1, [sp, #0]
 800645a:	4605      	mov	r5, r0
 800645c:	4630      	mov	r0, r6
 800645e:	f7ff f877 	bl	8005550 <_malloc_r>
 8006462:	b948      	cbnz	r0, 8006478 <__smakebuf_r+0x44>
 8006464:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006468:	059a      	lsls	r2, r3, #22
 800646a:	d4ef      	bmi.n	800644c <__smakebuf_r+0x18>
 800646c:	f023 0303 	bic.w	r3, r3, #3
 8006470:	f043 0302 	orr.w	r3, r3, #2
 8006474:	81a3      	strh	r3, [r4, #12]
 8006476:	e7e3      	b.n	8006440 <__smakebuf_r+0xc>
 8006478:	4b0d      	ldr	r3, [pc, #52]	; (80064b0 <__smakebuf_r+0x7c>)
 800647a:	62b3      	str	r3, [r6, #40]	; 0x28
 800647c:	89a3      	ldrh	r3, [r4, #12]
 800647e:	6020      	str	r0, [r4, #0]
 8006480:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006484:	81a3      	strh	r3, [r4, #12]
 8006486:	9b00      	ldr	r3, [sp, #0]
 8006488:	6120      	str	r0, [r4, #16]
 800648a:	6163      	str	r3, [r4, #20]
 800648c:	9b01      	ldr	r3, [sp, #4]
 800648e:	b15b      	cbz	r3, 80064a8 <__smakebuf_r+0x74>
 8006490:	4630      	mov	r0, r6
 8006492:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006496:	f000 f92d 	bl	80066f4 <_isatty_r>
 800649a:	b128      	cbz	r0, 80064a8 <__smakebuf_r+0x74>
 800649c:	89a3      	ldrh	r3, [r4, #12]
 800649e:	f023 0303 	bic.w	r3, r3, #3
 80064a2:	f043 0301 	orr.w	r3, r3, #1
 80064a6:	81a3      	strh	r3, [r4, #12]
 80064a8:	89a0      	ldrh	r0, [r4, #12]
 80064aa:	4305      	orrs	r5, r0
 80064ac:	81a5      	strh	r5, [r4, #12]
 80064ae:	e7cd      	b.n	800644c <__smakebuf_r+0x18>
 80064b0:	08006241 	.word	0x08006241

080064b4 <memchr>:
 80064b4:	4603      	mov	r3, r0
 80064b6:	b510      	push	{r4, lr}
 80064b8:	b2c9      	uxtb	r1, r1
 80064ba:	4402      	add	r2, r0
 80064bc:	4293      	cmp	r3, r2
 80064be:	4618      	mov	r0, r3
 80064c0:	d101      	bne.n	80064c6 <memchr+0x12>
 80064c2:	2000      	movs	r0, #0
 80064c4:	e003      	b.n	80064ce <memchr+0x1a>
 80064c6:	7804      	ldrb	r4, [r0, #0]
 80064c8:	3301      	adds	r3, #1
 80064ca:	428c      	cmp	r4, r1
 80064cc:	d1f6      	bne.n	80064bc <memchr+0x8>
 80064ce:	bd10      	pop	{r4, pc}

080064d0 <memmove>:
 80064d0:	4288      	cmp	r0, r1
 80064d2:	b510      	push	{r4, lr}
 80064d4:	eb01 0402 	add.w	r4, r1, r2
 80064d8:	d902      	bls.n	80064e0 <memmove+0x10>
 80064da:	4284      	cmp	r4, r0
 80064dc:	4623      	mov	r3, r4
 80064de:	d807      	bhi.n	80064f0 <memmove+0x20>
 80064e0:	1e43      	subs	r3, r0, #1
 80064e2:	42a1      	cmp	r1, r4
 80064e4:	d008      	beq.n	80064f8 <memmove+0x28>
 80064e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80064ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80064ee:	e7f8      	b.n	80064e2 <memmove+0x12>
 80064f0:	4601      	mov	r1, r0
 80064f2:	4402      	add	r2, r0
 80064f4:	428a      	cmp	r2, r1
 80064f6:	d100      	bne.n	80064fa <memmove+0x2a>
 80064f8:	bd10      	pop	{r4, pc}
 80064fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80064fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006502:	e7f7      	b.n	80064f4 <memmove+0x24>

08006504 <__malloc_lock>:
 8006504:	4801      	ldr	r0, [pc, #4]	; (800650c <__malloc_lock+0x8>)
 8006506:	f7ff bf6d 	b.w	80063e4 <__retarget_lock_acquire_recursive>
 800650a:	bf00      	nop
 800650c:	20000358 	.word	0x20000358

08006510 <__malloc_unlock>:
 8006510:	4801      	ldr	r0, [pc, #4]	; (8006518 <__malloc_unlock+0x8>)
 8006512:	f7ff bf68 	b.w	80063e6 <__retarget_lock_release_recursive>
 8006516:	bf00      	nop
 8006518:	20000358 	.word	0x20000358

0800651c <_realloc_r>:
 800651c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006520:	4680      	mov	r8, r0
 8006522:	4614      	mov	r4, r2
 8006524:	460e      	mov	r6, r1
 8006526:	b921      	cbnz	r1, 8006532 <_realloc_r+0x16>
 8006528:	4611      	mov	r1, r2
 800652a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800652e:	f7ff b80f 	b.w	8005550 <_malloc_r>
 8006532:	b92a      	cbnz	r2, 8006540 <_realloc_r+0x24>
 8006534:	f7fe ffa4 	bl	8005480 <_free_r>
 8006538:	4625      	mov	r5, r4
 800653a:	4628      	mov	r0, r5
 800653c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006540:	f000 f8fa 	bl	8006738 <_malloc_usable_size_r>
 8006544:	4284      	cmp	r4, r0
 8006546:	4607      	mov	r7, r0
 8006548:	d802      	bhi.n	8006550 <_realloc_r+0x34>
 800654a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800654e:	d812      	bhi.n	8006576 <_realloc_r+0x5a>
 8006550:	4621      	mov	r1, r4
 8006552:	4640      	mov	r0, r8
 8006554:	f7fe fffc 	bl	8005550 <_malloc_r>
 8006558:	4605      	mov	r5, r0
 800655a:	2800      	cmp	r0, #0
 800655c:	d0ed      	beq.n	800653a <_realloc_r+0x1e>
 800655e:	42bc      	cmp	r4, r7
 8006560:	4622      	mov	r2, r4
 8006562:	4631      	mov	r1, r6
 8006564:	bf28      	it	cs
 8006566:	463a      	movcs	r2, r7
 8006568:	f7fe feaa 	bl	80052c0 <memcpy>
 800656c:	4631      	mov	r1, r6
 800656e:	4640      	mov	r0, r8
 8006570:	f7fe ff86 	bl	8005480 <_free_r>
 8006574:	e7e1      	b.n	800653a <_realloc_r+0x1e>
 8006576:	4635      	mov	r5, r6
 8006578:	e7df      	b.n	800653a <_realloc_r+0x1e>

0800657a <_raise_r>:
 800657a:	291f      	cmp	r1, #31
 800657c:	b538      	push	{r3, r4, r5, lr}
 800657e:	4604      	mov	r4, r0
 8006580:	460d      	mov	r5, r1
 8006582:	d904      	bls.n	800658e <_raise_r+0x14>
 8006584:	2316      	movs	r3, #22
 8006586:	6003      	str	r3, [r0, #0]
 8006588:	f04f 30ff 	mov.w	r0, #4294967295
 800658c:	bd38      	pop	{r3, r4, r5, pc}
 800658e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006590:	b112      	cbz	r2, 8006598 <_raise_r+0x1e>
 8006592:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006596:	b94b      	cbnz	r3, 80065ac <_raise_r+0x32>
 8006598:	4620      	mov	r0, r4
 800659a:	f000 f831 	bl	8006600 <_getpid_r>
 800659e:	462a      	mov	r2, r5
 80065a0:	4601      	mov	r1, r0
 80065a2:	4620      	mov	r0, r4
 80065a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80065a8:	f000 b818 	b.w	80065dc <_kill_r>
 80065ac:	2b01      	cmp	r3, #1
 80065ae:	d00a      	beq.n	80065c6 <_raise_r+0x4c>
 80065b0:	1c59      	adds	r1, r3, #1
 80065b2:	d103      	bne.n	80065bc <_raise_r+0x42>
 80065b4:	2316      	movs	r3, #22
 80065b6:	6003      	str	r3, [r0, #0]
 80065b8:	2001      	movs	r0, #1
 80065ba:	e7e7      	b.n	800658c <_raise_r+0x12>
 80065bc:	2400      	movs	r4, #0
 80065be:	4628      	mov	r0, r5
 80065c0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80065c4:	4798      	blx	r3
 80065c6:	2000      	movs	r0, #0
 80065c8:	e7e0      	b.n	800658c <_raise_r+0x12>
	...

080065cc <raise>:
 80065cc:	4b02      	ldr	r3, [pc, #8]	; (80065d8 <raise+0xc>)
 80065ce:	4601      	mov	r1, r0
 80065d0:	6818      	ldr	r0, [r3, #0]
 80065d2:	f7ff bfd2 	b.w	800657a <_raise_r>
 80065d6:	bf00      	nop
 80065d8:	200000c8 	.word	0x200000c8

080065dc <_kill_r>:
 80065dc:	b538      	push	{r3, r4, r5, lr}
 80065de:	2300      	movs	r3, #0
 80065e0:	4d06      	ldr	r5, [pc, #24]	; (80065fc <_kill_r+0x20>)
 80065e2:	4604      	mov	r4, r0
 80065e4:	4608      	mov	r0, r1
 80065e6:	4611      	mov	r1, r2
 80065e8:	602b      	str	r3, [r5, #0]
 80065ea:	f7fb fd30 	bl	800204e <_kill>
 80065ee:	1c43      	adds	r3, r0, #1
 80065f0:	d102      	bne.n	80065f8 <_kill_r+0x1c>
 80065f2:	682b      	ldr	r3, [r5, #0]
 80065f4:	b103      	cbz	r3, 80065f8 <_kill_r+0x1c>
 80065f6:	6023      	str	r3, [r4, #0]
 80065f8:	bd38      	pop	{r3, r4, r5, pc}
 80065fa:	bf00      	nop
 80065fc:	2000035c 	.word	0x2000035c

08006600 <_getpid_r>:
 8006600:	f7fb bd1e 	b.w	8002040 <_getpid>

08006604 <__sread>:
 8006604:	b510      	push	{r4, lr}
 8006606:	460c      	mov	r4, r1
 8006608:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800660c:	f000 f89c 	bl	8006748 <_read_r>
 8006610:	2800      	cmp	r0, #0
 8006612:	bfab      	itete	ge
 8006614:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006616:	89a3      	ldrhlt	r3, [r4, #12]
 8006618:	181b      	addge	r3, r3, r0
 800661a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800661e:	bfac      	ite	ge
 8006620:	6563      	strge	r3, [r4, #84]	; 0x54
 8006622:	81a3      	strhlt	r3, [r4, #12]
 8006624:	bd10      	pop	{r4, pc}

08006626 <__swrite>:
 8006626:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800662a:	461f      	mov	r7, r3
 800662c:	898b      	ldrh	r3, [r1, #12]
 800662e:	4605      	mov	r5, r0
 8006630:	05db      	lsls	r3, r3, #23
 8006632:	460c      	mov	r4, r1
 8006634:	4616      	mov	r6, r2
 8006636:	d505      	bpl.n	8006644 <__swrite+0x1e>
 8006638:	2302      	movs	r3, #2
 800663a:	2200      	movs	r2, #0
 800663c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006640:	f000 f868 	bl	8006714 <_lseek_r>
 8006644:	89a3      	ldrh	r3, [r4, #12]
 8006646:	4632      	mov	r2, r6
 8006648:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800664c:	81a3      	strh	r3, [r4, #12]
 800664e:	4628      	mov	r0, r5
 8006650:	463b      	mov	r3, r7
 8006652:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006656:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800665a:	f000 b817 	b.w	800668c <_write_r>

0800665e <__sseek>:
 800665e:	b510      	push	{r4, lr}
 8006660:	460c      	mov	r4, r1
 8006662:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006666:	f000 f855 	bl	8006714 <_lseek_r>
 800666a:	1c43      	adds	r3, r0, #1
 800666c:	89a3      	ldrh	r3, [r4, #12]
 800666e:	bf15      	itete	ne
 8006670:	6560      	strne	r0, [r4, #84]	; 0x54
 8006672:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006676:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800667a:	81a3      	strheq	r3, [r4, #12]
 800667c:	bf18      	it	ne
 800667e:	81a3      	strhne	r3, [r4, #12]
 8006680:	bd10      	pop	{r4, pc}

08006682 <__sclose>:
 8006682:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006686:	f000 b813 	b.w	80066b0 <_close_r>
	...

0800668c <_write_r>:
 800668c:	b538      	push	{r3, r4, r5, lr}
 800668e:	4604      	mov	r4, r0
 8006690:	4608      	mov	r0, r1
 8006692:	4611      	mov	r1, r2
 8006694:	2200      	movs	r2, #0
 8006696:	4d05      	ldr	r5, [pc, #20]	; (80066ac <_write_r+0x20>)
 8006698:	602a      	str	r2, [r5, #0]
 800669a:	461a      	mov	r2, r3
 800669c:	f7fb fd0e 	bl	80020bc <_write>
 80066a0:	1c43      	adds	r3, r0, #1
 80066a2:	d102      	bne.n	80066aa <_write_r+0x1e>
 80066a4:	682b      	ldr	r3, [r5, #0]
 80066a6:	b103      	cbz	r3, 80066aa <_write_r+0x1e>
 80066a8:	6023      	str	r3, [r4, #0]
 80066aa:	bd38      	pop	{r3, r4, r5, pc}
 80066ac:	2000035c 	.word	0x2000035c

080066b0 <_close_r>:
 80066b0:	b538      	push	{r3, r4, r5, lr}
 80066b2:	2300      	movs	r3, #0
 80066b4:	4d05      	ldr	r5, [pc, #20]	; (80066cc <_close_r+0x1c>)
 80066b6:	4604      	mov	r4, r0
 80066b8:	4608      	mov	r0, r1
 80066ba:	602b      	str	r3, [r5, #0]
 80066bc:	f7fb fd1a 	bl	80020f4 <_close>
 80066c0:	1c43      	adds	r3, r0, #1
 80066c2:	d102      	bne.n	80066ca <_close_r+0x1a>
 80066c4:	682b      	ldr	r3, [r5, #0]
 80066c6:	b103      	cbz	r3, 80066ca <_close_r+0x1a>
 80066c8:	6023      	str	r3, [r4, #0]
 80066ca:	bd38      	pop	{r3, r4, r5, pc}
 80066cc:	2000035c 	.word	0x2000035c

080066d0 <_fstat_r>:
 80066d0:	b538      	push	{r3, r4, r5, lr}
 80066d2:	2300      	movs	r3, #0
 80066d4:	4d06      	ldr	r5, [pc, #24]	; (80066f0 <_fstat_r+0x20>)
 80066d6:	4604      	mov	r4, r0
 80066d8:	4608      	mov	r0, r1
 80066da:	4611      	mov	r1, r2
 80066dc:	602b      	str	r3, [r5, #0]
 80066de:	f7fb fd14 	bl	800210a <_fstat>
 80066e2:	1c43      	adds	r3, r0, #1
 80066e4:	d102      	bne.n	80066ec <_fstat_r+0x1c>
 80066e6:	682b      	ldr	r3, [r5, #0]
 80066e8:	b103      	cbz	r3, 80066ec <_fstat_r+0x1c>
 80066ea:	6023      	str	r3, [r4, #0]
 80066ec:	bd38      	pop	{r3, r4, r5, pc}
 80066ee:	bf00      	nop
 80066f0:	2000035c 	.word	0x2000035c

080066f4 <_isatty_r>:
 80066f4:	b538      	push	{r3, r4, r5, lr}
 80066f6:	2300      	movs	r3, #0
 80066f8:	4d05      	ldr	r5, [pc, #20]	; (8006710 <_isatty_r+0x1c>)
 80066fa:	4604      	mov	r4, r0
 80066fc:	4608      	mov	r0, r1
 80066fe:	602b      	str	r3, [r5, #0]
 8006700:	f7fb fd12 	bl	8002128 <_isatty>
 8006704:	1c43      	adds	r3, r0, #1
 8006706:	d102      	bne.n	800670e <_isatty_r+0x1a>
 8006708:	682b      	ldr	r3, [r5, #0]
 800670a:	b103      	cbz	r3, 800670e <_isatty_r+0x1a>
 800670c:	6023      	str	r3, [r4, #0]
 800670e:	bd38      	pop	{r3, r4, r5, pc}
 8006710:	2000035c 	.word	0x2000035c

08006714 <_lseek_r>:
 8006714:	b538      	push	{r3, r4, r5, lr}
 8006716:	4604      	mov	r4, r0
 8006718:	4608      	mov	r0, r1
 800671a:	4611      	mov	r1, r2
 800671c:	2200      	movs	r2, #0
 800671e:	4d05      	ldr	r5, [pc, #20]	; (8006734 <_lseek_r+0x20>)
 8006720:	602a      	str	r2, [r5, #0]
 8006722:	461a      	mov	r2, r3
 8006724:	f7fb fd0a 	bl	800213c <_lseek>
 8006728:	1c43      	adds	r3, r0, #1
 800672a:	d102      	bne.n	8006732 <_lseek_r+0x1e>
 800672c:	682b      	ldr	r3, [r5, #0]
 800672e:	b103      	cbz	r3, 8006732 <_lseek_r+0x1e>
 8006730:	6023      	str	r3, [r4, #0]
 8006732:	bd38      	pop	{r3, r4, r5, pc}
 8006734:	2000035c 	.word	0x2000035c

08006738 <_malloc_usable_size_r>:
 8006738:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800673c:	1f18      	subs	r0, r3, #4
 800673e:	2b00      	cmp	r3, #0
 8006740:	bfbc      	itt	lt
 8006742:	580b      	ldrlt	r3, [r1, r0]
 8006744:	18c0      	addlt	r0, r0, r3
 8006746:	4770      	bx	lr

08006748 <_read_r>:
 8006748:	b538      	push	{r3, r4, r5, lr}
 800674a:	4604      	mov	r4, r0
 800674c:	4608      	mov	r0, r1
 800674e:	4611      	mov	r1, r2
 8006750:	2200      	movs	r2, #0
 8006752:	4d05      	ldr	r5, [pc, #20]	; (8006768 <_read_r+0x20>)
 8006754:	602a      	str	r2, [r5, #0]
 8006756:	461a      	mov	r2, r3
 8006758:	f7fb fc93 	bl	8002082 <_read>
 800675c:	1c43      	adds	r3, r0, #1
 800675e:	d102      	bne.n	8006766 <_read_r+0x1e>
 8006760:	682b      	ldr	r3, [r5, #0]
 8006762:	b103      	cbz	r3, 8006766 <_read_r+0x1e>
 8006764:	6023      	str	r3, [r4, #0]
 8006766:	bd38      	pop	{r3, r4, r5, pc}
 8006768:	2000035c 	.word	0x2000035c

0800676c <_init>:
 800676c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800676e:	bf00      	nop
 8006770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006772:	bc08      	pop	{r3}
 8006774:	469e      	mov	lr, r3
 8006776:	4770      	bx	lr

08006778 <_fini>:
 8006778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800677a:	bf00      	nop
 800677c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800677e:	bc08      	pop	{r3}
 8006780:	469e      	mov	lr, r3
 8006782:	4770      	bx	lr
