`timescale 1ns / 1ps

module PC (
    input wire clk,
    input wire reset,
    input wire [31:0] pc_next,
    output reg [31:0] pc
);

always @(negedge clk) begin
    if (reset)
        pc <= 32'b0;
    else
        pc <= pc_next;
end

endmodule
