$date
	Sat Oct 22 20:34:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#952876
b101 !
1"
#952878
b101 &
b101 %
1$
#952879
0"
#952882
b10000 &
b10000 %
#952886
b1000 &
b1000 %
#952890
b100 &
b100 %
#952894
b10 &
b10 %
#952898
b1 &
b1 %
1#
#952902
b0 &
0#
b0 %
0$
#1911762
b1010 &
b1010 %
1$
b1010 !
1"
#1911763
0"
#1911766
b101 &
b101 %
#1911770
b10000 &
b10000 %
#1911774
b1000 &
b1000 %
#1911778
b100 &
b100 %
#1911782
b10 &
b10 %
#1911786
b1 &
b1 %
1#
#1911790
b0 &
0#
b0 %
0$
#2954911
b1 !
1"
#2954914
b1 &
b1 %
1$
#2954915
0"
#2954918
1#
#2954922
b0 &
b0 %
0#
0$
#4500012
