Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 116669EA030
	for <lists+qemu-devel@lfdr.de>; Mon,  9 Dec 2024 21:22:10 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1tKkFF-00026m-R2; Mon, 09 Dec 2024 15:20:41 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <dbarboza@ventanamicro.com>)
 id 1tKkFD-00026M-OJ
 for qemu-devel@nongnu.org; Mon, 09 Dec 2024 15:20:39 -0500
Received: from mail-pf1-x42c.google.com ([2607:f8b0:4864:20::42c])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <dbarboza@ventanamicro.com>)
 id 1tKkF8-0001Qw-GK
 for qemu-devel@nongnu.org; Mon, 09 Dec 2024 15:20:39 -0500
Received: by mail-pf1-x42c.google.com with SMTP id
 d2e1a72fcca58-725ec1fa493so1114767b3a.1
 for <qemu-devel@nongnu.org>; Mon, 09 Dec 2024 12:20:34 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=ventanamicro.com; s=google; t=1733775633; x=1734380433; darn=nongnu.org;
 h=content-transfer-encoding:in-reply-to:from:content-language
 :references:to:subject:user-agent:mime-version:date:message-id:from
 :to:cc:subject:date:message-id:reply-to;
 bh=rAQeQybcjmL2LhmKY9LXFhXODI3/drzMo4MDl5jvGjk=;
 b=bzMQODJbjd9v8e89NTnPwew7BLXpjQwYY5JvXxWoFQt6bv6KUte5IRYqwmXx3ZwwP+
 Lao8lwEIZNcjjUcnj0vpon65N7X5vylUZC7rrrHpLTI3bnpCrC9SXd+kJp9ye97Sqgzc
 i8hXJtPzKWbrs1ktM7NUKWbIiPdrQ6zt6MuYrYG9j32TAh9P8NUFrkh/VNt50LfKQvul
 poc5lTp2bGXlKMS/j7yz8rz53eSOdzl5Gixg0rUJXIhjh9LRQk3SEw0xmIrBIoMfPGHo
 rY4Bpxusyb7JQu7zHgxFwXJzlOwfu1rGRqHWwxN40vjCJdMGVkRI+yLDQxmphKXJorMc
 iMjw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1733775633; x=1734380433;
 h=content-transfer-encoding:in-reply-to:from:content-language
 :references:to:subject:user-agent:mime-version:date:message-id
 :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
 bh=rAQeQybcjmL2LhmKY9LXFhXODI3/drzMo4MDl5jvGjk=;
 b=niA3uJXTu+T0FwD6fNiGZAN9Ivu5Kx7diKQejs9fJT/RUgX/j/pkvwAYFk4hSAWYIv
 vv9cpdgrXP0qIgszB0u8U4rSyv141BuQ6U3MztDPoH4rUkLqXCxCv/EqYaRS9DFBhoqk
 zfVgzfA/6m9sjtubWiPono8HXh8R7fK/zOWr/V+TboSA2HkaJQ0Jcu85n+h91s2l9cKq
 LWKGBW9e0icuBMQ5LfQAnf5mjcMshG5Cfq5IaWuf6XhHOAsLwRMmWAyST1dSEzMFFQI4
 WdtvcXP2hmbbxpB70RVVVlTcTca4jp/V4y5UhGIq54Obt3Hk2QN6yOtWQsLDd06+80nS
 nw2w==
X-Forwarded-Encrypted: i=1;
 AJvYcCXa/94Rlr+YcPohDCNHCnQaxa9ZTlvAE6L9sNTBcQClmLQylhoP2V8Ns9jom/ton6c40OJTq0NBBnQV@nongnu.org
X-Gm-Message-State: AOJu0YzytJ5Qamr+xBZOWfEEG3txaoljoeDRKWMkD+tJCxqLNKfudpI9
 hs0ySP/NaNHQP1YHr7Kx6+UmRqnEe8rlIwYSJcmpvth75cZKRGnAEqYO4O1iUQE=
X-Gm-Gg: ASbGnctf79a/P+mwo46oNTRn3PwzJS8YRyOWmU23aBT7j8pWj7ih/DdUrcpd8Ku6Co0
 FYHBZtqOfWeWvhdn/LnsiPAqqB4rHFj7tBD3wsPeQQeCntqZoxXSX2n/HmFt3JDn5PFSMSMCM8K
 /tdTi3QHfvTeSkk0pXXMoXtbGh1OyyuORt/rVsosfq13JVAhHh5KC/JH69TdGDbNCUpuJ68kY0L
 J1WWYagwt1TArC1PLndTq5Vv1y0PXtGhIh+Fz3AflYkAbgUyKf2FqV4NpY9MkSHHs0snLIc4QRx
 LHmhikLrWpPzZhm28zokoHe6sxM=
X-Google-Smtp-Source: AGHT+IGWUVS/GyHOG91N6Tbm/Fn1MyJb3bpBNhRzuqgbKtyxFqwzQbKc7rUoX65fDUQFAmcASWN6Dg==
X-Received: by 2002:a05:6a21:32a8:b0:1e1:9893:9a1a with SMTP id
 adf61e73a8af0-1e1b1baeb1fmr3547851637.46.1733775632934; 
 Mon, 09 Dec 2024 12:20:32 -0800 (PST)
Received: from ?IPV6:2804:7f0:bcc0:b984:11b:9da2:696:f7f6?
 ([2804:7f0:bcc0:b984:11b:9da2:696:f7f6])
 by smtp.gmail.com with ESMTPSA id
 41be03b00d2f7-7fd157d2bf4sm6779715a12.74.2024.12.09.12.20.26
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Mon, 09 Dec 2024 12:20:32 -0800 (PST)
Message-ID: <193da3eb-0941-490d-aa87-a12385eaca1f@ventanamicro.com>
Date: Mon, 9 Dec 2024 17:20:25 -0300
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [RFC v2 0/2] Add RISC-V Server Platform Reference Board
To: pbonzini@redhat.com, palmer@dabbelt.com, alistair.francis@wdc.com,
 bin.meng@windriver.com, liwei1518@gmail.com, zhiwei_liu@linux.alibaba.com,
 qemu-devel@nongnu.org, qemu-riscv@nongnu.org, andrei.warkentin@intel.com,
 shaolin.xie@alibaba-inc.com, ved@rivosinc.com, sunilvl@ventanamicro.com,
 haibo1.xu@intel.com, evan.chai@intel.com, yin.wang@intel.com,
 tech-server-platform@lists.riscv.org, tech-server-soc@lists.riscv.org,
 atishp@rivosinc.com, ajones@ventanamicro.com, conor@kernel.org,
 heinrich.schuchardt@canonical.com, marcin.juszkiewicz@linaro.org,
 wu.fei9@sanechips.com.cn
References: <20240312135222.3187945-1-fei2.wu@intel.com>
Content-Language: en-US
From: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
In-Reply-To: <20240312135222.3187945-1-fei2.wu@intel.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::42c;
 envelope-from=dbarboza@ventanamicro.com; helo=mail-pf1-x42c.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Hi,

As some of you already noticed the Intel email from Fei Wu is no longer active. With
Andrei's help we were able to contact Fei Wu in an alternate email,
wu.fei9@sanechips.com.cn.

I talked with Fei and offered my help to keep this work going forward. We decided
that I will be sending new versions of this work, keeping Fei's authorship using
the fore-mentioned email, while keeping the original Intel signed-off-by tag.

As for the series per se, in patch 1 a dependency on RVA23 was detected. I have
RVA23 patches that are dependent on the upstreaming of the Zjpm pointer masking
series, together with the "Sha" support that is already queued. As soon as RVA23
is sent I'll post a v3 of this series. With luck we might have something later
this month, but most probably we're talking about January 2025.


Thanks,

Daniel

On 3/12/24 10:52 AM, Fei Wu wrote:
> The RISC-V Server Platform specification[1] defines a standardized set
> of hardware and software capabilities, that portable system software,
> such as OS and hypervisors can rely on being present in a RISC-V server
> platform. This patchset provides a RISC-V Server Platform (RVSP)
> reference implementation on qemu which is in compliance with the spec
> as faithful as possible.
> 
> The reference board can be running with tag edk2-stable202308 in
> upstream edk2 repo[2].
> 
> The qemu command line used:
> 
> $QEMU -nographic -m 4G -smp 2 \
>      -machine rvsp-ref,pflash0=pflash0,pflash1=pflash1 \
>      -blockdev node-name=pflash0,driver=file,read-only=on,filename=RISCV_VIRT_CODE.fd \
>      -blockdev node-name=pflash1,driver=file,filename=RISCV_VIRT_VARS.fd \
>      -bios fw_dynamic.bin \
>      -drive file=$BRS_IMG,if=ide,format=raw
> 
> Since there is no ACPI table generated in this new machine type, a
> corresponding EDK-II platform (WIP) is needed to provide related ACPI
> tables.
> 
> For testing purposes only, we used a workaround to generate the ACPI
> tables in Qemu with a dedicated downstream patch.
> 
> [1] https://github.com/riscv-non-isa/riscv-server-platform
> [2] https://github.com/tianocore/edk2.git
> 
> 
> v2:
> - move cpu definition the 1st patch
> - replace sifive_test with power reset syscon
> - add versioning scheme to fdt
> - integrate recent changes in virt.c
>    - use g_autofree
>    - create_fdt/finalize_fdt
>    - riscv_isa_write_fdt
> - some cleanups
> 
> 
> Fei Wu (2):
>    target/riscv: Add server platform reference cpu
>    hw/riscv: Add server platform reference machine
> 
>   configs/devices/riscv64-softmmu/default.mak |    1 +
>   hw/riscv/Kconfig                            |   12 +
>   hw/riscv/meson.build                        |    1 +
>   hw/riscv/server_platform_ref.c              | 1276 +++++++++++++++++++
>   target/riscv/cpu-qom.h                      |    1 +
>   target/riscv/cpu.c                          |   61 +
>   6 files changed, 1352 insertions(+)
>   create mode 100644 hw/riscv/server_platform_ref.c
> 


