

================================================================
== Vitis HLS Report for 'conv2d_edge'
================================================================
* Date:           Mon May 12 13:59:45 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        pynq_2DConvolution
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.840 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    65555|    65555|  0.524 ms|  0.524 ms|  65536|  65536|  loop auto-rewind stp(delay=1 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2  |    65553|    65553|        19|          1|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    267|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|    1584|   1839|    -|
|Memory           |        5|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    126|    -|
|Register         |        -|    -|     871|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        7|    0|    2455|   2488|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  176|  296|    0|
    |gmem0_m_axi_U    |gmem0_m_axi    |        1|   0|  707|  777|    0|
    |gmem1_m_axi_U    |gmem1_m_axi    |        1|   0|  701|  766|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        2|   0| 1584| 1839|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |linebuf_1_U  |linebuf_1_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   256|    8|     1|         2048|
    |linebuf_2_U  |linebuf_1_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   256|    8|     1|         2048|
    |linebuf_U    |linebuf_RAM_AUTO_1R1W         |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                              |        5|  0|   0|    0|   768|   24|     3|         6144|
    +-------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln32_1_fu_309_p2                |         +|   0|  0|  23|          16|           1|
    |add_ln32_fu_420_p2                  |         +|   0|  0|  14|           9|           1|
    |add_ln57_1_fu_469_p2                |         +|   0|  0|  13|          10|          10|
    |add_ln57_fu_457_p2                  |         +|   0|  0|  14|           9|           9|
    |add_ln61_1_fu_493_p2                |         +|   0|  0|  14|           9|           9|
    |add_ln61_fu_503_p2                  |         +|   0|  0|  11|          11|          11|
    |col_fu_408_p2                       |         +|   0|  0|  14|           9|           1|
    |empty_20_fu_441_p2                  |         +|   0|  0|  15|           8|           3|
    |sub_ln57_fu_481_p2                  |         -|   0|  0|  11|          11|          11|
    |and_ln42_fu_402_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage0_iter18  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1003                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_731                    |       and|   0|  0|   2|           1|           1|
    |icmp10_fu_370_p2                    |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln32_fu_318_p2                 |      icmp|   0|  0|  23|          16|           2|
    |icmp_ln33_fu_414_p2                 |      icmp|   0|  0|  13|           9|          10|
    |icmp_ln42_fu_396_p2                 |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln64_fu_551_p2                 |      icmp|   0|  0|  13|           5|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |row_fu_352_p3                       |    select|   0|  0|   9|           1|           9|
    |select_ln32_fu_344_p3               |    select|   0|  0|   9|           1|           1|
    |select_ln66_fu_561_p3               |    select|   0|  0|   8|           1|           2|
    |sum_1_fu_534_p3                     |    select|   0|  0|  13|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 267|         152|          95|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |add_ln326_fu_130                         |   9|          2|    9|         18|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter18_reg        |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln335_phi_fu_279_p4      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten2_load    |   9|          2|   16|         32|
    |ap_sig_allocacmp_indvar_flatten2_load_1  |   9|          2|   16|         32|
    |col4_fu_126                              |   9|          2|    9|         18|
    |gmem0_blk_n_AR                           |   9|          2|    1|          2|
    |gmem0_blk_n_R                            |   9|          2|    1|          2|
    |gmem1_blk_n_AW                           |   9|          2|    1|          2|
    |gmem1_blk_n_B                            |   9|          2|    1|          2|
    |gmem1_blk_n_W                            |   9|          2|    1|          2|
    |indvar_flatten2_fu_118                   |   9|          2|   16|         32|
    |row3_fu_122                              |   9|          2|    9|         18|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 126|         28|   83|        166|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln326_fu_130                                  |   9|   0|    9|          0|
    |add_ln57_1_reg_708                                |  10|   0|   10|          0|
    |add_ln57_reg_677                                  |   9|   0|    9|          0|
    |and_ln42_reg_640                                  |   1|   0|    1|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |col4_fu_126                                       |   9|   0|    9|          0|
    |first_iter_0_reg_263                              |   1|   0|    1|          0|
    |gmem0_addr_read_reg_682                           |   8|   0|    8|          0|
    |icmp_ln32_reg_608                                 |   1|   0|    1|          0|
    |icmp_ln33_reg_644                                 |   1|   0|    1|          0|
    |indvar_flatten2_fu_118                            |  16|   0|   16|          0|
    |input_r_read_reg_603                              |  64|   0|   64|          0|
    |linebuf_1_addr_reg_628                            |   8|   0|    8|          0|
    |linebuf_1_addr_reg_628_pp0_iter2_reg              |   8|   0|    8|          0|
    |linebuf_1_load_1_reg_672                          |   8|   0|    8|          0|
    |linebuf_1_load_reg_649                            |   8|   0|    8|          0|
    |linebuf_2_addr_reg_634                            |   8|   0|    8|          0|
    |linebuf_2_load_1_reg_703                          |   8|   0|    8|          0|
    |linebuf_2_load_reg_655                            |   8|   0|    8|          0|
    |linebuf_load_reg_698                              |   8|   0|    8|          0|
    |output_r_read_reg_598                             |  64|   0|   64|          0|
    |row3_fu_122                                       |   9|   0|    9|          0|
    |select_ln66_reg_729                               |   8|   0|    8|          0|
    |tmp_2_reg_718                                     |   1|   0|    1|          0|
    |trunc_ln33_reg_623                                |   8|   0|    8|          0|
    |trunc_ln61_reg_713                                |  10|   0|   10|          0|
    |zext_ln33_reg_618                                 |   9|   0|   64|         55|
    |zext_ln33_reg_618_pp0_iter2_reg                   |   9|   0|   64|         55|
    |zext_ln48_reg_661                                 |   8|   0|   64|         56|
    |add_ln57_reg_677                                  |  64|  32|    9|          0|
    |and_ln42_reg_640                                  |  64|  32|    1|          0|
    |first_iter_0_reg_263                              |  64|  32|    1|          0|
    |icmp_ln32_reg_608                                 |  64|  32|    1|          0|
    |linebuf_1_load_1_reg_672                          |  64|  32|    8|          0|
    |linebuf_2_addr_reg_634                            |  64|  32|    8|          0|
    |output_r_read_reg_598                             |  64|  32|   64|          0|
    |zext_ln48_reg_661                                 |  64|  32|   64|         56|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 871| 256|  681|        222|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|   conv2d_edge|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|   conv2d_edge|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|   conv2d_edge|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|         gmem1|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

