DECL|CLOCK_CTL|member|__IOM uint32_t CLOCK_CTL; /*!< 0x00000010 Clock control */
DECL|CMD|member|__IOM uint32_t CMD; /*!< 0x00000020 Command */
DECL|CTL|member|__IOM uint32_t CTL; /*!< 0x00000000 Control */
DECL|DATA_CTL|member|__IOM uint32_t DATA_CTL; /*!< 0x00000018 Data control */
DECL|INTR_MASKED|member|__IM uint32_t INTR_MASKED; /*!< 0x00000F0C Interrupt masked register */
DECL|INTR_MASK|member|__IOM uint32_t INTR_MASK; /*!< 0x00000F08 Interrupt mask register */
DECL|INTR_SET|member|__IOM uint32_t INTR_SET; /*!< 0x00000F04 Interrupt set register */
DECL|INTR|member|__IOM uint32_t INTR; /*!< 0x00000F00 Interrupt register */
DECL|MODE_CTL|member|__IOM uint32_t MODE_CTL; /*!< 0x00000014 Mode control */
DECL|PDM_CLOCK_CTL_CKO_CLOCK_DIV_Msk|macro|PDM_CLOCK_CTL_CKO_CLOCK_DIV_Msk
DECL|PDM_CLOCK_CTL_CKO_CLOCK_DIV_Pos|macro|PDM_CLOCK_CTL_CKO_CLOCK_DIV_Pos
DECL|PDM_CLOCK_CTL_CLK_CLOCK_DIV_Msk|macro|PDM_CLOCK_CTL_CLK_CLOCK_DIV_Msk
DECL|PDM_CLOCK_CTL_CLK_CLOCK_DIV_Pos|macro|PDM_CLOCK_CTL_CLK_CLOCK_DIV_Pos
DECL|PDM_CLOCK_CTL_MCLKQ_CLOCK_DIV_Msk|macro|PDM_CLOCK_CTL_MCLKQ_CLOCK_DIV_Msk
DECL|PDM_CLOCK_CTL_MCLKQ_CLOCK_DIV_Pos|macro|PDM_CLOCK_CTL_MCLKQ_CLOCK_DIV_Pos
DECL|PDM_CLOCK_CTL_SINC_RATE_Msk|macro|PDM_CLOCK_CTL_SINC_RATE_Msk
DECL|PDM_CLOCK_CTL_SINC_RATE_Pos|macro|PDM_CLOCK_CTL_SINC_RATE_Pos
DECL|PDM_CMD_STREAM_EN_Msk|macro|PDM_CMD_STREAM_EN_Msk
DECL|PDM_CMD_STREAM_EN_Pos|macro|PDM_CMD_STREAM_EN_Pos
DECL|PDM_CTL_ENABLED_Msk|macro|PDM_CTL_ENABLED_Msk
DECL|PDM_CTL_ENABLED_Pos|macro|PDM_CTL_ENABLED_Pos
DECL|PDM_CTL_PGA_L_Msk|macro|PDM_CTL_PGA_L_Msk
DECL|PDM_CTL_PGA_L_Pos|macro|PDM_CTL_PGA_L_Pos
DECL|PDM_CTL_PGA_R_Msk|macro|PDM_CTL_PGA_R_Msk
DECL|PDM_CTL_PGA_R_Pos|macro|PDM_CTL_PGA_R_Pos
DECL|PDM_CTL_SOFT_MUTE_Msk|macro|PDM_CTL_SOFT_MUTE_Msk
DECL|PDM_CTL_SOFT_MUTE_Pos|macro|PDM_CTL_SOFT_MUTE_Pos
DECL|PDM_CTL_STEP_SEL_Msk|macro|PDM_CTL_STEP_SEL_Msk
DECL|PDM_CTL_STEP_SEL_Pos|macro|PDM_CTL_STEP_SEL_Pos
DECL|PDM_DATA_CTL_BIT_EXTENSION_Msk|macro|PDM_DATA_CTL_BIT_EXTENSION_Msk
DECL|PDM_DATA_CTL_BIT_EXTENSION_Pos|macro|PDM_DATA_CTL_BIT_EXTENSION_Pos
DECL|PDM_DATA_CTL_WORD_LEN_Msk|macro|PDM_DATA_CTL_WORD_LEN_Msk
DECL|PDM_DATA_CTL_WORD_LEN_Pos|macro|PDM_DATA_CTL_WORD_LEN_Pos
DECL|PDM_INTR_MASKED_RX_NOT_EMPTY_Msk|macro|PDM_INTR_MASKED_RX_NOT_EMPTY_Msk
DECL|PDM_INTR_MASKED_RX_NOT_EMPTY_Pos|macro|PDM_INTR_MASKED_RX_NOT_EMPTY_Pos
DECL|PDM_INTR_MASKED_RX_OVERFLOW_Msk|macro|PDM_INTR_MASKED_RX_OVERFLOW_Msk
DECL|PDM_INTR_MASKED_RX_OVERFLOW_Pos|macro|PDM_INTR_MASKED_RX_OVERFLOW_Pos
DECL|PDM_INTR_MASKED_RX_TRIGGER_Msk|macro|PDM_INTR_MASKED_RX_TRIGGER_Msk
DECL|PDM_INTR_MASKED_RX_TRIGGER_Pos|macro|PDM_INTR_MASKED_RX_TRIGGER_Pos
DECL|PDM_INTR_MASKED_RX_UNDERFLOW_Msk|macro|PDM_INTR_MASKED_RX_UNDERFLOW_Msk
DECL|PDM_INTR_MASKED_RX_UNDERFLOW_Pos|macro|PDM_INTR_MASKED_RX_UNDERFLOW_Pos
DECL|PDM_INTR_MASK_RX_NOT_EMPTY_Msk|macro|PDM_INTR_MASK_RX_NOT_EMPTY_Msk
DECL|PDM_INTR_MASK_RX_NOT_EMPTY_Pos|macro|PDM_INTR_MASK_RX_NOT_EMPTY_Pos
DECL|PDM_INTR_MASK_RX_OVERFLOW_Msk|macro|PDM_INTR_MASK_RX_OVERFLOW_Msk
DECL|PDM_INTR_MASK_RX_OVERFLOW_Pos|macro|PDM_INTR_MASK_RX_OVERFLOW_Pos
DECL|PDM_INTR_MASK_RX_TRIGGER_Msk|macro|PDM_INTR_MASK_RX_TRIGGER_Msk
DECL|PDM_INTR_MASK_RX_TRIGGER_Pos|macro|PDM_INTR_MASK_RX_TRIGGER_Pos
DECL|PDM_INTR_MASK_RX_UNDERFLOW_Msk|macro|PDM_INTR_MASK_RX_UNDERFLOW_Msk
DECL|PDM_INTR_MASK_RX_UNDERFLOW_Pos|macro|PDM_INTR_MASK_RX_UNDERFLOW_Pos
DECL|PDM_INTR_RX_NOT_EMPTY_Msk|macro|PDM_INTR_RX_NOT_EMPTY_Msk
DECL|PDM_INTR_RX_NOT_EMPTY_Pos|macro|PDM_INTR_RX_NOT_EMPTY_Pos
DECL|PDM_INTR_RX_OVERFLOW_Msk|macro|PDM_INTR_RX_OVERFLOW_Msk
DECL|PDM_INTR_RX_OVERFLOW_Pos|macro|PDM_INTR_RX_OVERFLOW_Pos
DECL|PDM_INTR_RX_TRIGGER_Msk|macro|PDM_INTR_RX_TRIGGER_Msk
DECL|PDM_INTR_RX_TRIGGER_Pos|macro|PDM_INTR_RX_TRIGGER_Pos
DECL|PDM_INTR_RX_UNDERFLOW_Msk|macro|PDM_INTR_RX_UNDERFLOW_Msk
DECL|PDM_INTR_RX_UNDERFLOW_Pos|macro|PDM_INTR_RX_UNDERFLOW_Pos
DECL|PDM_INTR_SET_RX_NOT_EMPTY_Msk|macro|PDM_INTR_SET_RX_NOT_EMPTY_Msk
DECL|PDM_INTR_SET_RX_NOT_EMPTY_Pos|macro|PDM_INTR_SET_RX_NOT_EMPTY_Pos
DECL|PDM_INTR_SET_RX_OVERFLOW_Msk|macro|PDM_INTR_SET_RX_OVERFLOW_Msk
DECL|PDM_INTR_SET_RX_OVERFLOW_Pos|macro|PDM_INTR_SET_RX_OVERFLOW_Pos
DECL|PDM_INTR_SET_RX_TRIGGER_Msk|macro|PDM_INTR_SET_RX_TRIGGER_Msk
DECL|PDM_INTR_SET_RX_TRIGGER_Pos|macro|PDM_INTR_SET_RX_TRIGGER_Pos
DECL|PDM_INTR_SET_RX_UNDERFLOW_Msk|macro|PDM_INTR_SET_RX_UNDERFLOW_Msk
DECL|PDM_INTR_SET_RX_UNDERFLOW_Pos|macro|PDM_INTR_SET_RX_UNDERFLOW_Pos
DECL|PDM_MODE_CTL_CKO_DELAY_Msk|macro|PDM_MODE_CTL_CKO_DELAY_Msk
DECL|PDM_MODE_CTL_CKO_DELAY_Pos|macro|PDM_MODE_CTL_CKO_DELAY_Pos
DECL|PDM_MODE_CTL_HPF_EN_N_Msk|macro|PDM_MODE_CTL_HPF_EN_N_Msk
DECL|PDM_MODE_CTL_HPF_EN_N_Pos|macro|PDM_MODE_CTL_HPF_EN_N_Pos
DECL|PDM_MODE_CTL_HPF_GAIN_Msk|macro|PDM_MODE_CTL_HPF_GAIN_Msk
DECL|PDM_MODE_CTL_HPF_GAIN_Pos|macro|PDM_MODE_CTL_HPF_GAIN_Pos
DECL|PDM_MODE_CTL_PCM_CH_SET_Msk|macro|PDM_MODE_CTL_PCM_CH_SET_Msk
DECL|PDM_MODE_CTL_PCM_CH_SET_Pos|macro|PDM_MODE_CTL_PCM_CH_SET_Pos
DECL|PDM_MODE_CTL_SWAP_LR_Msk|macro|PDM_MODE_CTL_SWAP_LR_Msk
DECL|PDM_MODE_CTL_SWAP_LR_Pos|macro|PDM_MODE_CTL_SWAP_LR_Pos
DECL|PDM_MODE_CTL_S_CYCLES_Msk|macro|PDM_MODE_CTL_S_CYCLES_Msk
DECL|PDM_MODE_CTL_S_CYCLES_Pos|macro|PDM_MODE_CTL_S_CYCLES_Pos
DECL|PDM_RX_FIFO_CTL_CLEAR_Msk|macro|PDM_RX_FIFO_CTL_CLEAR_Msk
DECL|PDM_RX_FIFO_CTL_CLEAR_Pos|macro|PDM_RX_FIFO_CTL_CLEAR_Pos
DECL|PDM_RX_FIFO_CTL_FREEZE_Msk|macro|PDM_RX_FIFO_CTL_FREEZE_Msk
DECL|PDM_RX_FIFO_CTL_FREEZE_Pos|macro|PDM_RX_FIFO_CTL_FREEZE_Pos
DECL|PDM_RX_FIFO_CTL_TRIGGER_LEVEL_Msk|macro|PDM_RX_FIFO_CTL_TRIGGER_LEVEL_Msk
DECL|PDM_RX_FIFO_CTL_TRIGGER_LEVEL_Pos|macro|PDM_RX_FIFO_CTL_TRIGGER_LEVEL_Pos
DECL|PDM_RX_FIFO_RD_DATA_Msk|macro|PDM_RX_FIFO_RD_DATA_Msk
DECL|PDM_RX_FIFO_RD_DATA_Pos|macro|PDM_RX_FIFO_RD_DATA_Pos
DECL|PDM_RX_FIFO_RD_SILENT_DATA_Msk|macro|PDM_RX_FIFO_RD_SILENT_DATA_Msk
DECL|PDM_RX_FIFO_RD_SILENT_DATA_Pos|macro|PDM_RX_FIFO_RD_SILENT_DATA_Pos
DECL|PDM_RX_FIFO_STATUS_RD_PTR_Msk|macro|PDM_RX_FIFO_STATUS_RD_PTR_Msk
DECL|PDM_RX_FIFO_STATUS_RD_PTR_Pos|macro|PDM_RX_FIFO_STATUS_RD_PTR_Pos
DECL|PDM_RX_FIFO_STATUS_USED_Msk|macro|PDM_RX_FIFO_STATUS_USED_Msk
DECL|PDM_RX_FIFO_STATUS_USED_Pos|macro|PDM_RX_FIFO_STATUS_USED_Pos
DECL|PDM_RX_FIFO_STATUS_WR_PTR_Msk|macro|PDM_RX_FIFO_STATUS_WR_PTR_Msk
DECL|PDM_RX_FIFO_STATUS_WR_PTR_Pos|macro|PDM_RX_FIFO_STATUS_WR_PTR_Pos
DECL|PDM_SECTION_SIZE|macro|PDM_SECTION_SIZE
DECL|PDM_TR_CTL_RX_REQ_EN_Msk|macro|PDM_TR_CTL_RX_REQ_EN_Msk
DECL|PDM_TR_CTL_RX_REQ_EN_Pos|macro|PDM_TR_CTL_RX_REQ_EN_Pos
DECL|PDM_V1_Type|typedef|} PDM_V1_Type; /*!< Size = 3856 (0xF10) */
DECL|RESERVED1|member|__IM uint32_t RESERVED1;
DECL|RESERVED2|member|__IM uint32_t RESERVED2[7];
DECL|RESERVED3|member|__IM uint32_t RESERVED3[175];
DECL|RESERVED4|member|__IM uint32_t RESERVED4[764];
DECL|RESERVED|member|__IM uint32_t RESERVED[3];
DECL|RX_FIFO_CTL|member|__IOM uint32_t RX_FIFO_CTL; /*!< 0x00000300 RX FIFO control */
DECL|RX_FIFO_RD_SILENT|member|__IM uint32_t RX_FIFO_RD_SILENT; /*!< 0x0000030C RX FIFO silent read */
DECL|RX_FIFO_RD|member|__IM uint32_t RX_FIFO_RD; /*!< 0x00000308 RX FIFO read */
DECL|RX_FIFO_STATUS|member|__IM uint32_t RX_FIFO_STATUS; /*!< 0x00000304 RX FIFO status */
DECL|TR_CTL|member|__IOM uint32_t TR_CTL; /*!< 0x00000040 Trigger control */
DECL|_CYIP_PDM_H_|macro|_CYIP_PDM_H_
