SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode no
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a50t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package fgg484
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory c:/msys64/home/ferris/dev/projects/xenowing/mimas_a7/test/ddr3/ip/ddr3_controller/_tmp/
SET_PREFERENCE subworkingdirectory c:/msys64/home/ferris/dev/projects/xenowing/mimas_a7/test/ddr3/ip/ddr3_controller/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name ddr3_controller
SET_PARAMETER xml_input_file C:/msys64/home/ferris/dev/projects/xenowing/mimas_a7/test/ddr3/ip/ddr3_controller/mig_a.prj
SET_PARAMETER data_dir_path d:/Installs/Xilinx/Vivado/2022.1/data/ip/xilinx/mig_7series_v4_2
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 4.2
SET_CORE_VLNV xilinx.com:ip:mig_7series:4.2
SET_CORE_PATH d:/Installs/Xilinx/Vivado/2022.1/data/ip/xilinx/mig_7series_v4_2
SET_CORE_DATASHEET d:/Installs/Xilinx/Vivado/2022.1/data/ip/xilinx/mig_7series_v4_2/data/docs/ds176_7series_MIS.pdf
