

================================================================
== Vivado HLS Report for 'K_lift'
================================================================
* Date:           Sun Jul  4 19:13:08 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        K_lift
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   163936|   163936| 0.546 ms | 0.546 ms |  163936|  163936|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+---------+---------+----------+----------+-------+-------+---------+
        |                 |       |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |     Instance    | Module|   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-----------------+-------+---------+---------+----------+----------+-------+-------+---------+
        |grp_lift_fu_546  |lift   |    32845|    32845| 0.109 ms | 0.109 ms |  32845|  32845|   none  |
        +-----------------+-------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    65544|    65544|        11|          2|          1|  32768|    yes   |
        |- Loop 2  |    65542|    65542|         9|          2|          1|  32768|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     514|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        2|    264|   105862|   94039|    -|
|Memory               |      240|      -|        0|       0|    0|
|Multiplexer          |        -|      -|        -|     812|    -|
|Register             |        0|      -|      994|     128|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |      242|    264|   106856|   95493|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |       18|      8|       12|      21|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        9|      4|        6|      10|    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+--------+-------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
    +--------------------------+----------------------+---------+-------+--------+-------+-----+
    |K_lift_control_s_axi_U    |K_lift_control_s_axi  |        0|      0|     214|    360|    0|
    |K_lift_gmem_m_axi_U       |K_lift_gmem_m_axi     |        2|      0|     512|    580|    0|
    |K_lift_mux_84_64_1_1_U58  |K_lift_mux_84_64_1_1  |        0|      0|       0|     33|    0|
    |grp_lift_fu_546           |lift                  |        0|    264|  105136|  93066|    0|
    +--------------------------+----------------------+---------+-------+--------+-------+-----+
    |Total                     |                      |        2|    264|  105862|  94039|    0|
    +--------------------------+----------------------+---------+-------+--------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |x_0_0_V_U  |K_lift_x_0_0_V  |       15|  0|   0|    0|  4096|   64|     1|       262144|
    |x_1_0_V_U  |K_lift_x_0_0_V  |       15|  0|   0|    0|  4096|   64|     1|       262144|
    |x_2_0_V_U  |K_lift_x_0_0_V  |       15|  0|   0|    0|  4096|   64|     1|       262144|
    |x_3_0_V_U  |K_lift_x_0_0_V  |       15|  0|   0|    0|  4096|   64|     1|       262144|
    |x_4_0_V_U  |K_lift_x_0_0_V  |       15|  0|   0|    0|  4096|   64|     1|       262144|
    |x_5_0_V_U  |K_lift_x_0_0_V  |       15|  0|   0|    0|  4096|   64|     1|       262144|
    |x_6_0_V_U  |K_lift_x_0_0_V  |       15|  0|   0|    0|  4096|   64|     1|       262144|
    |x_7_0_V_U  |K_lift_x_0_0_V  |       15|  0|   0|    0|  4096|   64|     1|       262144|
    |y_0_0_V_U  |K_lift_x_0_0_V  |       15|  0|   0|    0|  4096|   64|     1|       262144|
    |y_1_0_V_U  |K_lift_x_0_0_V  |       15|  0|   0|    0|  4096|   64|     1|       262144|
    |y_2_0_V_U  |K_lift_x_0_0_V  |       15|  0|   0|    0|  4096|   64|     1|       262144|
    |y_3_0_V_U  |K_lift_x_0_0_V  |       15|  0|   0|    0|  4096|   64|     1|       262144|
    |y_4_0_V_U  |K_lift_x_0_0_V  |       15|  0|   0|    0|  4096|   64|     1|       262144|
    |y_5_0_V_U  |K_lift_x_0_0_V  |       15|  0|   0|    0|  4096|   64|     1|       262144|
    |y_6_0_V_U  |K_lift_x_0_0_V  |       15|  0|   0|    0|  4096|   64|     1|       262144|
    |y_7_0_V_U  |K_lift_x_0_0_V  |       15|  0|   0|    0|  4096|   64|     1|       262144|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                |      240|  0|   0|    0| 65536| 1024|    16|      4194304|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1266_1_fu_932_p2             |     +    |      0|  0|  63|          63|          63|
    |add_ln1266_fu_917_p2               |     +    |      0|  0|  63|          63|          63|
    |add_ln215_7_fu_750_p2              |     +    |      0|  0|  63|          63|          63|
    |add_ln215_fu_713_p2                |     +    |      0|  0|  63|          63|          63|
    |add_ln887_1_fu_657_p2              |     +    |      0|  0|  16|          16|           1|
    |add_ln887_fu_807_p2                |     +    |      0|  0|  16|          16|           1|
    |add_ln89_fu_911_p2                 |     +    |      0|  0|   4|           3|           3|
    |i_V_1_fu_986_p2                    |     +    |      0|  0|  13|           1|          13|
    |i_V_fu_765_p2                      |     +    |      0|  0|  13|          13|           1|
    |r_V_3_fu_813_p2                    |     +    |      0|  0|   6|           1|           4|
    |r_V_fu_663_p2                      |     +    |      0|  0|   6|           1|           4|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage1_iter4  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state18_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_pp1_stage1_iter3  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1452                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1456                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_394                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_499                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_768                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_775                   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln141_fu_795_p2               |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln887_10_fu_669_p2            |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln887_11_fu_819_p2            |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln887_9_fu_801_p2             |   icmp   |      0|  0|  20|          16|          17|
    |icmp_ln887_fu_651_p2               |   icmp   |      0|  0|  20|          16|          17|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state17_io                |    or    |      0|  0|   2|           1|           1|
    |or_ln1353_1_fu_855_p2              |    or    |      0|  0|  13|          13|           1|
    |or_ln1353_fu_733_p2                |    or    |      0|  0|  13|          13|           1|
    |select_ln321_1_fu_683_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln321_fu_675_p3             |  select  |      0|  0|  13|           1|           1|
    |select_ln89_1_fu_833_p3            |  select  |      0|  0|   4|           1|           4|
    |select_ln89_fu_825_p3              |  select  |      0|  0|  13|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 514|         444|         377|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter5                   |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4                   |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten6_phi_fu_517_p4  |   9|          2|   16|         32|
    |ap_phi_mux_indvar_flatten_phi_fu_484_p4   |   9|          2|   16|         32|
    |ap_phi_mux_t_V_1_phi_fu_528_p4            |   9|          2|    4|          8|
    |ap_phi_mux_t_V_2_phi_fu_539_p4            |   9|          2|   13|         26|
    |ap_phi_mux_t_V_3_phi_fu_506_p4            |   9|          2|   13|         26|
    |ap_phi_mux_t_V_phi_fu_495_p4              |   9|          2|    4|          8|
    |gmem_ARADDR                               |  15|          3|   64|        192|
    |gmem_AWADDR                               |  15|          3|   64|        192|
    |gmem_WDATA                                |  15|          3|   32|         96|
    |gmem_blk_n_AR                             |   9|          2|    1|          2|
    |gmem_blk_n_AW                             |   9|          2|    1|          2|
    |gmem_blk_n_B                              |   9|          2|    1|          2|
    |gmem_blk_n_R                              |   9|          2|    1|          2|
    |gmem_blk_n_W                              |   9|          2|    1|          2|
    |indvar_flatten6_reg_513                   |   9|          2|   16|         32|
    |indvar_flatten_reg_480                    |   9|          2|   16|         32|
    |t_V_1_reg_524                             |   9|          2|    4|          8|
    |t_V_2_reg_535                             |   9|          2|   13|         26|
    |t_V_3_reg_502                             |   9|          2|   13|         26|
    |t_V_reg_491                               |   9|          2|    4|          8|
    |x_0_0_V_address0                          |  15|          3|   12|         36|
    |x_0_0_V_ce0                               |  15|          3|    1|          3|
    |x_1_0_V_address0                          |  15|          3|   12|         36|
    |x_1_0_V_ce0                               |  15|          3|    1|          3|
    |x_2_0_V_address0                          |  15|          3|   12|         36|
    |x_2_0_V_ce0                               |  15|          3|    1|          3|
    |x_3_0_V_address0                          |  15|          3|   12|         36|
    |x_3_0_V_ce0                               |  15|          3|    1|          3|
    |x_4_0_V_address0                          |  15|          3|   12|         36|
    |x_4_0_V_ce0                               |  15|          3|    1|          3|
    |x_5_0_V_address0                          |  15|          3|   12|         36|
    |x_5_0_V_ce0                               |  15|          3|    1|          3|
    |x_6_0_V_address0                          |  15|          3|   12|         36|
    |x_6_0_V_ce0                               |  15|          3|    1|          3|
    |x_7_0_V_address0                          |  15|          3|   12|         36|
    |x_7_0_V_ce0                               |  15|          3|    1|          3|
    |y_0_0_V_address0                          |  15|          3|   12|         36|
    |y_0_0_V_ce0                               |  15|          3|    1|          3|
    |y_0_0_V_we0                               |   9|          2|    1|          2|
    |y_1_0_V_address0                          |  15|          3|   12|         36|
    |y_1_0_V_ce0                               |  15|          3|    1|          3|
    |y_1_0_V_we0                               |   9|          2|    1|          2|
    |y_2_0_V_address0                          |  15|          3|   12|         36|
    |y_2_0_V_ce0                               |  15|          3|    1|          3|
    |y_2_0_V_we0                               |   9|          2|    1|          2|
    |y_3_0_V_address0                          |  15|          3|   12|         36|
    |y_3_0_V_ce0                               |  15|          3|    1|          3|
    |y_3_0_V_we0                               |   9|          2|    1|          2|
    |y_4_0_V_address0                          |  15|          3|   12|         36|
    |y_4_0_V_ce0                               |  15|          3|    1|          3|
    |y_4_0_V_we0                               |   9|          2|    1|          2|
    |y_5_0_V_address0                          |  15|          3|   12|         36|
    |y_5_0_V_ce0                               |  15|          3|    1|          3|
    |y_5_0_V_we0                               |   9|          2|    1|          2|
    |y_6_0_V_address0                          |  15|          3|   12|         36|
    |y_6_0_V_ce0                               |  15|          3|    1|          3|
    |y_6_0_V_we0                               |   9|          2|    1|          2|
    |y_7_0_V_address0                          |  15|          3|   12|         36|
    |y_7_0_V_ce0                               |  15|          3|    1|          3|
    |y_7_0_V_we0                               |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 812|        168|  516|       1407|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |Part1_V_reg_1146              |  32|   0|   32|          0|
    |Part2_V_reg_1151              |  32|   0|   32|          0|
    |add_ln887_1_reg_1012          |  16|   0|   16|          0|
    |add_ln887_reg_1074            |  16|   0|   16|          0|
    |add_ln89_reg_1089             |   3|   0|    3|          0|
    |ap_CS_fsm                     |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4       |   1|   0|    1|          0|
    |ap_rst_n_inv                  |   1|   0|    1|          0|
    |ap_rst_reg_1                  |   1|   0|    1|          0|
    |ap_rst_reg_2                  |   1|   0|    1|          0|
    |gmem_addr_1_reg_1044          |  63|   0|   64|          1|
    |gmem_addr_2_reg_1134          |  63|   0|   64|          1|
    |gmem_addr_3_reg_1140          |  63|   0|   64|          1|
    |gmem_addr_reg_1038            |  63|   0|   64|          1|
    |grp_lift_fu_546_ap_start_reg  |   1|   0|    1|          0|
    |i_V_1_reg_1156                |  13|   0|   13|          0|
    |i_V_reg_1050                  |  13|   0|   13|          0|
    |icmp_ln141_reg_1065           |   1|   0|    1|          0|
    |icmp_ln887_9_reg_1070         |   1|   0|    1|          0|
    |icmp_ln887_reg_1008           |   1|   0|    1|          0|
    |indvar_flatten6_reg_513       |  16|   0|   16|          0|
    |indvar_flatten_reg_480        |  16|   0|   16|          0|
    |p_cast11_reg_996              |  62|   0|   63|          1|
    |p_cast_reg_1002               |  62|   0|   63|          1|
    |ret_V_reg_1033                |  12|   0|   12|          0|
    |select_ln321_1_reg_1023       |   4|   0|    4|          0|
    |select_ln321_reg_1017         |  13|   0|   13|          0|
    |select_ln89_1_reg_1084        |   4|   0|    4|          0|
    |select_ln89_reg_1079          |  13|   0|   13|          0|
    |t_V_1_reg_524                 |   4|   0|    4|          0|
    |t_V_2_reg_535                 |  13|   0|   13|          0|
    |t_V_3_reg_502                 |  13|   0|   13|          0|
    |t_V_reg_491                   |   4|   0|    4|          0|
    |trunc_ln321_reg_1028          |   3|   0|    3|          0|
    |v1_V_reg_1060                 |  32|   0|   32|          0|
    |v2_V_reg_1055                 |  32|   0|   32|          0|
    |which_read_reg_991            |  32|   0|   32|          0|
    |icmp_ln887_9_reg_1070         |  64|  32|    1|          0|
    |icmp_ln887_reg_1008           |  64|  32|    1|          0|
    |ret_V_reg_1033                |  64|  32|   12|          0|
    |trunc_ln321_reg_1028          |  64|  32|    3|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 994| 128|  761|          6|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |    K_lift    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    K_lift    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    K_lift    | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

