#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Nov 23 12:27:42 2024
# Process ID: 47638
# Current directory: /home/curry/code/BNN_accelerator
# Command line: vivado
# Log file: /home/curry/code/BNN_accelerator/vivado.log
# Journal file: /home/curry/code/BNN_accelerator/vivado.jou
# Running On        :curry
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :AMD Ryzen 9 9950X 16-Core Processor
# CPU Frequency     :4291.837 MHz
# CPU Physical cores:16
# CPU Logical cores :32
# Host memory       :16292 MB
# Swap memory       :4294 MB
# Total Virtual     :20587 MB
# Available Virtual :17688 MB
#-----------------------------------------------------------
start_gui
open_project /home/curry/code/BNN/BNN.xpr
update_compile_order -fileset sources_1
launch_simulation
source conv_tb.tcl
restart
run 200 us
relaunch_sim
restart
run 200 us
add_files -norecurse /home/curry/code/BNN_accelerator/rtl/conv_mix.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/curry/code/BNN_accelerator/sim/conv_mix_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top conv_tb [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
close_sim
launch_simulation
source conv_tb.tcl
restart
run 200 us
launch_runs synth_1 -jobs 32
wait_on_run synth_1
launch_simulation -mode post-synthesis -type functional
source conv_tb.tcl
restart
run 200 us
launch_simulation -mode post-synthesis -type timing
source conv_tb.tcl
restart
run 200 us
close_sim
current_sim simulation_3
close_sim
close_sim
