{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622071916865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622071916943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 08:31:56 2021 " "Processing started: Thu May 27 08:31:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622071916943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622071916943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off branch_predictor -c branch_predictor " "Command: quartus_map --read_settings_files=on --write_settings_files=off branch_predictor -c branch_predictor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622071916943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622071918744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622071918744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_predictor.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_predictor.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_predictor " "Found entity 1: branch_predictor" {  } { { "branch_predictor.v" "" { Text "C:/Users/admin/Desktop/isle3/simple-team24/processor_final/branch_predictor/branch_predictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622071937618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622071937618 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_predict_miss1 branch_predictor.v(40) " "Verilog HDL Implicit Net warning at branch_predictor.v(40): created implicit net for \"is_predict_miss1\"" {  } { { "branch_predictor.v" "" { Text "C:/Users/admin/Desktop/isle3/simple-team24/processor_final/branch_predictor/branch_predictor.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622071937618 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_predict_miss2 branch_predictor.v(41) " "Verilog HDL Implicit Net warning at branch_predictor.v(41): created implicit net for \"is_predict_miss2\"" {  } { { "branch_predictor.v" "" { Text "C:/Users/admin/Desktop/isle3/simple-team24/processor_final/branch_predictor/branch_predictor.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622071937618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "branch_predictor " "Elaborating entity \"branch_predictor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622071937665 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_two_instr_branch2 branch_predictor.v(29) " "Verilog HDL or VHDL warning at branch_predictor.v(29): object \"is_two_instr_branch2\" assigned a value but never read" {  } { { "branch_predictor.v" "" { Text "C:/Users/admin/Desktop/isle3/simple-team24/processor_final/branch_predictor/branch_predictor.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622071937665 "|branch_predictor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 branch_predictor.v(45) " "Verilog HDL assignment warning at branch_predictor.v(45): truncated value with size 16 to match size of target (12)" {  } { { "branch_predictor.v" "" { Text "C:/Users/admin/Desktop/isle3/simple-team24/processor_final/branch_predictor/branch_predictor.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622071937665 "|branch_predictor"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622071939645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622071941523 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622071941523 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "exec " "No output dependent on input pin \"exec\"" {  } { { "branch_predictor.v" "" { Text "C:/Users/admin/Desktop/isle3/simple-team24/processor_final/branch_predictor/branch_predictor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622071941852 "|branch_predictor|exec"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "branch_src0\[12\] " "No output dependent on input pin \"branch_src0\[12\]\"" {  } { { "branch_predictor.v" "" { Text "C:/Users/admin/Desktop/isle3/simple-team24/processor_final/branch_predictor/branch_predictor.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622071941852 "|branch_predictor|branch_src0[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "branch_src0\[13\] " "No output dependent on input pin \"branch_src0\[13\]\"" {  } { { "branch_predictor.v" "" { Text "C:/Users/admin/Desktop/isle3/simple-team24/processor_final/branch_predictor/branch_predictor.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622071941852 "|branch_predictor|branch_src0[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "branch_src0\[14\] " "No output dependent on input pin \"branch_src0\[14\]\"" {  } { { "branch_predictor.v" "" { Text "C:/Users/admin/Desktop/isle3/simple-team24/processor_final/branch_predictor/branch_predictor.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622071941852 "|branch_predictor|branch_src0[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "branch_src0\[15\] " "No output dependent on input pin \"branch_src0\[15\]\"" {  } { { "branch_predictor.v" "" { Text "C:/Users/admin/Desktop/isle3/simple-team24/processor_final/branch_predictor/branch_predictor.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622071941852 "|branch_predictor|branch_src0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "branch_src1\[12\] " "No output dependent on input pin \"branch_src1\[12\]\"" {  } { { "branch_predictor.v" "" { Text "C:/Users/admin/Desktop/isle3/simple-team24/processor_final/branch_predictor/branch_predictor.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622071941852 "|branch_predictor|branch_src1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "branch_src1\[13\] " "No output dependent on input pin \"branch_src1\[13\]\"" {  } { { "branch_predictor.v" "" { Text "C:/Users/admin/Desktop/isle3/simple-team24/processor_final/branch_predictor/branch_predictor.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622071941852 "|branch_predictor|branch_src1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "branch_src1\[14\] " "No output dependent on input pin \"branch_src1\[14\]\"" {  } { { "branch_predictor.v" "" { Text "C:/Users/admin/Desktop/isle3/simple-team24/processor_final/branch_predictor/branch_predictor.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622071941852 "|branch_predictor|branch_src1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "branch_src1\[15\] " "No output dependent on input pin \"branch_src1\[15\]\"" {  } { { "branch_predictor.v" "" { Text "C:/Users/admin/Desktop/isle3/simple-team24/processor_final/branch_predictor/branch_predictor.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622071941852 "|branch_predictor|branch_src1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "branch_src2\[12\] " "No output dependent on input pin \"branch_src2\[12\]\"" {  } { { "branch_predictor.v" "" { Text "C:/Users/admin/Desktop/isle3/simple-team24/processor_final/branch_predictor/branch_predictor.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622071941852 "|branch_predictor|branch_src2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "branch_src2\[13\] " "No output dependent on input pin \"branch_src2\[13\]\"" {  } { { "branch_predictor.v" "" { Text "C:/Users/admin/Desktop/isle3/simple-team24/processor_final/branch_predictor/branch_predictor.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622071941852 "|branch_predictor|branch_src2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "branch_src2\[14\] " "No output dependent on input pin \"branch_src2\[14\]\"" {  } { { "branch_predictor.v" "" { Text "C:/Users/admin/Desktop/isle3/simple-team24/processor_final/branch_predictor/branch_predictor.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622071941852 "|branch_predictor|branch_src2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "branch_src2\[15\] " "No output dependent on input pin \"branch_src2\[15\]\"" {  } { { "branch_predictor.v" "" { Text "C:/Users/admin/Desktop/isle3/simple-team24/processor_final/branch_predictor/branch_predictor.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622071941852 "|branch_predictor|branch_src2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr0\[8\] " "No output dependent on input pin \"instr0\[8\]\"" {  } { { "branch_predictor.v" "" { Text "C:/Users/admin/Desktop/isle3/simple-team24/processor_final/branch_predictor/branch_predictor.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622071941852 "|branch_predictor|instr0[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr0\[9\] " "No output dependent on input pin \"instr0\[9\]\"" {  } { { "branch_predictor.v" "" { Text "C:/Users/admin/Desktop/isle3/simple-team24/processor_final/branch_predictor/branch_predictor.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622071941852 "|branch_predictor|instr0[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1622071941852 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "647 " "Implemented 647 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "103 " "Implemented 103 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622071941852 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622071941852 ""} { "Info" "ICUT_CUT_TM_LCELLS" "518 " "Implemented 518 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622071941852 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622071941852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622071941912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 08:32:21 2021 " "Processing ended: Thu May 27 08:32:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622071941912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622071941912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622071941912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622071941912 ""}
