

        *** GPGPU-Sim Simulator Version 3.2.1  [build 15629] ***


               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:32:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            5 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 600.0:1200.0:600.0:600.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Defaultb94e10075a745125e1350a264984ec69  /tmp/tmp.fq8K69txOO/mriq__SIZE1_1
 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000f000 	high:16 low:12
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
*** Initializing Memory Statistics ***
self exe links to: /tmp/tmp.fq8K69txOO/mriq__SIZE1_1
Running md5sum using "md5sum /tmp/tmp.fq8K69txOO/mriq__SIZE1_1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /tmp/tmp.fq8K69txOO/mriq__SIZE1_1 > _cuobjdump_complete_output_IPQQmL"
Parsing file _cuobjdump_complete_output_IPQQmL
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: benchmarks/mriq/mriq.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: benchmarks/mriq/mriq.cu
Done parsing!!!
Adding _cuobjdump_1.ptx with cubin handle 1
Running: cat _ptx_slnSHZ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_gFbV2d
GPGPU-Sim PTX registering constant ck (16384 bytes) to name mapping
262144 pixels in output; 2048 samples in trajectory; using 2048 samples
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

kernel '_Z17ComputePhiMag_GPUPfS_S_i' transfer to GPU hardware scheduler
kernel_name = _Z17ComputePhiMag_GPUPfS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 1819
gpu_sim_insn = 40960
gpu_ipc =      22.5179
gpu_tot_sim_cycle = 1819
gpu_tot_sim_insn = 40960
gpu_tot_ipc =      22.5179
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 12
gpu_total_sim_rate=40960
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 32, Miss = 32 (1), PendingHit = 0 (0)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 32, Miss = 32 (1), PendingHit = 0 (0)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 32, Miss = 32 (1), PendingHit = 0 (0)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 32, Miss = 32 (1), PendingHit = 0 (0)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
total_dl1_misses=128
total_dl1_accesses=128
total_dl1_miss_rate= 1.000000
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:

distro:

gpgpu_n_tot_thrd_icount = 43008
gpgpu_n_tot_w_icount = 1344
gpgpu_n_icache_hits = 704
gpgpu_n_icache_misses = 128
gpgpu_n_l1dcache_read_hits = 0
gpgpu_n_l1dcache_read_misses = 128
gpgpu_n_l1dcache_write_accesses = 64
gpgpu_n_l1dcache_wirte_misses = 64
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 192
gpgpu_n_ccache_misses = 64
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 128
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 4
gpgpu_n_load_insn  = 8192
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:116	W0_Idle:8080	W0_Scoreboard:4738	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1344
maxmrqlatency = 232 
maxdqlatency = 0 
maxmflatency = 581 
averagemflatency = 295 
max_icnt2mem_latency = 24 
max_icnt2sh_latency = 1818 
mrq_lat_table:18 	0 	5 	11 	39 	34 	82 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9 	178 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:5 	131 	33 	19 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	111 	20 	1 	0 	0 	0 	0 	0 	0 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0       825       843         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0       821       842         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0       824       843         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0       820       845         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0       823       848         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 12.000000 38.000000      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 12.000000 38.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 12.000000 40.000000      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 40.000000      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 36.000000      -nan      -nan      -nan      -nan      -nan 
average row locality = 259/10 = 25.900000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0        12        26         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0        12        26         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0        12        26         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0        14        26         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0        14        24         0         0         0         0         0 
total reads: 195
min_bank_accesses = 0!
chip skew: 41/38 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        12         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        14         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        14         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        12         0         0         0         0         0 
total reads: 64
min_bank_accesses = 0!
chip skew: 14/12 = 1.17
average mf latency per bank:
dram[0]:        326    none      none      none      none      none      none      none      none         275       241    none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none         268       239    none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none         275       238    none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none         274       240    none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none         278       237    none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        246         0         0         0         0         0         0         0         0       290       524         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0       280       528         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0       294       581         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0       294       577         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0       297       521         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1819 n_nop=1710 n_act=3 n_pre=0 n_req=53 n_rd=82 n_write=24 bw_util=0.1165
n_activity=595 dram_eff=0.3563
bk0: 6a 1783i bk1: 0a 1785i bk2: 0a 1783i bk3: 0a 1785i bk4: 0a 1777i bk5: 0a 1773i bk6: 0a 1787i bk7: 0a 1793i bk8: 0a 1786i bk9: 24a 1787i bk10: 52a 1786i bk11: 0a 1787i bk12: 0a 1786i bk13: 0a 1781i bk14: 0a 1782i bk15: 0a 1750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.4508
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1819 n_nop=1717 n_act=2 n_pre=0 n_req=50 n_rd=76 n_write=24 bw_util=0.11
n_activity=525 dram_eff=0.381
bk0: 0a 1798i bk1: 0a 1785i bk2: 0a 1783i bk3: 0a 1785i bk4: 0a 1783i bk5: 0a 1779i bk6: 0a 1771i bk7: 0a 1779i bk8: 0a 1787i bk9: 24a 1787i bk10: 52a 1786i bk11: 0a 1787i bk12: 0a 1785i bk13: 0a 1785i bk14: 0a 1780i bk15: 0a 1777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.30566
Cache L2_bank_002:
MSHR contents
MSHR: tag=0x80005e80, atomic=0 1 entries : 0x2b1db4829460 :  mf: uid=  1341, sid04:w13, part=2, addr=0x80005e80, load , size=128, unknown  status = IN_PARTITION_DRAM (1818), 

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1819 n_nop=1715 n_act=2 n_pre=0 n_req=52 n_rd=74 n_write=28 bw_util=0.1121
n_activity=553 dram_eff=0.3689
bk0: 0a 1785i bk1: 0a 1783i bk2: 0a 1785i bk3: 0a 1783i bk4: 0a 1779i bk5: 0a 1771i bk6: 0a 1779i bk7: 0a 1777i bk8: 0a 1778i bk9: 24a 1788i bk10: 50a 1787i bk11: 0a 1786i bk12: 0a 1787i bk13: 0a 1785i bk14: 0a 1780i bk15: 0a 1764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.83892
Cache L2_bank_003:
MSHR contents
MSHR: tag=0x80005f80, atomic=0 1 entries : 0x2b1db4829c40 :  mf: uid=  1344, sid04:w15, part=3, addr=0x80005f80, load , size=128, unknown  status = IN_PARTITION_DRAM (1818), 

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1819 n_nop=1711 n_act=2 n_pre=0 n_req=54 n_rd=78 n_write=28 bw_util=0.1165
n_activity=567 dram_eff=0.3739
bk0: 0a 1783i bk1: 0a 1785i bk2: 0a 1783i bk3: 0a 1779i bk4: 0a 1771i bk5: 0a 1779i bk6: 0a 1777i bk7: 0a 1779i bk8: 0a 1787i bk9: 28a 1787i bk10: 50a 1786i bk11: 0a 1787i bk12: 0a 1785i bk13: 0a 1774i bk14: 0a 1768i bk15: 0a 1766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.86366
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1819 n_nop=1717 n_act=2 n_pre=0 n_req=50 n_rd=76 n_write=24 bw_util=0.11
n_activity=525 dram_eff=0.381
bk0: 0a 1798i bk1: 0a 1785i bk2: 0a 1783i bk3: 0a 1779i bk4: 0a 1771i bk5: 0a 1779i bk6: 0a 1777i bk7: 0a 1779i bk8: 0a 1787i bk9: 28a 1787i bk10: 48a 1786i bk11: 0a 1787i bk12: 0a 1785i bk13: 0a 1783i bk14: 0a 1783i bk15: 0a 1780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.41671
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 50, Miss = 41 (0.82), PendingHit = 9 (0.18)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 38, Miss = 38 (1), PendingHit = 0 (0)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 38, Miss = 38 (1), PendingHit = 0 (0)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 40, Miss = 40 (1), PendingHit = 0 (0)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 38, Miss = 38 (1), PendingHit = 0 (0)
L2 Cache Total Miss Rate = 0.956

icnt_total_pkts_mem_to_simt=756
icnt_total_pkts_simt_to_mem=460

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 4.91176
% Accepted packets = 0 at node 0 (avg = 0.00550055)
lat(1) = 4.91176;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0269527 0.0236524 0.0258526 0.0264026 0.0236524 0 0 0 0 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 4.40196
% Accepted packets = 0 at node 0 (avg = 0.00904003)
lat(2) = 4.40196;
thru(2,:) = [ 0 0.0519802 0.0519802 0.0519802 0.0519802 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
% latency change    = 0.115813
% throughput change = 0.391534
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 4.91176 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.00550055 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 123 14 2 1 7 0 5 7 3 5 6 4 2 2 1 3 5 1 3 1 2 3 0 1 0 0 0 1 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (204 samples)
traffic_manager/hop_stats_freq = [ 0 204 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 4.40196 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.00904003 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 61 3 1 1 90 21 5 8 8 1 0 2 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (204 samples)
traffic_manager/hop_stats_freq = [ 0 204 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 40960 (inst/sec)
gpgpu_simulation_rate = 1819 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

kernel '_Z12ComputeQ_GPUiiPfS_S_S_S_' transfer to GPU hardware scheduler
kernel_name = _Z12ComputeQ_GPUiiPfS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 53729095
gpu_sim_insn = 26720086245
gpu_ipc =     497.3113
gpu_tot_sim_cycle = 53730914
gpu_tot_sim_insn = 26720127205
gpu_tot_ipc =     497.2953
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 9714
gpu_stall_icnt2sh    = 6243
gpu_total_sim_rate=592004
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2880, Miss = 2880 (1), PendingHit = 0 (0)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3072, Miss = 3072 (1), PendingHit = 0 (0)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2912, Miss = 2912 (1), PendingHit = 0 (0)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2912, Miss = 2912 (1), PendingHit = 0 (0)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2912, Miss = 2912 (1), PendingHit = 0 (0)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2880, Miss = 2880 (1), PendingHit = 0 (0)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3040, Miss = 3040 (1), PendingHit = 0 (0)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2880, Miss = 2880 (1), PendingHit = 0 (0)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2880, Miss = 2880 (1), PendingHit = 0 (0)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3040, Miss = 3040 (1), PendingHit = 0 (0)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2880, Miss = 2880 (1), PendingHit = 0 (0)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2880, Miss = 2880 (1), PendingHit = 0 (0)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3040, Miss = 3040 (1), PendingHit = 0 (0)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2880, Miss = 2880 (1), PendingHit = 0 (0)
total_dl1_misses=41088
total_dl1_accesses=41088
total_dl1_miss_rate= 1.000000
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 
distro:
117309, 117343, 117309, 117377, 117309, 117377, 117275, 117411, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120471, 120539, 120471, 120539, 120471, 120539, 120471, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120471, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120522, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120488, 120539, 120488, 120539, 
gpgpu_n_tot_thrd_icount = 31585304576
gpgpu_n_tot_w_icount = 987040768
gpgpu_n_icache_hits = 551917810
gpgpu_n_icache_misses = 57225379
gpgpu_n_l1dcache_read_hits = 0
gpgpu_n_l1dcache_read_misses = 41088
gpgpu_n_l1dcache_write_accesses = 16448
gpgpu_n_l1dcache_wirte_misses = 70
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 35708800
gpgpu_n_ccache_misses = 2097536
gpgpu_n_stall_shd_mem = 5514117
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 41088
gpgpu_n_mem_write_global = 16448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 65550
gpgpu_n_load_insn  = 2629632
gpgpu_n_store_insn = 1052672
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = -2147483648
gpgpu_n_param_mem_insn = 272121856
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5301231
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5301231
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 212886
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:124065829	W0_Idle:281746445	W0_Scoreboard:55234804	W1:66515	W2:96152	W3:150841	W4:147101	W5:104499	W6:76942	W7:91562	W8:114631	W9:210324	W10:1724735	W11:3905291	W12:3419210	W13:6314514	W14:17239139	W15:54317992	W16:102851088	W17:54317992	W18:17239139	W19:6314514	W20:3419210	W21:3905291	W22:1724735	W23:210324	W24:114631	W25:91562	W26:76942	W27:104499	W28:147101	W29:150841	W30:96152	W31:45577	W32:708251722
maxmrqlatency = 390 
maxdqlatency = 0 
maxmflatency = 728 
averagemflatency = 176 
max_icnt2mem_latency = 343 
max_icnt2sh_latency = 53730913 
mrq_lat_table:40693 	2376 	1842 	1729 	4238 	3064 	1041 	266 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	65578 	41332 	15188 	988 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:2084258 	118306 	2758 	3261 	11027 	305 	340 	646 	165 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	85576 	11888 	6856 	2279 	39 	0 	0 	0 	0 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	896 	896 	2688 	
mf_lat_pw_table:5376 	6528 	0 	0 	0 	0 	48347 	868 	162 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        44        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        44        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        46        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        46        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        44        32        32        32        32        32 
maximum service time to same row:
dram[0]:   5647034   5634910   5637331   5644416   5629796   5639340   5630661   5628783   5635092   5631787   5630064   5634303   5631270   5643931   5641095   5629180 
dram[1]:   5647064   5634913   5637481   5644419   5629796   5639340   5630664   5628781   5635094   5631785   5630067   5634303   5631271   5643929   5641096   5629180 
dram[2]:   5647049   5634914   5637482   5644403   5629790   5639338   5630674   5628779   5635089   5631783   5630059   5634303   5631258   5643927   5641090   5629178 
dram[3]:   5647059   5634917   5637484   5644415   5629615   5639340   5630667   5628777   5635090   5631781   5630070   5634301   5631269   5643926   5641092   5629178 
dram[4]:   5647053   5634914   5637482   5644414   5629615   5639339   5630666   5628770   5635090   5631746   5630063   5634301   5631262   5643894   5641101   5629189 
average row accesses per activate:
dram[0]: 29.608696 23.862068 28.956522 28.173914 24.370371 23.172413 21.000000 19.000000 20.114286 15.911111 21.823530 25.142857 32.000000 22.000000 32.000000 26.846153 
dram[1]: 29.565218 22.322580 26.639999 28.086956 24.370371 21.677420 22.400000 17.100000 20.705883 15.234042 18.549999 25.142857 32.000000 22.000000 32.000000 23.266666 
dram[2]: 27.440001 22.322580 26.600000 28.086956 27.500000 21.677420 16.799999 17.100000 22.000000 16.651163 19.578947 25.142857 27.076923 22.000000 29.333334 21.812500 
dram[3]: 27.480000 22.258064 26.680000 25.840000 26.400000 21.677420 16.000000 17.150000 19.027027 15.955556 19.578947 25.142857 27.076923 22.000000 29.333334 24.857143 
dram[4]: 27.320000 23.793104 29.000000 25.840000 24.444445 23.172413 19.764706 17.150000 20.705883 15.276596 23.125000 25.142857 27.076923 22.000000 32.000000 23.266666 
average row locality = 55260/2430 = 22.740740
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       521       532       512       512       512       512       512       512       512       524       538       512       512       512       512       512 
dram[1]:       520       532       512       512       512       512       512       512       512       524       538       512       512       512       512       512 
dram[2]:       526       532       512       512       512       512       512       512       512       524       538       512       512       512       512       512 
dram[3]:       527       530       512       512       512       512       512       512       512       526       538       512       512       512       512       512 
dram[4]:       523       530       512       512       512       512       512       512       512       526       536       512       512       512       512       512 
total reads: 41305
bank skew: 538/512 = 1.05
chip skew: 8265/8258 = 1.00
number of total write accesses:
dram[0]:       160       160       154       136       146       160       160       172       192       192       204       192       192       192       192       186 
dram[1]:       160       160       154       134       146       160       160       172       192       192       204       192       192       192       192       186 
dram[2]:       160       160       153       134       148       160       160       172       192       192       206       192       192       192       192       186 
dram[3]:       160       160       155       134       148       160       160       174       192       192       206       192       192       192       192       184 
dram[4]:       160       160       155       134       148       160       160       174       192       192       204       192       192       192       192       186 
total reads: 13955
bank skew: 206/134 = 1.54
chip skew: 2793/2788 = 1.00
average mf latency per bank:
dram[0]:        816      2106       248       257       250       258       257       248       241       242       235       228       229       232       235       240
dram[1]:        813      2106       249       261       252       257       257       248       242       244       235       229       229       233       234       241
dram[2]:        805      2109       251       258       252       259       259       248       244       246       235       229       231       232       234       242
dram[3]:        804      1926       248       257       252       257       257       248       242       241       235       227       232       229       233       241
dram[4]:       1000      1925       247       259       253       258       258       250       242       243       234       228       231       232       233       240
maximum mf latency per bank:
dram[0]:        577       545       540       583       539       712       707       707       570       572       585       469       468       626       532       644
dram[1]:        578       534       561       599       624       722       716       636       585       593       626       444       473       627       526       646
dram[2]:        535       522       560       581       661       728       678       674       654       690       652       455       484       638       522       645
dram[3]:        534       528       581       571       605       677       690       718       584       559       578       422       499       551       506       624
dram[4]:        545       511       598       590       584       703       709       706       583       664       560       445       486       636       525       635

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53730914 n_nop=53707898 n_act=467 n_pre=451 n_req=11049 n_rd=16518 n_write=5580 bw_util=0.0008225
n_activity=119826 dram_eff=0.3688
bk0: 1042a 53725363i bk1: 1064a 53725012i bk2: 1024a 53725418i bk3: 1024a 53724922i bk4: 1024a 53724929i bk5: 1024a 53725284i bk6: 1024a 53724823i bk7: 1024a 53724829i bk8: 1024a 53724319i bk9: 1048a 53723892i bk10: 1076a 53724075i bk11: 1024a 53723578i bk12: 1024a 53722809i bk13: 1024a 53722016i bk14: 1024a 53721667i bk15: 1024a 53717338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00147142
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53730914 n_nop=53707866 n_act=486 n_pre=470 n_req=11046 n_rd=16516 n_write=5576 bw_util=0.0008223
n_activity=120223 dram_eff=0.3675
bk0: 1040a 53725909i bk1: 1064a 53724919i bk2: 1024a 53725396i bk3: 1024a 53724637i bk4: 1024a 53724808i bk5: 1024a 53725033i bk6: 1024a 53724877i bk7: 1024a 53724899i bk8: 1024a 53724577i bk9: 1048a 53724474i bk10: 1076a 53724111i bk11: 1024a 53722956i bk12: 1024a 53723050i bk13: 1024a 53721317i bk14: 1024a 53721761i bk15: 1024a 53717126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00142719
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53730914 n_nop=53707832 n_act=494 n_pre=478 n_req=11055 n_rd=16528 n_write=5582 bw_util=0.000823
n_activity=120722 dram_eff=0.3663
bk0: 1052a 53725577i bk1: 1064a 53725493i bk2: 1024a 53724966i bk3: 1024a 53725037i bk4: 1024a 53725159i bk5: 1024a 53725021i bk6: 1024a 53724872i bk7: 1024a 53724831i bk8: 1024a 53724380i bk9: 1048a 53724141i bk10: 1076a 53723870i bk11: 1024a 53723076i bk12: 1024a 53722904i bk13: 1024a 53721836i bk14: 1024a 53721543i bk15: 1024a 53716886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00139901
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53730914 n_nop=53707810 n_act=502 n_pre=486 n_req=11058 n_rd=16530 n_write=5586 bw_util=0.0008232
n_activity=120669 dram_eff=0.3666
bk0: 1054a 53725419i bk1: 1060a 53725044i bk2: 1024a 53724806i bk3: 1024a 53724422i bk4: 1024a 53724912i bk5: 1024a 53724748i bk6: 1024a 53725100i bk7: 1024a 53725099i bk8: 1024a 53724778i bk9: 1052a 53724803i bk10: 1076a 53724145i bk11: 1024a 53723319i bk12: 1024a 53722843i bk13: 1024a 53722036i bk14: 1024a 53721138i bk15: 1024a 53716430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00139203
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53730914 n_nop=53707860 n_act=483 n_pre=467 n_req=11052 n_rd=16518 n_write=5586 bw_util=0.0008228
n_activity=119597 dram_eff=0.3696
bk0: 1046a 53725576i bk1: 1060a 53725220i bk2: 1024a 53724906i bk3: 1024a 53724795i bk4: 1024a 53725396i bk5: 1024a 53725179i bk6: 1024a 53725005i bk7: 1024a 53724610i bk8: 1024a 53724288i bk9: 1052a 53724394i bk10: 1072a 53723786i bk11: 1024a 53723333i bk12: 1024a 53722899i bk13: 1024a 53721766i bk14: 1024a 53721692i bk15: 1024a 53716930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00143465
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 25092, Miss = 8259 (0.329), PendingHit = 34 (0.00136)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 156146, Miss = 8258 (0.0529), PendingHit = 28 (0.000179)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 680464, Miss = 8264 (0.0121), PendingHit = 50 (7.35e-05)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 941330, Miss = 8265 (0.00878), PendingHit = 53 (5.63e-05)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 418034, Miss = 8259 (0.0198), PendingHit = 42 (0.0001)
L2 Cache Total Miss Rate = 0.019

icnt_total_pkts_mem_to_simt=10908438
icnt_total_pkts_simt_to_mem=2286858

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 1.16506
% Accepted packets = 0 at node 0 (avg = 0.000925091)
lat(3) = 1.16506;
thru(3,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.000354985 0.00157468 0.00645403 0.00888161 0.00401179 0 0 0 0 ];
% latency change    = 2.77831
% throughput change = 8.77205
Traffic 1 Stat
%=================================
% Average latency = 5.10486
% Accepted packets = 0 at node 14 (avg = 0.00441332)
lat(4) = 5.10486;
thru(4,:) = [ 0.00713719 0.00753361 0.00713711 0.00713711 0.00713711 0.00713719 0.00753368 0.00713719 0.00713719 0.00753368 0.00713719 0.00713719 0.00753368 0.00713719 0 0 0 0 0 0 0 0 0 ];
% latency change    = 0.771775
% throughput change = 0.790386
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 3.03841 (2 samples)
Traffic[0]class0Overall average accepted rate = 0.00321282 (2 samples)
Traffic[0]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 2188367 14230 242 203 726 173 148 470 5122 6442 1849 640 240 138 88 312 280 28 20 23 65 77 17 5 2 5 14 1 0 2 8 2 2 1 7 0 3 4 6 2 1 0 2 1 2 3 5 1 5 1 4 0 4 4 2 3 3 1 4 2 3 1 1 3 7 1 5 1 3 1 3 3 2 1 4 1 0 0 3 0 3 0 1 4 1 0 2 0 5 1 2 0 0 1 3 1 4 1 1 0 3 3 3 2 2 1 4 1 4 2 5 7 7 1 5 2 2 1 6 0 3 1 2 2 4 1 3 4 3 1 6 3 7 1 5 1 5 2 4 2 2 2 0 2 4 2 3 1 1 0 3 5 6 1 8 1 6 1 1 2 2 1 3 1 6 1 5 1 3 1 3 1 2 0 6 0 2 3 5 1 6 3 2 0 2 2 6 2 4 3 2 2 6 1 3 1 4 1 2 4 2 2 4 1 1 2 3 3 6 4 4 0 9 2 4 1 5 1 7 1 3 1 4 3 3 1 2 0 14 3 5 2 7 0 6 1 1 3 2 1 5 2 4 2 0 0 5 0 5 1 8 1 3 0 5 0 6 2 3 2 6 1 4 1 2 3 5 1 4 2 4 1 6 0 2 3 3 2 3 2 4 0 5 1 3 4 3 2 3 2 4 3 3 1 4 2 4 0 2 1 4 1 4 3 3 3 3 1 7 1 2 1 1 1 2 1 6 1 2 4 2 0 1 0 2 2 4 0 8 3 4 1 4 2 2 2 0 3 3 0 3 1 4 2 2 1 3 1 2 1 0 2 2 1 2 0 6 2 1 1 5 0 2 0 0 1 0 0 3 0 0 0 1 0 1 0 3 2 1 0 0 3 4 0 2 0 3 2 2 1 0 0 1 2 1 0 1 1 1 2 0 0 1 0 1 2 2 0 2 0 2 0 2 1 1 0 2 0 1 0 2 0 1 0 2 0 1 0 0 0 0 0 1 0 1 0 0 0 1 0 0 0 1 0 2 0 0 0 0 0 0 0 0 0 1 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 1 0 2 0 2 0 0 0 1 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (2221066 samples)
traffic_manager/hop_stats_freq = [ 0 2221066 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 4.75341 (2 samples)
Traffic[1]class0Overall average accepted rate = 0.00672668 (2 samples)
Traffic[1]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 15231 268 64149 728 2045602 31652 2123 40800 3838 1324 1828 965 1015 1229 628 678 781 911 529 363 697 360 292 535 319 349 431 204 229 277 345 187 113 204 130 169 191 113 112 173 95 105 98 65 47 63 34 31 24 20 26 12 22 8 19 27 11 7 7 7 14 2 5 1 11 8 4 6 2 4 4 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (2221066 samples)
traffic_manager/hop_stats_freq = [ 0 2221066 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 12 hrs, 32 min, 15 sec (45135 sec)
gpgpu_simulation_rate = 592004 (inst/sec)
gpgpu_simulation_rate = 1190 (cycle/sec)

kernel '_Z12ComputeQ_GPUiiPfS_S_S_S_' transfer to GPU hardware scheduler
kernel_name = _Z12ComputeQ_GPUiiPfS_S_S_S_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 53084716
gpu_sim_insn = 26719814652
gpu_ipc =     503.3429
gpu_tot_sim_cycle = 106815630
gpu_tot_sim_insn = 53439941857
gpu_tot_ipc =     500.3008
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22292
gpu_stall_icnt2sh    = 10936
gpu_total_sim_rate=624400
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5920, Miss = 5920 (1), PendingHit = 0 (0)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5952, Miss = 5952 (1), PendingHit = 0 (0)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5792, Miss = 5792 (1), PendingHit = 0 (0)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5792, Miss = 5792 (1), PendingHit = 0 (0)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5792, Miss = 5792 (1), PendingHit = 0 (0)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5760, Miss = 5760 (1), PendingHit = 0 (0)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5920, Miss = 5920 (1), PendingHit = 0 (0)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5920, Miss = 5920 (1), PendingHit = 0 (0)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5920, Miss = 5920 (1), PendingHit = 0 (0)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5920, Miss = 5920 (1), PendingHit = 0 (0)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5760, Miss = 5760 (1), PendingHit = 0 (0)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5760, Miss = 5760 (1), PendingHit = 0 (0)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5920, Miss = 5920 (1), PendingHit = 0 (0)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5920, Miss = 5920 (1), PendingHit = 0 (0)
total_dl1_misses=82048
total_dl1_accesses=82048
total_dl1_miss_rate= 1.000000
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 
distro:
117309, 117343, 117309, 117377, 117309, 117377, 117275, 117411, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120471, 120539, 120471, 120539, 120471, 120539, 120471, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120471, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120522, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120488, 120539, 120488, 120539, 120333, 120316, 120384, 120367, 120741, 120435, 120367, 120384, 120435, 120384, 120401, 120350, 120401, 120350, 120435, 120350, 120571, 120231, 120537, 120265, 120503, 120231, 120469, 120231, 120350, 120282, 120384, 120265, 120418, 120265, 120435, 120333, 120248, 120571, 120282, 120571, 120316, 120503, 120350, 120469, 120350, 120435, 120350, 120435, 120333, 120401, 120333, 120435, 120333, 120401, 120333, 120401, 120333, 120384, 120316, 120401, 120333, 120367, 120367, 120367, 120367, 120367, 120333, 120384, 120384, 120299, 120384, 120299, 120384, 120333, 120350, 120333, 120350, 120316, 120384, 120299, 120384, 120333, 120401, 120333, 120401, 120333, 120401, 120333, 120435, 120316, 120384, 120299, 120401, 120299, 120435, 120299, 120469, 120265, 120537, 120265, 120452, 120384, 120452, 120384, 120418, 120384, 120384, 120384, 120384, 120418, 120384, 120418, 120418, 120418, 120418, 120435, 120418, 120435, 120418, 120435, 120418, 120435, 120367, 120401, 120367, 120401, 120384, 120401, 120384, 120435, 120384, 120435, 120418, 120418, 120418, 120418, 120418, 120418, 120384, 120435, 120384, 120401, 120367, 120401, 120299, 120401, 120299, 120435, 120265, 120469, 120265, 120469, 120282, 120537, 120265, 120571, 120231, 120571, 120197, 120605, 120197, 120605, 120231, 120520, 120486, 120231, 120452, 120265, 120418, 120231, 120418, 120282, 120384, 120265, 120384, 120333, 120367, 120333, 120401, 120333, 120401, 120333, 120401, 120333, 120401, 120333, 120435, 120333, 120435, 120333, 120401, 120333, 120401, 120333, 120401, 120333, 120435, 120384, 120401, 120384, 120401, 120384, 120401, 120350, 120435, 120350, 120435, 120350, 120435, 120384, 120435, 120384, 120435, 120401, 120435, 120401, 120435, 120367, 120435, 120367, 120435, 120367, 120435, 120367, 120418, 120418, 120418, 120418, 120384, 120401, 120384, 120401, 120384, 120401, 120384, 120401, 120367, 120435, 120333, 120401, 120333, 120401, 120333, 120401, 120333, 120401, 120333, 120350, 120333, 120367, 120333, 120401, 120333, 120401, 120367, 120367, 120367, 120350, 120367, 120350, 120350, 120265, 120418, 120316, 120418, 120282, 120452, 120316, 120452, 120265, 120503, 120265, 120537, 120231, 120571, 120231, 120605, 120197, 120571, 120214, 120520, 120231, 120537, 120231, 120503, 120231, 120401, 120299, 120401, 120333, 120401, 120384, 120418, 120384, 120418, 120384, 120384, 120418, 120384, 120418, 120384, 120418, 120418, 120418, 120418, 120435, 120418, 120435, 120401, 120435, 120401, 120401, 120367, 120401, 120333, 120435, 120282, 120469, 120282, 120503, 120282, 120571, 120248, 120605, 120571, 120282, 120605, 120248, 120537, 120248, 120503, 120316, 120435, 120316, 120435, 120350, 120401, 120350, 120435, 120367, 120435, 120401, 120435, 120401, 120435, 120401, 120435, 120401, 120435, 120384, 120418, 120384, 120418, 120384, 120418, 120384, 120384, 120316, 120384, 120316, 120350, 120316, 120350, 120299, 120384, 120333, 120401, 120333, 120401, 120333, 120401, 120333, 120401, 120316, 120384, 120333, 120401, 120333, 120401, 120333, 120401, 120333, 120401, 120333, 120435, 120384, 120435, 120350, 120384, 120401, 120350, 120401, 120384, 120401, 120367, 120435, 120333, 120401, 120333, 120401, 120299, 120401, 120265, 120435, 120265, 120469, 120265, 120503, 120299, 120537, 120265, 120571, 120231, 120571, 120197, 120588, 120180, 120588, 120214, 120520, 120452, 120248, 120452, 120248, 120418, 120248, 120418, 120299, 120401, 120333, 120367, 120333, 120367, 120333, 120401, 120333, 120401, 120316, 120401, 120333, 120401, 120333, 120435, 120333, 120435, 120333, 120401, 120333, 120401, 120384, 120401, 120384, 120435, 120384, 120401, 120384, 120401, 120384, 120435, 120350, 120435, 120350, 120435, 120350, 120435, 120401, 120435, 120401, 120435, 120401, 120469, 120367, 120435, 120367, 120435, 120384, 120418, 120384, 120418, 120384, 120418, 120418, 120418, 120384, 120384, 120401, 120384, 120401, 120384, 120401, 120333, 120401, 120333, 120401, 120333, 120401, 120333, 120401, 120333, 120384, 120316, 120401, 120333, 120367, 120333, 120367, 120333, 120401, 120333, 120384, 120333, 120350, 120350, 120350, 120316, 120350, 120384, 120418, 120418, 120418, 120418, 120418, 120418, 120418, 120418, 120435, 120367, 120435, 120367, 120401, 120367, 120435, 120333, 120435, 120299, 120503, 120248, 120537, 120248, 120605, 120282, 120571, 120316, 120537, 120316, 120469, 120350, 120435, 120282, 120571, 120282, 120503, 120265, 120503, 120299, 120469, 120299, 120435, 120299, 120435, 120299, 120401, 120316, 120367, 120333, 120401, 120333, 120401, 120333, 120401, 120333, 120401, 120367, 120350, 120350, 120350, 120350, 120350, 120316, 120384, 120384, 120316, 120384, 120350, 120384, 120367, 120367, 120333, 120401, 120333, 120401, 120333, 120401, 120333, 120401, 120333, 120401, 120333, 120435, 120333, 120435, 120333, 120401, 120265, 120401, 120333, 120435, 120350, 120469, 120316, 120537, 120282, 
gpgpu_n_tot_thrd_icount = 3014660448
gpgpu_n_tot_w_icount = 1973256331
gpgpu_n_icache_hits = 1103410248
gpgpu_n_icache_misses = 114026923
gpgpu_n_l1dcache_read_hits = 0
gpgpu_n_l1dcache_read_misses = 82048
gpgpu_n_l1dcache_write_accesses = 32832
gpgpu_n_l1dcache_wirte_misses = 80
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 71417728
gpgpu_n_ccache_misses = 4194688
gpgpu_n_stall_shd_mem = 11002961
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 82048
gpgpu_n_mem_write_global = 32832
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 131086
gpgpu_n_load_insn  = 5251072
gpgpu_n_store_insn = 2101248
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 544227328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 10563887
gpgpu_stall_shd_mem[c_mem][bk_conf] = 10563887
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 439074
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:247344639	W0_Idle:540678906	W0_Scoreboard:117499732	W1:227590	W2:269195	W3:405977	W4:393601	W5:399619	W6:386155	W7:467211	W8:635477	W9:747286	W10:2292552	W11:5199365	W12:6763025	W13:12487418	W14:37604578	W15:108228120	W16:202990676	W17:108228120	W18:37604578	W19:12487418	W20:6763025	W21:5199365	W22:2292552	W23:747286	W24:635477	W25:467211	W26:386155	W27:399619	W28:393601	W29:405977	W30:269195	W31:204612	W32:1417274295
maxmrqlatency = 520 
maxdqlatency = 0 
maxmflatency = 1160 
averagemflatency = 178 
max_icnt2mem_latency = 599 
max_icnt2sh_latency = 106815629 
mrq_lat_table:81690 	4855 	3681 	3533 	8686 	6538 	2485 	1015 	115 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	131555 	81825 	29644 	2927 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:4168237 	236145 	6052 	6807 	21478 	579 	624 	1228 	696 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	171881 	23598 	13120 	4459 	76 	0 	0 	0 	0 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	896 	896 	2688 	
mf_lat_pw_table:5376 	10112 	12800 	0 	0 	0 	97505 	1603 	308 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        44        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        44        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        46        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        46        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        44        32        32        32        32        32 
maximum service time to same row:
dram[0]:   5647034   5634910   5637331   5644416   5629796   5639340   5630661   5628783   5635092   5631787   5630064   5634303   5631270   5643931   5641095   5629180 
dram[1]:   5647064   5634913   5637481   5644419   5629796   5639340   5630664   5628781   5635094   5631785   5630067   5634303   5631271   5643929   5641096   5629180 
dram[2]:   5647049   5634914   5637482   5644403   5629790   5639338   5630674   5628779   5635089   5631783   5630059   5634303   5631258   5643927   5641090   5629178 
dram[3]:   5647059   5634917   5637484   5644415   5629615   5639340   5630667   5628777   5635090   5631781   5630070   5634301   5631269   5643926   5641092   5629178 
dram[4]:   5647053   5634914   5637482   5644414   5629615   5639339   5630666   5628770   5635090   5631746   5630063   5634301   5631262   5643894   5641101   5629189 
average row accesses per activate:
dram[0]: 25.181818 22.158730 28.081633 26.509804 22.258064 18.526316 17.600000 16.904762 21.176470 15.446809 18.400000 24.275862 32.000000 24.275862 32.000000 29.083334 
dram[1]: 25.163637 20.835821 25.962265 25.471699 21.230770 18.526316 17.170732 16.904762 21.492537 14.816326 16.727272 24.275862 32.000000 24.275862 30.608696 26.846153 
dram[2]: 23.559322 20.835821 24.140350 25.471699 20.352942 19.027027 14.978724 15.955056 21.492537 16.883720 16.197802 24.275862 29.333334 24.275862 29.333334 24.928572 
dram[3]: 24.403509 21.446154 24.140350 24.545454 20.656717 19.027027 14.666667 16.534883 20.000000 15.145833 16.377777 25.142857 29.333334 24.275862 29.333334 26.807692 
dram[4]: 24.333334 22.126984 26.980392 24.545454 20.656717 18.526316 16.000000 16.534883 21.492537 14.836735 19.064936 25.142857 29.333334 24.275862 32.000000 25.814816 
average row locality = 112601/5255 = 21.427402
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1033      1044      1024      1024      1024      1024      1024      1024      1024      1036      1050      1024      1024      1024      1024      1024 
dram[1]:      1032      1044      1024      1024      1024      1024      1024      1024      1024      1036      1050      1024      1024      1024      1024      1024 
dram[2]:      1038      1044      1024      1024      1024      1024      1024      1024      1024      1036      1050      1024      1024      1024      1024      1024 
dram[3]:      1039      1042      1024      1024      1024      1024      1024      1024      1024      1038      1050      1024      1024      1024      1024      1024 
dram[4]:      1035      1042      1024      1024      1024      1024      1024      1024      1024      1038      1048      1024      1024      1024      1024      1024 
total reads: 82265
bank skew: 1050/1024 = 1.03
chip skew: 16457/16450 = 1.00
number of total write accesses:
dram[0]:       352       352       352       328       356       384       384       396       416       416       422       384       384       384       384       372 
dram[1]:       352       352       352       326       356       384       384       396       416       416       422       384       384       384       384       372 
dram[2]:       352       352       352       326       360       384       384       396       416       416       424       384       384       384       384       372 
dram[3]:       352       352       352       326       360       384       384       398       416       416       424       384       384       384       384       370 
dram[4]:       352       352       352       326       360       384       384       398       416       416       420       384       384       384       384       370 
total reads: 30336
bank skew: 424/326 = 1.30
chip skew: 6070/6064 = 1.00
average mf latency per bank:
dram[0]:        804      2090       245       252       242       249       249       241       238       240       232       229       233       234       240       244
dram[1]:        805      2092       248       254       245       251       250       241       239       242       233       230       233       236       240       245
dram[2]:        800      2093       249       253       246       252       252       240       240       243       234       231       235       236       240       245
dram[3]:        799      1910       247       251       244       251       250       242       239       239       233       231       235       233       239       244
dram[4]:        991      1909       246       253       245       251       250       242       240       241       233       230       235       234       240       244
maximum mf latency per bank:
dram[0]:       1141       962       823      1033       901       890       932       874       869       869       806       683       688       720       899       904
dram[1]:       1004      1059       962      1053      1160       986       884       998       872      1096       773       893       899       912       837       904
dram[2]:        957       954       916       909      1101       961       956       963       898      1130       788       584       798       867       861       863
dram[3]:        906       918       846       893       986       992       902       846       972      1000       969       845       865       882       922       926
dram[4]:       1001       948       924       968      1101      1070       946       914       786      1004       789       726       697       901       979       845

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106815630 n_nop=106768582 n_act=1015 n_pre=999 n_req=22517 n_rd=32902 n_write=12132 bw_util=0.0008432
n_activity=242099 dram_eff=0.372
bk0: 2066a 106803586i bk1: 2088a 106803254i bk2: 2048a 106803801i bk3: 2048a 106802972i bk4: 2048a 106803444i bk5: 2048a 106803496i bk6: 2048a 106802746i bk7: 2048a 106802803i bk8: 2048a 106802035i bk9: 2072a 106800848i bk10: 2100a 106800616i bk11: 2048a 106799334i bk12: 2048a 106797622i bk13: 2048a 106796214i bk14: 2048a 106795325i bk15: 2048a 106786128i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00179568
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106815630 n_nop=106768524 n_act=1047 n_pre=1031 n_req=22514 n_rd=32900 n_write=12128 bw_util=0.0008431
n_activity=243412 dram_eff=0.37
bk0: 2064a 106803797i bk1: 2088a 106802949i bk2: 2048a 106803146i bk3: 2048a 106802240i bk4: 2048a 106802691i bk5: 2048a 106802833i bk6: 2048a 106802627i bk7: 2048a 106802971i bk8: 2048a 106802101i bk9: 2072a 106801879i bk10: 2100a 106800883i bk11: 2048a 106798364i bk12: 2048a 106798333i bk13: 2048a 106794784i bk14: 2048a 106795064i bk15: 2048a 106785881i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00176985
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106815630 n_nop=106768448 n_act=1073 n_pre=1057 n_req=22526 n_rd=32912 n_write=12140 bw_util=0.0008435
n_activity=243543 dram_eff=0.37
bk0: 2076a 106803296i bk1: 2088a 106803080i bk2: 2048a 106802930i bk3: 2048a 106802669i bk4: 2048a 106803191i bk5: 2048a 106803035i bk6: 2048a 106802937i bk7: 2048a 106802517i bk8: 2048a 106802150i bk9: 2072a 106801279i bk10: 2100a 106800151i bk11: 2048a 106798341i bk12: 2048a 106798195i bk13: 2048a 106795293i bk14: 2048a 106794923i bk15: 2048a 106785426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00174214
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106815630 n_nop=106768438 n_act=1077 n_pre=1061 n_req=22527 n_rd=32914 n_write=12140 bw_util=0.0008436
n_activity=242803 dram_eff=0.3711
bk0: 2078a 106803177i bk1: 2084a 106802995i bk2: 2048a 106802655i bk3: 2048a 106802002i bk4: 2048a 106802775i bk5: 2048a 106802653i bk6: 2048a 106803129i bk7: 2048a 106803442i bk8: 2048a 106802204i bk9: 2076a 106802257i bk10: 2100a 106800817i bk11: 2048a 106799105i bk12: 2048a 106798010i bk13: 2048a 106795880i bk14: 2048a 106794318i bk15: 2048a 106784674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.001737
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106815630 n_nop=106768522 n_act=1045 n_pre=1029 n_req=22517 n_rd=32902 n_write=12132 bw_util=0.0008432
n_activity=241681 dram_eff=0.3727
bk0: 2070a 106803907i bk1: 2084a 106802862i bk2: 2048a 106802960i bk3: 2048a 106802625i bk4: 2048a 106803807i bk5: 2048a 106803329i bk6: 2048a 106803098i bk7: 2048a 106802440i bk8: 2048a 106801894i bk9: 2076a 106801435i bk10: 2096a 106800194i bk11: 2048a 106798707i bk12: 2048a 106797983i bk13: 2048a 106795386i bk14: 2048a 106794926i bk15: 2048a 106785581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00178905
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 50128, Miss = 16451 (0.328), PendingHit = 34 (0.000678)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 312254, Miss = 16450 (0.0527), PendingHit = 28 (8.97e-05)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1360862, Miss = 16456 (0.0121), PendingHit = 50 (3.67e-05)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1882592, Miss = 16457 (0.00874), PendingHit = 53 (2.82e-05)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 836030, Miss = 16451 (0.0197), PendingHit = 42 (5.02e-05)
L2 Cache Total Miss Rate = 0.019

icnt_total_pkts_mem_to_simt=21815830
icnt_total_pkts_simt_to_mem=4573194

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 1.23387
% Accepted packets = 0 at node 0 (avg = 0.000936295)
lat(5) = 1.23387;
thru(5,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.000359237 0.00159379 0.00653211 0.00898916 0.00406049 0 0 0 0 ];
% latency change    = 3.13729
% throughput change = 3.7136
Traffic 1 Stat
%=================================
% Average latency = 5.09837
% Accepted packets = 0 at node 14 (avg = 0.00446677)
lat(6) = 5.09837;
thru(6,:) = [ 0.00762492 0.0072236 0.0072236 0.0072236 0.0072236 0.0072236 0.0072236 0.00762492 0.00762492 0.0072236 0.0072236 0.0072236 0.0072236 0.00762492 0 0 0 0 0 0 0 0 0 ];
% latency change    = 0.757988
% throughput change = 0.790387
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 2.4369 (3 samples)
Traffic[0]class0Overall average accepted rate = 0.00245398 (3 samples)
Traffic[0]class0Overall min accepted rate = 0 (3 samples)
traffic_manager/latency_stat_0_freq = [ 0 2187433 14591 333 246 969 242 181 587 4696 6087 1873 686 317 128 120 422 373 37 24 34 60 64 25 3 7 5 11 2 1 3 2 1 8 3 6 1 2 2 5 1 7 1 3 1 3 2 3 1 3 0 4 0 4 2 7 1 5 2 5 0 4 1 4 2 4 0 4 0 0 0 3 0 8 3 0 0 4 1 4 1 6 3 7 1 3 0 5 2 3 2 2 2 3 1 3 0 4 2 6 1 5 1 3 1 7 0 5 3 1 1 8 0 2 1 2 1 5 0 6 2 5 3 2 0 2 2 3 4 4 3 7 1 8 0 8 2 2 2 3 3 4 0 7 1 7 1 2 1 2 2 8 0 7 3 4 0 7 0 4 1 4 0 6 1 6 3 4 3 3 1 4 3 3 1 7 2 2 1 8 2 8 1 9 0 3 3 6 1 3 0 4 0 4 1 3 2 4 2 5 0 5 0 3 1 6 0 4 0 5 1 5 3 6 1 6 0 3 0 2 0 5 0 0 1 4 0 3 1 4 1 3 0 8 2 5 1 3 0 5 0 4 0 4 0 4 0 3 2 3 0 4 0 4 4 6 1 2 3 4 1 2 2 3 1 5 1 4 2 8 0 2 0 5 2 10 3 1 2 4 1 4 4 8 2 11 1 2 0 5 1 3 2 4 3 4 2 5 1 2 2 4 1 3 3 3 1 3 1 3 0 7 2 1 2 4 0 4 1 7 2 5 2 2 0 2 0 4 1 0 3 3 4 3 1 3 0 3 0 1 0 2 2 5 1 1 0 4 1 4 1 2 0 1 1 5 1 4 0 3 1 4 0 3 0 10 4 5 2 4 2 2 2 4 0 1 1 1 1 3 1 3 3 1 1 1 0 1 1 3 1 3 2 5 2 1 2 1 2 3 1 1 2 2 1 3 1 2 1 0 0 2 0 2 2 2 1 1 0 0 0 1 0 2 2 2 0 2 1 2 0 2 1 3 1 2 0 2 3 2 3 2 0 2 0 0 1 1 1 2 0 2 0 0 0 2 0 1 0 2 1 2 1 2 1 1 1 2 1 0 0 0 2 0 1 2 1 1 0 2 0 0 0 4 1 0 2 1 1 1 1 1 0 0 1 1 0 1 1 1 0 3 1 0 0 0 0 2 0 1 0 0 1 1 0 0 1 2 1 3 1 2 0 4 0 0 0 2 0 0 0 0 1 3 0 3 0 3 0 1 1 1 1 0 0 1 0 0 0 2 0 0 0 0 0 2 0 0 0 1 0 2 0 1 0 1 0 1 0 2 0 1 1 1 2 3 0 2 0 1 0 2 0 0 0 0 0 0 1 0 0 1 0 1 0 0 1 2 0 1 0 3 0 1 0 0 0 0 0 0 0 1 0 0 0 2 1 2 3 2 0 1 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 1 0 4 0 1 1 0 0 0 0 1 0 1 0 0 0 1 1 2 0 1 0 0 0 0 1 0 0 0 0 1 1 2 0 2 0 1 0 1 1 0 0 1 0 0 0 0 0 1 0 0 0 1 0 2 0 2 0 0 0 0 1 2 0 2 0 1 0 0 0 0 0 2 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 2 0 2 1 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 2 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 2 1 0 0 1 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 1 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (4441866 samples)
traffic_manager/hop_stats_freq = [ 0 4441866 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 4.8684 (3 samples)
Traffic[1]class0Overall average accepted rate = 0.00597337 (3 samples)
Traffic[1]class0Overall min accepted rate = 0 (3 samples)
traffic_manager/latency_stat_0_freq = [ 0 14913 308 64198 705 2045415 32153 2202 41730 3884 1304 1725 906 963 1116 609 672 631 858 558 318 612 347 283 442 228 281 386 205 202 261 348 183 105 182 111 143 173 115 123 163 76 73 76 69 52 65 31 37 21 34 48 13 17 14 18 17 10 11 7 1 8 3 8 3 2 10 4 3 0 3 1 1 1 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (4441866 samples)
traffic_manager/hop_stats_freq = [ 0 4441866 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 23 hrs, 46 min, 26 sec (85586 sec)
gpgpu_simulation_rate = 624400 (inst/sec)
gpgpu_simulation_rate = 1248 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
