HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Bmtz
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Bmtz.srr(40);liberoaction://cross_probe/hdl/file/'C:\EDA\W_zh1\synthesis\Bmtz.srr'/linenumber/40||74HC85.v(15);liberoaction://cross_probe/hdl/file/'C:\EDA\W_zh1\hdl\74HC85.v'/linenumber/15
Implementation;Synthesis|| CG290 ||@W:Referenced variable IAEB is not in sensitivity list.||Bmtz.srr(41);liberoaction://cross_probe/hdl/file/'C:\EDA\W_zh1\synthesis\Bmtz.srr'/linenumber/41||74HC85.v(25);liberoaction://cross_probe/hdl/file/'C:\EDA\W_zh1\hdl\74HC85.v'/linenumber/25
Implementation;Synthesis|| CG290 ||@W:Referenced variable IAGB is not in sensitivity list.||Bmtz.srr(42);liberoaction://cross_probe/hdl/file/'C:\EDA\W_zh1\synthesis\Bmtz.srr'/linenumber/42||74HC85.v(25);liberoaction://cross_probe/hdl/file/'C:\EDA\W_zh1\hdl\74HC85.v'/linenumber/25
Implementation;Synthesis|| CG290 ||@W:Referenced variable IASB is not in sensitivity list.||Bmtz.srr(43);liberoaction://cross_probe/hdl/file/'C:\EDA\W_zh1\synthesis\Bmtz.srr'/linenumber/43||74HC85.v(25);liberoaction://cross_probe/hdl/file/'C:\EDA\W_zh1\hdl\74HC85.v'/linenumber/25
Implementation;Synthesis|| CG364 ||@N: Synthesizing module Bmtz in library work.||Bmtz.srr(44);liberoaction://cross_probe/hdl/file/'C:\EDA\W_zh1\synthesis\Bmtz.srr'/linenumber/44||Bmtz.v(9);liberoaction://cross_probe/hdl/file/'C:\EDA\W_zh1\component\work\Bmtz\Bmtz.v'/linenumber/9
Implementation;Synthesis||null||@N: Running in 64-bit mode||Bmtz.srr(56);liberoaction://cross_probe/hdl/file/'C:\EDA\W_zh1\synthesis\Bmtz.srr'/linenumber/56||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||Bmtz.srr(98);liberoaction://cross_probe/hdl/file/'C:\EDA\W_zh1\synthesis\Bmtz.srr'/linenumber/98||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||Bmtz.srr(99);liberoaction://cross_probe/hdl/file/'C:\EDA\W_zh1\synthesis\Bmtz.srr'/linenumber/99||null;null
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file C:\EDA\W_zh1\synthesis\Bmtz.sap.||Bmtz.srr(120);liberoaction://cross_probe/hdl/file/'C:\EDA\W_zh1\synthesis\Bmtz.srr'/linenumber/120||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||Bmtz.srr(147);liberoaction://cross_probe/hdl/file/'C:\EDA\W_zh1\synthesis\Bmtz.srr'/linenumber/147||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||Bmtz.srr(148);liberoaction://cross_probe/hdl/file/'C:\EDA\W_zh1\synthesis\Bmtz.srr'/linenumber/148||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Bmtz.srr(253);liberoaction://cross_probe/hdl/file/'C:\EDA\W_zh1\synthesis\Bmtz.srr'/linenumber/253||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Bmtz.srr(255);liberoaction://cross_probe/hdl/file/'C:\EDA\W_zh1\synthesis\Bmtz.srr'/linenumber/255||null;null
Implementation;Compile;RootName:Bmtz
Implementation;Compile||(null)||Please refer to the log file for details||Bmtz_compile_log.rpt;liberoaction://open_report/file/Bmtz_compile_log.rpt||(null);(null)
