{
  "module_name": "resources.h",
  "hash_id": "af2e1eabdeb8765504217cebd18692c14f3fa3bd11da0acf916e9adafa473c88",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/mellanox/mlxsw/resources.h",
  "human_readable_source": " \n \n\n#ifndef _MLXSW_RESOURCES_H\n#define _MLXSW_RESOURCES_H\n\n#include <linux/kernel.h>\n#include <linux/types.h>\n\nenum mlxsw_res_id {\n\tMLXSW_RES_ID_KVD_SIZE,\n\tMLXSW_RES_ID_KVD_SINGLE_MIN_SIZE,\n\tMLXSW_RES_ID_KVD_DOUBLE_MIN_SIZE,\n\tMLXSW_RES_ID_PGT_SIZE,\n\tMLXSW_RES_ID_MAX_KVD_LINEAR_RANGE,\n\tMLXSW_RES_ID_MAX_KVD_ACTION_SETS,\n\tMLXSW_RES_ID_MAX_TRAP_GROUPS,\n\tMLXSW_RES_ID_CQE_V0,\n\tMLXSW_RES_ID_CQE_V1,\n\tMLXSW_RES_ID_CQE_V2,\n\tMLXSW_RES_ID_COUNTER_POOL_SIZE,\n\tMLXSW_RES_ID_COUNTER_BANK_SIZE,\n\tMLXSW_RES_ID_MAX_SPAN,\n\tMLXSW_RES_ID_COUNTER_SIZE_PACKETS_BYTES,\n\tMLXSW_RES_ID_COUNTER_SIZE_ROUTER_BASIC,\n\tMLXSW_RES_ID_MAX_SYSTEM_PORT,\n\tMLXSW_RES_ID_FID,\n\tMLXSW_RES_ID_MAX_LAG,\n\tMLXSW_RES_ID_MAX_LAG_MEMBERS,\n\tMLXSW_RES_ID_GUARANTEED_SHARED_BUFFER,\n\tMLXSW_RES_ID_CELL_SIZE,\n\tMLXSW_RES_ID_MAX_HEADROOM_SIZE,\n\tMLXSW_RES_ID_ACL_MAX_TCAM_REGIONS,\n\tMLXSW_RES_ID_ACL_MAX_TCAM_RULES,\n\tMLXSW_RES_ID_ACL_MAX_REGIONS,\n\tMLXSW_RES_ID_ACL_MAX_GROUPS,\n\tMLXSW_RES_ID_ACL_MAX_GROUP_SIZE,\n\tMLXSW_RES_ID_ACL_MAX_DEFAULT_ACTIONS,\n\tMLXSW_RES_ID_ACL_FLEX_KEYS,\n\tMLXSW_RES_ID_ACL_MAX_ACTION_PER_RULE,\n\tMLXSW_RES_ID_ACL_ACTIONS_PER_SET,\n\tMLXSW_RES_ID_ACL_MAX_L4_PORT_RANGE,\n\tMLXSW_RES_ID_ACL_MAX_ERPT_BANKS,\n\tMLXSW_RES_ID_ACL_MAX_ERPT_BANK_SIZE,\n\tMLXSW_RES_ID_ACL_MAX_LARGE_KEY_ID,\n\tMLXSW_RES_ID_ACL_ERPT_ENTRIES_2KB,\n\tMLXSW_RES_ID_ACL_ERPT_ENTRIES_4KB,\n\tMLXSW_RES_ID_ACL_ERPT_ENTRIES_8KB,\n\tMLXSW_RES_ID_ACL_ERPT_ENTRIES_12KB,\n\tMLXSW_RES_ID_ACL_MAX_BF_LOG,\n\tMLXSW_RES_ID_MAX_GLOBAL_POLICERS,\n\tMLXSW_RES_ID_MAX_CPU_POLICERS,\n\tMLXSW_RES_ID_MAX_VRS,\n\tMLXSW_RES_ID_MAX_RIFS,\n\tMLXSW_RES_ID_MC_ERIF_LIST_ENTRIES,\n\tMLXSW_RES_ID_MAX_RIF_MAC_PROFILES,\n\tMLXSW_RES_ID_MAX_LPM_TREES,\n\tMLXSW_RES_ID_MAX_NVE_MC_ENTRIES_IPV4,\n\tMLXSW_RES_ID_MAX_NVE_MC_ENTRIES_IPV6,\n\n\t \n\tMLXSW_RES_ID_KVD_SINGLE_SIZE,\n\tMLXSW_RES_ID_KVD_DOUBLE_SIZE,\n\tMLXSW_RES_ID_KVD_LINEAR_SIZE,\n\n\t__MLXSW_RES_ID_MAX,\n};\n\nstatic u16 mlxsw_res_ids[] = {\n\t[MLXSW_RES_ID_KVD_SIZE] = 0x1001,\n\t[MLXSW_RES_ID_KVD_SINGLE_MIN_SIZE] = 0x1002,\n\t[MLXSW_RES_ID_KVD_DOUBLE_MIN_SIZE] = 0x1003,\n\t[MLXSW_RES_ID_PGT_SIZE] = 0x1004,\n\t[MLXSW_RES_ID_MAX_KVD_LINEAR_RANGE] = 0x1005,\n\t[MLXSW_RES_ID_MAX_KVD_ACTION_SETS] = 0x1007,\n\t[MLXSW_RES_ID_MAX_TRAP_GROUPS] = 0x2201,\n\t[MLXSW_RES_ID_CQE_V0] = 0x2210,\n\t[MLXSW_RES_ID_CQE_V1] = 0x2211,\n\t[MLXSW_RES_ID_CQE_V2] = 0x2212,\n\t[MLXSW_RES_ID_COUNTER_POOL_SIZE] = 0x2410,\n\t[MLXSW_RES_ID_COUNTER_BANK_SIZE] = 0x2411,\n\t[MLXSW_RES_ID_MAX_SPAN] = 0x2420,\n\t[MLXSW_RES_ID_COUNTER_SIZE_PACKETS_BYTES] = 0x2443,\n\t[MLXSW_RES_ID_COUNTER_SIZE_ROUTER_BASIC] = 0x2449,\n\t[MLXSW_RES_ID_MAX_SYSTEM_PORT] = 0x2502,\n\t[MLXSW_RES_ID_FID] = 0x2512,\n\t[MLXSW_RES_ID_MAX_LAG] = 0x2520,\n\t[MLXSW_RES_ID_MAX_LAG_MEMBERS] = 0x2521,\n\t[MLXSW_RES_ID_GUARANTEED_SHARED_BUFFER] = 0x2805,\t \n\t[MLXSW_RES_ID_CELL_SIZE] = 0x2803,\t \n\t[MLXSW_RES_ID_MAX_HEADROOM_SIZE] = 0x2811,\t \n\t[MLXSW_RES_ID_ACL_MAX_TCAM_REGIONS] = 0x2901,\n\t[MLXSW_RES_ID_ACL_MAX_TCAM_RULES] = 0x2902,\n\t[MLXSW_RES_ID_ACL_MAX_REGIONS] = 0x2903,\n\t[MLXSW_RES_ID_ACL_MAX_GROUPS] = 0x2904,\n\t[MLXSW_RES_ID_ACL_MAX_GROUP_SIZE] = 0x2905,\n\t[MLXSW_RES_ID_ACL_MAX_DEFAULT_ACTIONS] = 0x2908,\n\t[MLXSW_RES_ID_ACL_FLEX_KEYS] = 0x2910,\n\t[MLXSW_RES_ID_ACL_MAX_ACTION_PER_RULE] = 0x2911,\n\t[MLXSW_RES_ID_ACL_ACTIONS_PER_SET] = 0x2912,\n\t[MLXSW_RES_ID_ACL_MAX_L4_PORT_RANGE] = 0x2920,\n\t[MLXSW_RES_ID_ACL_MAX_ERPT_BANKS] = 0x2940,\n\t[MLXSW_RES_ID_ACL_MAX_ERPT_BANK_SIZE] = 0x2941,\n\t[MLXSW_RES_ID_ACL_MAX_LARGE_KEY_ID] = 0x2942,\n\t[MLXSW_RES_ID_ACL_ERPT_ENTRIES_2KB] = 0x2950,\n\t[MLXSW_RES_ID_ACL_ERPT_ENTRIES_4KB] = 0x2951,\n\t[MLXSW_RES_ID_ACL_ERPT_ENTRIES_8KB] = 0x2952,\n\t[MLXSW_RES_ID_ACL_ERPT_ENTRIES_12KB] = 0x2953,\n\t[MLXSW_RES_ID_ACL_MAX_BF_LOG] = 0x2960,\n\t[MLXSW_RES_ID_MAX_GLOBAL_POLICERS] = 0x2A10,\n\t[MLXSW_RES_ID_MAX_CPU_POLICERS] = 0x2A13,\n\t[MLXSW_RES_ID_MAX_VRS] = 0x2C01,\n\t[MLXSW_RES_ID_MAX_RIFS] = 0x2C02,\n\t[MLXSW_RES_ID_MC_ERIF_LIST_ENTRIES] = 0x2C10,\n\t[MLXSW_RES_ID_MAX_RIF_MAC_PROFILES] = 0x2C14,\n\t[MLXSW_RES_ID_MAX_LPM_TREES] = 0x2C30,\n\t[MLXSW_RES_ID_MAX_NVE_MC_ENTRIES_IPV4] = 0x2E02,\n\t[MLXSW_RES_ID_MAX_NVE_MC_ENTRIES_IPV6] = 0x2E03,\n};\n\nstruct mlxsw_res {\n\tbool valid[__MLXSW_RES_ID_MAX];\n\tu64 values[__MLXSW_RES_ID_MAX];\n};\n\nstatic inline bool mlxsw_res_valid(struct mlxsw_res *res,\n\t\t\t\t   enum mlxsw_res_id res_id)\n{\n\treturn res->valid[res_id];\n}\n\n#define MLXSW_RES_VALID(res, short_res_id)\t\t\t\\\n\tmlxsw_res_valid(res, MLXSW_RES_ID_##short_res_id)\n\nstatic inline u64 mlxsw_res_get(struct mlxsw_res *res,\n\t\t\t\tenum mlxsw_res_id res_id)\n{\n\tif (WARN_ON(!res->valid[res_id]))\n\t\treturn 0;\n\treturn res->values[res_id];\n}\n\n#define MLXSW_RES_GET(res, short_res_id)\t\t\t\\\n\tmlxsw_res_get(res, MLXSW_RES_ID_##short_res_id)\n\nstatic inline void mlxsw_res_set(struct mlxsw_res *res,\n\t\t\t\t enum mlxsw_res_id res_id, u64 value)\n{\n\tres->valid[res_id] = true;\n\tres->values[res_id] = value;\n}\n\n#define MLXSW_RES_SET(res, short_res_id, value)\t\t\t\\\n\tmlxsw_res_set(res, MLXSW_RES_ID_##short_res_id, value)\n\nstatic inline void mlxsw_res_parse(struct mlxsw_res *res, u16 id, u64 value)\n{\n\tint i;\n\n\tfor (i = 0; i < ARRAY_SIZE(mlxsw_res_ids); i++) {\n\t\tif (mlxsw_res_ids[i] == id) {\n\t\t\tmlxsw_res_set(res, i, value);\n\t\t\treturn;\n\t\t}\n\t}\n}\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}