{
    "PEModules": [],
    "stat": {
        "ru_self_cgstart": {
            "ru_minflt": 5059,
            "ru_stime_sec": 0.034216999999999997,
            "ru_utime_sec": 0.034216999999999997,
            "ru_maxrss_kb": 81896,
            "ru_majflt": 0,
            "ru_nivcsw": 2,
            "ru_nvcsw": 24
        },
        "mopSpeed": 23247.232472324718,
        "ru_childs_cgstart": {
            "ru_minflt": 750,
            "ru_stime_sec": 0.0089060000000000007,
            "ru_utime_sec": 0.0077809999999999997,
            "ru_maxrss_kb": 14556,
            "ru_majflt": 0,
            "ru_nivcsw": 1,
            "ru_nvcsw": 4
        },
        "nMops": 630,
        "ru_self_end": {
            "ru_minflt": 6747,
            "ru_stime_sec": 0.034491000000000001,
            "ru_utime_sec": 0.061317000000000003,
            "ru_maxrss_kb": 90464,
            "ru_majflt": 0,
            "ru_nivcsw": 4,
            "ru_nvcsw": 24
        },
        "nQuads": 293,
        "outputSizePerQuad": 388.0,
        "totalObjSize": 113689,
        "quadSpeed": 10811.808118081179,
        "ru_childs_end": {
            "ru_minflt": 750,
            "ru_stime_sec": 0.0089060000000000007,
            "ru_utime_sec": 0.0077809999999999997,
            "ru_maxrss_kb": 14556,
            "ru_majflt": 0,
            "ru_nivcsw": 1,
            "ru_nvcsw": 4
        },
        "mop/quad": 2.1501706484641638,
        "Frontend(%)": 55.803447657256541,
        "CodeGen(%)": 44.196552342743452
    },
    "MlibObjs": {},
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "pat_tab_test",
        "pat_tab_test"
    ],
    "PrevCompiledModules": {},
    "NameTable": {
        "pat_tab_test": [
            "pat_tab_test",
            "AtT5i",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 89240
    },
    "LVLData": [
        "SIM"
    ],
    "CompileProcesses": [
        "cgproc.7008.json"
    ],
    "Misc": {
        "cwd": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim",
        "daidir_abs": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/simv_com.daidir",
        "daidir": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/simv_com.daidir",
        "csrc": "csrc",
        "csrc_abs": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/csrc",
        "default_output_dir": "csrc",
        "archive_dir": "archive.0"
    },
    "CompileStatus": "Successful"
}