; generated by Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]
; commandline ArmCC [--c99 --split_sections --debug -c --asm --gnu -o.\objects\clock_config.o --depend=.\objects\clock_config.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I.\board -I..\..\CMSIS\Include -I..\..\devices\MK66F18 -I..\..\devices\MK66F18\drivers -I..\..\devices\MK66F18\arm -I..\..\devices\MK66F18\utilities -I..\..\devices\MK66F18\utilities\str -I..\..\devices\MK66F18\utilities\debug_console -I..\..\TestingFiles -I..\..\SpiCommunication -I..\..\I2Commands -I..\..\HelpingModules -I..\k66 -I..\..\components\serial_manager -I..\..\spiApp -I..\..\application -I.\RTE\_Target_1 -I"C:\Users\Taraz Tech1\AppData\Local\Arm\Packs\Keil\Kinetis_K60_DFP\1.5.0\Device\Include" -IC:\Keil_v5\ARM\CMSIS\Include -D__UVISION_VERSION=528 -DMK66FN2M0xxx18 -DCPU_MK66FN2M0VLQ18 --omf_browse=.\objects\clock_config.crf board\clock_config.c]
        THUMB
        REQUIRE8
        PRESERVE8

        AREA ||i.BOARD_BootClockRUN||, CODE, READONLY, ALIGN=2

BOARD_BootClockRUN PROC
        PUSH     {r4,lr}
        NOP      
        LDR      r0,|L1.64|
        LDR      r1,|L1.68|
        STR      r0,[r1,#0x44]
        NOP      
        LDR      r0,|L1.72|
        BL       CLOCK_InitOsc0
        LDR      r1,|L1.72|
        LDR      r0,[r1,#0]  ; oscConfig_BOARD_BootClockRUN
        LDR      r1,|L1.76|
        STR      r0,[r1,#0]  ; g_xtal0Freq
        NOP      
        LDR      r1,|L1.80|
        LDRB     r0,[r1,#4]  ; mcgConfig_BOARD_BootClockRUN
        BL       CLOCK_CONFIG_SetFllExtRefDiv
        LDR      r2,|L1.80|
        LDRB     r1,[r2,#0xb]  ; mcgConfig_BOARD_BootClockRUN
        LDRB     r0,[r2,#7]  ; mcgConfig_BOARD_BootClockRUN
        ADDS     r2,r2,#8
        BL       CLOCK_BootToPeeMode
        LDR      r0,|L1.84|
        BL       CLOCK_SetSimConfig
        LDR      r0,|L1.88|
        LDR      r1,|L1.92|
        STR      r0,[r1,#0]  ; SystemCoreClock
        POP      {r4,pc}
        ENDP

        DCW      0x0000
|L1.64|
        DCD      0x02260000
|L1.68|
        DCD      0x40048000
|L1.72|
        DCD      oscConfig_BOARD_BootClockRUN
|L1.76|
        DCD      g_xtal0Freq
|L1.80|
        DCD      mcgConfig_BOARD_BootClockRUN
|L1.84|
        DCD      simConfig_BOARD_BootClockRUN
|L1.88|
        DCD      0x07270e00
|L1.92|
        DCD      SystemCoreClock

        AREA ||i.BOARD_InitBootClocks||, CODE, READONLY, ALIGN=1

BOARD_InitBootClocks PROC
        PUSH     {r4,lr}
        BL       BOARD_BootClockRUN
        POP      {r4,pc}
        ENDP


        AREA ||i.CLOCK_CONFIG_SetFllExtRefDiv||, CODE, READONLY, ALIGN=2

CLOCK_CONFIG_SetFllExtRefDiv PROC
        LDR      r1,|L3.16|
        LDRB     r1,[r1,#0]
        BFI      r1,r0,#3,#3
        LDR      r2,|L3.16|
        STRB     r1,[r2,#0]
        BX       lr
        ENDP

        DCW      0x0000
|L3.16|
        DCD      0x40064000

        AREA ||.arm_vfe_header||, DATA, READONLY, NOALLOC, ALIGN=2

        DCD      0x00000000

        AREA ||.constdata||, DATA, READONLY, ALIGN=2

mcgConfig_BOARD_BootClockRUN
        DCB      0x07,0x00,0x00,0x01
        DCB      0x00,0x00,0x00,0x00
        DCB      0x00,0x01,0x04,0x00
simConfig_BOARD_BootClockRUN
        DCB      0x00,0x00,0x00,0x00
        DCD      0x01140000
oscConfig_BOARD_BootClockRUN
        DCD      0x016e3600
        DCB      0x00,0x04,0x00,0x00

;*** Start embedded assembler ***

#line 1 "board\\clock_config.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___14_clock_config_c_4e8294d4____REV16|
#line 468 "..\\..\\CMSIS\\Include\\cmsis_armcc.h"
|__asm___14_clock_config_c_4e8294d4____REV16| PROC
#line 469

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___14_clock_config_c_4e8294d4____REVSH|
#line 483
|__asm___14_clock_config_c_4e8294d4____REVSH| PROC
#line 484

 revsh r0, r0
 bx lr
	ENDP
	AREA ||.rrx_text||, CODE
	THUMB
	EXPORT |__asm___14_clock_config_c_4e8294d4____RRX|
#line 670
|__asm___14_clock_config_c_4e8294d4____RRX| PROC
#line 671

 rrx r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***

        EXPORT BOARD_BootClockRUN [CODE]
        EXPORT BOARD_InitBootClocks [CODE]
        EXPORT mcgConfig_BOARD_BootClockRUN [DATA,SIZE=12]
        EXPORT simConfig_BOARD_BootClockRUN [DATA,SIZE=8]
        EXPORT oscConfig_BOARD_BootClockRUN [DATA,SIZE=8]

        IMPORT ||Lib$$Request$$armlib|| [CODE,WEAK]
        IMPORT CLOCK_InitOsc0 [CODE]
        IMPORT CLOCK_BootToPeeMode [CODE]
        IMPORT CLOCK_SetSimConfig [CODE]
        IMPORT g_xtal0Freq [DATA]
        IMPORT SystemCoreClock [DATA]

        KEEP CLOCK_CONFIG_SetFllExtRefDiv

        ATTR FILESCOPE
        ATTR SETVALUE Tag_ABI_PCS_wchar_t,2
        ATTR SETVALUE Tag_ABI_enum_size,1
        ATTR SETVALUE Tag_ABI_optimization_goals,6
        ATTR SETSTRING Tag_conformance,"2.09"
        ATTR SETVALUE AV,18,1

        ASSERT {ENDIAN} = "little"
        ASSERT {INTER} = {TRUE}
        ASSERT {ROPI} = {FALSE}
        ASSERT {RWPI} = {FALSE}
        ASSERT {IEEE_FULL} = {FALSE}
        ASSERT {IEEE_PART} = {FALSE}
        ASSERT {IEEE_JAVA} = {FALSE}
        END
