// Seed: 1547284309
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    output tri0 id_7,
    input wire id_8
);
  assign id_2 = 1;
  assign id_6 = id_5;
  assign id_6 = id_5;
  wire id_10;
endmodule
module module_1 (
    input wire id_0,
    inout tri0 id_1,
    input uwire id_2,
    output tri0 id_3,
    input tri1 id_4,
    output wire id_5,
    input wand id_6,
    input tri0 id_7,
    output supply0 id_8,
    output tri1 id_9,
    input wor id_10,
    output tri0 id_11,
    input supply1 id_12,
    input tri id_13,
    input tri0 id_14
    , id_21,
    output tri1 void id_15,
    input tri id_16,
    input tri0 id_17,
    input supply1 id_18,
    output tri0 id_19
);
  assign id_21 = 1 ** id_6;
  pmos (
      .id_0(id_15),
      .id_1(1),
      .id_2(id_18),
      .id_3(id_8 <-> 1'b0),
      .id_4(id_4),
      .id_5(1),
      .id_6(id_1),
      .id_7(1'b0),
      .id_8(id_2),
      .id_9(1)
  );
  module_0(
      id_0, id_13, id_19, id_16, id_0, id_18, id_11, id_15, id_14
  );
  always id_9 = 1;
endmodule
