// Seed: 2195360294
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_14;
  wire id_15;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    inout tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output supply1 id_3,
    output wor id_4,
    input wand id_5,
    input tri0 id_6,
    input uwire id_7,
    input uwire id_8,
    input supply1 id_9,
    output tri1 id_10,
    output supply0 id_11,
    output supply0 id_12,
    output supply0 id_13,
    input supply1 id_14,
    output tri id_15,
    output wire id_16,
    input wire id_17,
    input wor id_18,
    output uwire id_19,
    input supply0 id_20
);
  assign id_16 = 1;
  wire  id_22;
  uwire id_23 = id_7;
  xor (id_13, id_6, id_2, id_22, id_17, id_14, id_0, id_9, id_1, id_5, id_8, id_23, id_20);
  module_0(
      id_22, id_22, id_22, id_22, id_22, id_22, id_22, id_22, id_22, id_22, id_22, id_22, id_22
  );
endmodule
