
    Selected circuits
    ===================
     - **Bitwidth**: 8
     - **Pareto filtration critera**: pwr - mre
    
    
    Parameters of selected circuits
    ----------------------------
    
    | Circuit name | MAE | WCE | EP | MRE | Download |
    | --- |  --- | --- | --- | --- | --- | 
| mul8u_pwr_0_391_mre_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog generic](mul8u_pwr_0_391_mre_00_0000_gen.v) [Verilog PDK45](mul8u_pwr_0_391_mre_00_0000_pdk45.v)  [C](mul8u_pwr_0_391_mre_00_0000.c) |
| mul8u_pwr_0_390_mre_00_0053 | 0.125 | 2 | 6.25 | 0.0052957238 |  [Verilog generic](mul8u_pwr_0_390_mre_00_0053_gen.v) [Verilog PDK45](mul8u_pwr_0_390_mre_00_0053_pdk45.v)  [C](mul8u_pwr_0_390_mre_00_0053.c) |
| mul8u_pwr_0_371_mre_00_0830 | 2.625 | 26 | 29.296875 | 0.082996751 |  [Verilog generic](mul8u_pwr_0_371_mre_00_0830_gen.v) [Verilog PDK45](mul8u_pwr_0_371_mre_00_0830_pdk45.v)  [C](mul8u_pwr_0_371_mre_00_0830.c) |
| mul8u_pwr_0_313_mre_00_6390 | 21.19043 | 122 | 74.2919921875 | 0.639008929 |  [Verilog generic](mul8u_pwr_0_313_mre_00_6390_gen.v) [Verilog PDK45](mul8u_pwr_0_313_mre_00_6390_pdk45.v)  [C](mul8u_pwr_0_313_mre_00_6390.c) |
| mul8u_pwr_0_142_mre_04_2029 | 283.55835 | 1408 | 87.3138427734 | 4.2028813062 |  [Verilog generic](mul8u_pwr_0_142_mre_04_2029_gen.v) [Verilog PDK45](mul8u_pwr_0_142_mre_04_2029_pdk45.v)  [C](mul8u_pwr_0_142_mre_04_2029.c) |
| mul8u_pwr_0_015_mre_31_8681 | 3828.22031 | 32289 | 98.7487792969 | 31.8680553168 |  [Verilog generic](mul8u_pwr_0_015_mre_31_8681_gen.v) [Verilog PDK45](mul8u_pwr_0_015_mre_31_8681_pdk45.v)  [C](mul8u_pwr_0_015_mre_31_8681.c) |
| mul8u_pwr_0_000_mre_238_5955 | 11003.2713 | 33872 | 99.9221801758 | 238.595502512 |  [Verilog generic](mul8u_pwr_0_000_mre_238_5955_gen.v) [Verilog PDK45](mul8u_pwr_0_000_mre_238_5955_pdk45.v)  [C](mul8u_pwr_0_000_mre_238_5955.c) |
    
    Parameters
    --------------
    ![Parameters figure](fig.png)
             