# Verilog-code

##1) Half adder :
implementation of 1-bit Half-Adder (HA) using three modeling styles.

##2) Full adder :
 Implementation of 1-bit Full-Adder (FA) using three modeling styles

##3) Full adder using half adder :
Implementation of 1-bit Full-Adder (FA) using 1-bit HA (Design Reuse 
Technique). 

##4) Ripple carry adder (RCA):
Implementation of 4-bit Ripple Carry Adder (RCA) using 1-bit FA
(Design Reuse Technique). Implementation of 4-bit and 8-bit RCAs 
using dataflow modeling
