-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "11/14/2018 18:13:18"

-- 
-- Device: Altera EP2C20F484C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MultiCycle IS
    PORT (
	MemDir : IN std_logic_vector(31 DOWNTO 0);
	clk : IN std_logic;
	rst : IN std_logic;
	PCMUX : OUT std_logic_vector(31 DOWNTO 0);
	ActDir : OUT std_logic_vector(31 DOWNTO 0);
	AREG : OUT std_logic_vector(4 DOWNTO 0);
	BREG : OUT std_logic_vector(4 DOWNTO 0);
	ALOUT : OUT std_logic_vector(31 DOWNTO 0);
	ALUA : OUT std_logic_vector(31 DOWNTO 0);
	ALUB : OUT std_logic_vector(31 DOWNTO 0);
	wrReg : OUT std_logic_vector(4 DOWNTO 0);
	wrData : OUT std_logic_vector(31 DOWNTO 0);
	nextIns : OUT std_logic_vector(31 DOWNTO 0);
	sts : OUT std_logic_vector(3 DOWNTO 0)
	);
END MultiCycle;

-- Design Ports Information
-- PCMUX[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[1]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[2]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[3]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[4]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[5]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[6]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[7]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[8]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[9]	=>  Location: PIN_T16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[10]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[11]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[12]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[13]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[14]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[15]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[16]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[17]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[18]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[19]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[20]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[21]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[22]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[23]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[24]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[25]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[26]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[27]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[28]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[29]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[30]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCMUX[31]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[0]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[1]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[2]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[3]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[4]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[6]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[7]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[8]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[9]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[10]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[11]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[12]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[13]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[14]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[15]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[16]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[17]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[18]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[19]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[20]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[21]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[22]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[23]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[24]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[25]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[26]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[27]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[28]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[29]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[30]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[31]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AREG[0]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AREG[1]	=>  Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AREG[2]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AREG[3]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AREG[4]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREG[0]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREG[1]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREG[2]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREG[3]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREG[4]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[0]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[1]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[2]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[3]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[4]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[5]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[6]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[7]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[8]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[9]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[10]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[11]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[12]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[13]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[14]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[15]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[16]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[17]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[18]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[19]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[20]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[21]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[22]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[23]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[24]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[25]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[26]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[27]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[28]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[29]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[30]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[31]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[0]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[1]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[2]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[3]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[4]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[5]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[6]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[7]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[8]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[9]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[10]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[11]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[12]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[13]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[14]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[15]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[16]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[17]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[18]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[19]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[20]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[21]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[22]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[23]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[24]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[25]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[26]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[27]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[28]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[29]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[30]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[31]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[0]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[1]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[2]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[3]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[4]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[5]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[6]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[7]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[8]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[9]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[10]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[11]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[12]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[13]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[14]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[15]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[16]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[17]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[18]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[19]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[20]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[21]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[22]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[23]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[24]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[25]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[26]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[27]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[28]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[29]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[30]	=>  Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[31]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrReg[0]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrReg[1]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrReg[2]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrReg[3]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrReg[4]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[0]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[3]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[4]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[5]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[6]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[7]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[8]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[9]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[10]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[11]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[12]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[13]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[14]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[15]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[16]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[17]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[18]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[19]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[20]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[21]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[22]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[23]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[24]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[25]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[26]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[27]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[28]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[29]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[30]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[31]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[0]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[1]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[2]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[3]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[4]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[5]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[6]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[7]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[8]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[9]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[10]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[11]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[12]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[13]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[14]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[15]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[16]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[17]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[18]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[19]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[20]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[21]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[22]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[23]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[24]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[25]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[26]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[27]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[28]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[29]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[30]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[31]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sts[0]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sts[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sts[2]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sts[3]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rst	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[0]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[1]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[2]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[3]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[4]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[5]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[6]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[7]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[8]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[9]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[10]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[11]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[12]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[13]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[14]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[15]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[16]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[17]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[18]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[19]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[20]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[21]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[22]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[23]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[24]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[25]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[26]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[27]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[28]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[29]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[30]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MemDir[31]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF MultiCycle IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_MemDir : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL ww_PCMUX : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ActDir : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_AREG : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_BREG : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_ALOUT : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALUA : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALUB : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_wrReg : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_wrData : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_nextIns : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_sts : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CONTROLU|RegWr~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CONTROLU|MemWr~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CONTROLU|MemRd~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PCwrite~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CONTROLU|nxt_st[1]~6clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CONTROLU|ALUsrcB[0]~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALUCOMP|Add0~55_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~64_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~88_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~40_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux31~0_combout\ : std_logic;
SIGNAL \MUXB|Mux25~2_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~45_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux30~3_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux29~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~54_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~57_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux26~3_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~60_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux25~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux24~3_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux23~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux22~3_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~72_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~75_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux20~3_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux19~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux17~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux16~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux15~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux13~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux12~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux11~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux10~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux9~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux7~0_combout\ : std_logic;
SIGNAL \ALUCOMP|temp~0_combout\ : std_logic;
SIGNAL \ALUCOMP|temp~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux3~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux1~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux0~1_combout\ : std_logic;
SIGNAL \PCwrite~6_combout\ : std_logic;
SIGNAL \PCwrite~8_combout\ : std_logic;
SIGNAL \PCwrite~9_combout\ : std_logic;
SIGNAL \PCwrite~10_combout\ : std_logic;
SIGNAL \PCwrite~11_combout\ : std_logic;
SIGNAL \PCwrite~12_combout\ : std_logic;
SIGNAL \MEM|MEM~196_regout\ : std_logic;
SIGNAL \MEM|MEM~228_regout\ : std_logic;
SIGNAL \MEM|MEM~164_regout\ : std_logic;
SIGNAL \MEM|MEM~292_combout\ : std_logic;
SIGNAL \MEM|MEM~260_regout\ : std_logic;
SIGNAL \MEM|MEM~293_combout\ : std_logic;
SIGNAL \MEM|MEM~100_regout\ : std_logic;
SIGNAL \MEM|MEM~197_regout\ : std_logic;
SIGNAL \MEM|MEM~229_regout\ : std_logic;
SIGNAL \MEM|MEM~101_regout\ : std_logic;
SIGNAL \MEM|MEM~69_regout\ : std_logic;
SIGNAL \MEM|MEM~37_regout\ : std_logic;
SIGNAL \MEM|MEM~299_combout\ : std_logic;
SIGNAL \MEM|MEM~133_regout\ : std_logic;
SIGNAL \MEM|MEM~300_combout\ : std_logic;
SIGNAL \MEM|MEM~230_regout\ : std_logic;
SIGNAL \MEM|MEM~166_regout\ : std_logic;
SIGNAL \MEM|MEM~302_combout\ : std_logic;
SIGNAL \MEM|MEM~199_regout\ : std_logic;
SIGNAL \MEM|MEM~231_regout\ : std_logic;
SIGNAL \MEM|MEM~167_regout\ : std_logic;
SIGNAL \MEM|MEM~307_combout\ : std_logic;
SIGNAL \MEM|MEM~263_regout\ : std_logic;
SIGNAL \MEM|MEM~308_combout\ : std_logic;
SIGNAL \MEM|MEM~71_regout\ : std_logic;
SIGNAL \MEM|MEM~135_regout\ : std_logic;
SIGNAL \MEM|MEM~232_regout\ : std_logic;
SIGNAL \MEM|MEM~168_regout\ : std_logic;
SIGNAL \MEM|MEM~312_combout\ : std_logic;
SIGNAL \MEM|MEM~104_regout\ : std_logic;
SIGNAL \MEM|MEM~72_regout\ : std_logic;
SIGNAL \MEM|MEM~40_regout\ : std_logic;
SIGNAL \MEM|MEM~314_combout\ : std_logic;
SIGNAL \MEM|MEM~136_regout\ : std_logic;
SIGNAL \MEM|MEM~315_combout\ : std_logic;
SIGNAL \MEM|MEM~201_regout\ : std_logic;
SIGNAL \MEM|MEM~233_regout\ : std_logic;
SIGNAL \MEM|MEM~169_regout\ : std_logic;
SIGNAL \MEM|MEM~317_combout\ : std_logic;
SIGNAL \MEM|MEM~265_regout\ : std_logic;
SIGNAL \MEM|MEM~318_combout\ : std_logic;
SIGNAL \MEM|MEM~41_regout\ : std_logic;
SIGNAL \MEM|MEM~234_regout\ : std_logic;
SIGNAL \MEM|MEM~170_regout\ : std_logic;
SIGNAL \MEM|MEM~322_combout\ : std_logic;
SIGNAL \MEM|MEM~74_regout\ : std_logic;
SIGNAL \MEM|MEM~42_regout\ : std_logic;
SIGNAL \MEM|MEM~324_combout\ : std_logic;
SIGNAL \MEM|MEM~203_regout\ : std_logic;
SIGNAL \MEM|MEM~235_regout\ : std_logic;
SIGNAL \MEM|MEM~75_regout\ : std_logic;
SIGNAL \MEM|MEM~139_regout\ : std_logic;
SIGNAL \MEM|MEM~204_regout\ : std_logic;
SIGNAL \MEM|MEM~108_regout\ : std_logic;
SIGNAL \MEM|MEM~76_regout\ : std_logic;
SIGNAL \MEM|MEM~44_regout\ : std_logic;
SIGNAL \MEM|MEM~334_combout\ : std_logic;
SIGNAL \MEM|MEM~140_regout\ : std_logic;
SIGNAL \MEM|MEM~335_combout\ : std_logic;
SIGNAL \MEM|MEM~205_regout\ : std_logic;
SIGNAL \MEM|MEM~237_regout\ : std_logic;
SIGNAL \MEM|MEM~173_regout\ : std_logic;
SIGNAL \MEM|MEM~337_combout\ : std_logic;
SIGNAL \MEM|MEM~269_regout\ : std_logic;
SIGNAL \MEM|MEM~338_combout\ : std_logic;
SIGNAL \MEM|MEM~206_regout\ : std_logic;
SIGNAL \MEM|MEM~207_regout\ : std_logic;
SIGNAL \MEM|MEM~239_regout\ : std_logic;
SIGNAL \MEM|MEM~175_regout\ : std_logic;
SIGNAL \MEM|MEM~347_combout\ : std_logic;
SIGNAL \MEM|MEM~271_regout\ : std_logic;
SIGNAL \MEM|MEM~348_combout\ : std_logic;
SIGNAL \MEM|MEM~47_regout\ : std_logic;
SIGNAL \MEM|MEM~208_regout\ : std_logic;
SIGNAL \MEM|MEM~240_regout\ : std_logic;
SIGNAL \MEM|MEM~112_regout\ : std_logic;
SIGNAL \MEM|MEM~80_regout\ : std_logic;
SIGNAL \MEM|MEM~48_regout\ : std_logic;
SIGNAL \MEM|MEM~354_combout\ : std_logic;
SIGNAL \MEM|MEM~144_regout\ : std_logic;
SIGNAL \MEM|MEM~355_combout\ : std_logic;
SIGNAL \MEM|MEM~209_regout\ : std_logic;
SIGNAL \MEM|MEM~241_regout\ : std_logic;
SIGNAL \MEM|MEM~81_regout\ : std_logic;
SIGNAL \MEM|MEM~49_regout\ : std_logic;
SIGNAL \MEM|MEM~359_combout\ : std_logic;
SIGNAL \MEM|MEM~210_regout\ : std_logic;
SIGNAL \MEM|MEM~242_regout\ : std_logic;
SIGNAL \MEM|MEM~178_regout\ : std_logic;
SIGNAL \MEM|MEM~362_combout\ : std_logic;
SIGNAL \MEM|MEM~274_regout\ : std_logic;
SIGNAL \MEM|MEM~363_combout\ : std_logic;
SIGNAL \MEM|MEM~82_regout\ : std_logic;
SIGNAL \MEM|MEM~211_regout\ : std_logic;
SIGNAL \MEM|MEM~243_regout\ : std_logic;
SIGNAL \MEM|MEM~179_regout\ : std_logic;
SIGNAL \MEM|MEM~367_combout\ : std_logic;
SIGNAL \MEM|MEM~275_regout\ : std_logic;
SIGNAL \MEM|MEM~368_combout\ : std_logic;
SIGNAL \MEM|MEM~83_regout\ : std_logic;
SIGNAL \MEM|MEM~51_regout\ : std_logic;
SIGNAL \MEM|MEM~369_combout\ : std_logic;
SIGNAL \MEM|MEM~212_regout\ : std_logic;
SIGNAL \MEM|MEM~244_regout\ : std_logic;
SIGNAL \MEM|MEM~245_regout\ : std_logic;
SIGNAL \MEM|MEM~181_regout\ : std_logic;
SIGNAL \MEM|MEM~377_combout\ : std_logic;
SIGNAL \MEM|MEM~117_regout\ : std_logic;
SIGNAL \MEM|MEM~85_regout\ : std_logic;
SIGNAL \MEM|MEM~53_regout\ : std_logic;
SIGNAL \MEM|MEM~379_combout\ : std_logic;
SIGNAL \MEM|MEM~149_regout\ : std_logic;
SIGNAL \MEM|MEM~380_combout\ : std_logic;
SIGNAL \MEM|MEM~246_regout\ : std_logic;
SIGNAL \MEM|MEM~182_regout\ : std_logic;
SIGNAL \MEM|MEM~382_combout\ : std_logic;
SIGNAL \MEM|MEM~118_regout\ : std_logic;
SIGNAL \MEM|MEM~86_regout\ : std_logic;
SIGNAL \MEM|MEM~247_regout\ : std_logic;
SIGNAL \MEM|MEM~279_regout\ : std_logic;
SIGNAL \MEM|MEM~87_regout\ : std_logic;
SIGNAL \MEM|MEM~151_regout\ : std_logic;
SIGNAL \MEM|MEM~248_regout\ : std_logic;
SIGNAL \MEM|MEM~184_regout\ : std_logic;
SIGNAL \MEM|MEM~392_combout\ : std_logic;
SIGNAL \MEM|MEM~88_regout\ : std_logic;
SIGNAL \MEM|MEM~152_regout\ : std_logic;
SIGNAL \MEM|MEM~249_regout\ : std_logic;
SIGNAL \MEM|MEM~281_regout\ : std_logic;
SIGNAL \MEM|MEM~121_regout\ : std_logic;
SIGNAL \MEM|MEM~218_regout\ : std_logic;
SIGNAL \MEM|MEM~250_regout\ : std_logic;
SIGNAL \MEM|MEM~122_regout\ : std_logic;
SIGNAL \MEM|MEM~90_regout\ : std_logic;
SIGNAL \MEM|MEM~219_regout\ : std_logic;
SIGNAL \MEM|MEM~251_regout\ : std_logic;
SIGNAL \MEM|MEM~220_regout\ : std_logic;
SIGNAL \MEM|MEM~252_regout\ : std_logic;
SIGNAL \MEM|MEM~188_regout\ : std_logic;
SIGNAL \MEM|MEM~412_combout\ : std_logic;
SIGNAL \MEM|MEM~284_regout\ : std_logic;
SIGNAL \MEM|MEM~413_combout\ : std_logic;
SIGNAL \MEM|MEM~221_regout\ : std_logic;
SIGNAL \MEM|MEM~253_regout\ : std_logic;
SIGNAL \MEM|MEM~189_regout\ : std_logic;
SIGNAL \MEM|MEM~417_combout\ : std_logic;
SIGNAL \MEM|MEM~285_regout\ : std_logic;
SIGNAL \MEM|MEM~418_combout\ : std_logic;
SIGNAL \MEM|MEM~157_regout\ : std_logic;
SIGNAL \MEM|MEM~222_regout\ : std_logic;
SIGNAL \MEM|MEM~254_regout\ : std_logic;
SIGNAL \MEM|MEM~190_regout\ : std_logic;
SIGNAL \MEM|MEM~422_combout\ : std_logic;
SIGNAL \MEM|MEM~286_regout\ : std_logic;
SIGNAL \MEM|MEM~423_combout\ : std_logic;
SIGNAL \MEM|MEM~158_regout\ : std_logic;
SIGNAL \MEM|MEM~223_regout\ : std_logic;
SIGNAL \MEM|MEM~255_regout\ : std_logic;
SIGNAL \MEM|MEM~224_regout\ : std_logic;
SIGNAL \MEM|MEM~256_regout\ : std_logic;
SIGNAL \MEM|MEM~128_regout\ : std_logic;
SIGNAL \MEM|MEM~96_regout\ : std_logic;
SIGNAL \MEM|MEM~64_regout\ : std_logic;
SIGNAL \MEM|MEM~434_combout\ : std_logic;
SIGNAL \MEM|MEM~160_regout\ : std_logic;
SIGNAL \MEM|MEM~435_combout\ : std_logic;
SIGNAL \MEM|MEM~225_regout\ : std_logic;
SIGNAL \MEM|MEM~257_regout\ : std_logic;
SIGNAL \MEM|MEM~97_regout\ : std_logic;
SIGNAL \MEM|MEM~65_regout\ : std_logic;
SIGNAL \MEM|MEM~439_combout\ : std_logic;
SIGNAL \MEM|MEM~226_regout\ : std_logic;
SIGNAL \MEM|MEM~195_regout\ : std_logic;
SIGNAL \MEM|MEM~291_regout\ : std_logic;
SIGNAL \MEM|MEM~99_regout\ : std_logic;
SIGNAL \MEM|MEM~67_regout\ : std_logic;
SIGNAL \MEM|MEM~449_combout\ : std_logic;
SIGNAL \REGFILE|MEM~319_combout\ : std_logic;
SIGNAL \REGFILE|MEM~320_combout\ : std_logic;
SIGNAL \REGFILE|MEM~337_combout\ : std_logic;
SIGNAL \REGFILE|MEM~347_combout\ : std_logic;
SIGNAL \REGFILE|MEM~221_regout\ : std_logic;
SIGNAL \REGFILE|MEM~253_regout\ : std_logic;
SIGNAL \REGFILE|MEM~189_regout\ : std_logic;
SIGNAL \REGFILE|MEM~362_combout\ : std_logic;
SIGNAL \REGFILE|MEM~285_regout\ : std_logic;
SIGNAL \REGFILE|MEM~363_combout\ : std_logic;
SIGNAL \REGFILE|MEM~364_combout\ : std_logic;
SIGNAL \REGFILE|MEM~365_combout\ : std_logic;
SIGNAL \REGFILE|MEM~366_combout\ : std_logic;
SIGNAL \REGFILE|MEM~367_combout\ : std_logic;
SIGNAL \REGFILE|MEM~368_combout\ : std_logic;
SIGNAL \REGFILE|MEM~412_combout\ : std_logic;
SIGNAL \REGFILE|MEM~280_regout\ : std_logic;
SIGNAL \REGFILE|MEM~413_combout\ : std_logic;
SIGNAL \REGFILE|MEM~120_regout\ : std_logic;
SIGNAL \REGFILE|MEM~414_combout\ : std_logic;
SIGNAL \REGFILE|MEM~415_combout\ : std_logic;
SIGNAL \REGFILE|MEM~416_combout\ : std_logic;
SIGNAL \REGFILE|MEM~119_regout\ : std_logic;
SIGNAL \REGFILE|MEM~429_combout\ : std_logic;
SIGNAL \REGFILE|MEM~430_combout\ : std_logic;
SIGNAL \REGFILE|MEM~432_combout\ : std_logic;
SIGNAL \REGFILE|MEM~459_combout\ : std_logic;
SIGNAL \REGFILE|MEM~114_regout\ : std_logic;
SIGNAL \REGFILE|MEM~474_combout\ : std_logic;
SIGNAL \REGFILE|MEM~475_combout\ : std_logic;
SIGNAL \REGFILE|MEM~484_combout\ : std_logic;
SIGNAL \REGFILE|MEM~509_combout\ : std_logic;
SIGNAL \REGFILE|MEM~519_combout\ : std_logic;
SIGNAL \REGFILE|MEM~520_combout\ : std_logic;
SIGNAL \REGFILE|MEM~171_regout\ : std_logic;
SIGNAL \REGFILE|MEM~547_combout\ : std_logic;
SIGNAL \REGFILE|MEM~138_regout\ : std_logic;
SIGNAL \REGFILE|MEM~233_regout\ : std_logic;
SIGNAL \REGFILE|MEM~562_combout\ : std_logic;
SIGNAL \REGFILE|MEM~563_combout\ : std_logic;
SIGNAL \REGFILE|MEM~105_regout\ : std_logic;
SIGNAL \REGFILE|MEM~564_combout\ : std_logic;
SIGNAL \REGFILE|MEM~565_combout\ : std_logic;
SIGNAL \REGFILE|MEM~566_combout\ : std_logic;
SIGNAL \REGFILE|MEM~167_regout\ : std_logic;
SIGNAL \REGFILE|MEM~582_combout\ : std_logic;
SIGNAL \REGFILE|MEM~263_regout\ : std_logic;
SIGNAL \REGFILE|MEM~583_combout\ : std_logic;
SIGNAL \REGFILE|MEM~103_regout\ : std_logic;
SIGNAL \REGFILE|MEM~71_regout\ : std_logic;
SIGNAL \REGFILE|MEM~584_combout\ : std_logic;
SIGNAL \REGFILE|MEM~585_combout\ : std_logic;
SIGNAL \REGFILE|MEM~586_combout\ : std_logic;
SIGNAL \REGFILE|MEM~198_regout\ : std_logic;
SIGNAL \REGFILE|MEM~133_regout\ : std_logic;
SIGNAL \CONTROLU|MemWr~combout\ : std_logic;
SIGNAL \CONTROLU|RegWr~0_combout\ : std_logic;
SIGNAL \CONTROLU|RegWr~combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~119_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~120_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~123_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~126_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~127_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~128_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~131_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~133_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~134_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~135_combout\ : std_logic;
SIGNAL \MEM|MEM~460_combout\ : std_logic;
SIGNAL \MEM|MEM~461_combout\ : std_logic;
SIGNAL \MEM|MEM~463_combout\ : std_logic;
SIGNAL \MEM|MEM~464_combout\ : std_logic;
SIGNAL \MEM|MEM~465_combout\ : std_logic;
SIGNAL \MEM|MEM~467_combout\ : std_logic;
SIGNAL \MEM|MEM~468_combout\ : std_logic;
SIGNAL \MEM|MEM~473_combout\ : std_logic;
SIGNAL \MEM|MEM~475_combout\ : std_logic;
SIGNAL \REGFILE|MEM~624_combout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \clk~clkctrl_outclk\ : std_logic;
SIGNAL \CONTROLU|RegWr~clkctrl_outclk\ : std_logic;
SIGNAL \CONTROLU|MemWr~clkctrl_outclk\ : std_logic;
SIGNAL \MDR|dt_out[6]~feeder_combout\ : std_logic;
SIGNAL \MDR|dt_out[19]~feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~228feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~67feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~195feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~226feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~225feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~96feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~160feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~128feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~222feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~158feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~221feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~157feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~220feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~219feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~184feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~248feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~247feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~149feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~117feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~85feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~212feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~244feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~211feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~51feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~274feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~82feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~81feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~209feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~112feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~48feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~80feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~44feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~108feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~139feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~75feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~170feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~234feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~265feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~168feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~71feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~198feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~263feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~119feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~99feeder_combout\ : std_logic;
SIGNAL \rst~combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[1]~6_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[1]~6clkctrl_outclk\ : std_logic;
SIGNAL \CONTROLU|Equal0~6_combout\ : std_logic;
SIGNAL \CONTROLU|ALUsrcB[0]~0_combout\ : std_logic;
SIGNAL \ALUCONTRL|op[0]~1_combout\ : std_logic;
SIGNAL \CONTROLU|ALUsrcB[0]~0clkctrl_outclk\ : std_logic;
SIGNAL \MDR|dt_out[18]~feeder_combout\ : std_logic;
SIGNAL \CONTROLU|Equal0~8_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[18]~18_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[23]~23_combout\ : std_logic;
SIGNAL \CONTROLU|Equal0~7_combout\ : std_logic;
SIGNAL \MUXRegDst|salida[1]~1_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[11]~11_combout\ : std_logic;
SIGNAL \REGFILE|MEM~616_combout\ : std_logic;
SIGNAL \REGFILE|MEM~111_regout\ : std_logic;
SIGNAL \REGFILE|MEM~143feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~619_combout\ : std_logic;
SIGNAL \REGFILE|MEM~143_regout\ : std_logic;
SIGNAL \REGFILE|MEM~510_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[16]~16_combout\ : std_logic;
SIGNAL \REGFILE|MEM~148_regout\ : std_logic;
SIGNAL \REGFILE|MEM~116_regout\ : std_logic;
SIGNAL \REGFILE|MEM~460_combout\ : std_logic;
SIGNAL \REGFILE|MEM~276feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~615_combout\ : std_logic;
SIGNAL \REGFILE|MEM~276_regout\ : std_logic;
SIGNAL \REGFILE|MEM~244feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~613_combout\ : std_logic;
SIGNAL \REGFILE|MEM~244_regout\ : std_logic;
SIGNAL \REGFILE|MEM~457_combout\ : std_logic;
SIGNAL \REGFILE|MEM~458_combout\ : std_logic;
SIGNAL \REGFILE|MEM~461_combout\ : std_logic;
SIGNAL \MEM|MEM~459_combout\ : std_logic;
SIGNAL \MEM|MEM~148_regout\ : std_logic;
SIGNAL \MEM|MEM~456_combout\ : std_logic;
SIGNAL \MEM|MEM~116_regout\ : std_logic;
SIGNAL \MEM|MEM~458_combout\ : std_logic;
SIGNAL \MEM|MEM~52_regout\ : std_logic;
SIGNAL \MEM|MEM~462_combout\ : std_logic;
SIGNAL \MEM|MEM~457_combout\ : std_logic;
SIGNAL \MEM|MEM~84_regout\ : std_logic;
SIGNAL \MEM|MEM~374_combout\ : std_logic;
SIGNAL \MEM|MEM~375_combout\ : std_logic;
SIGNAL \MEM|MEM~276feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~455_combout\ : std_logic;
SIGNAL \MEM|MEM~276_regout\ : std_logic;
SIGNAL \MEM|MEM~454_combout\ : std_logic;
SIGNAL \MEM|MEM~180_regout\ : std_logic;
SIGNAL \MEM|MEM~372_combout\ : std_logic;
SIGNAL \MEM|MEM~373_combout\ : std_logic;
SIGNAL \MEM|MEM~376_combout\ : std_logic;
SIGNAL \REGFILE|MEM~271_regout\ : std_logic;
SIGNAL \REGFILE|MEM~614_combout\ : std_logic;
SIGNAL \REGFILE|MEM~175_regout\ : std_logic;
SIGNAL \REGFILE|MEM~239_regout\ : std_logic;
SIGNAL \REGFILE|MEM~507_combout\ : std_logic;
SIGNAL \REGFILE|MEM~508_combout\ : std_logic;
SIGNAL \REGFILE|MEM~511_combout\ : std_logic;
SIGNAL \MEM|MEM~111_regout\ : std_logic;
SIGNAL \MEM|MEM~143_regout\ : std_logic;
SIGNAL \MEM|MEM~79_regout\ : std_logic;
SIGNAL \MEM|MEM~349_combout\ : std_logic;
SIGNAL \MEM|MEM~350_combout\ : std_logic;
SIGNAL \MEM|MEM~351_combout\ : std_logic;
SIGNAL \MUXRegDst|salida[0]~0_combout\ : std_logic;
SIGNAL \REGFILE|MEM~612_combout\ : std_logic;
SIGNAL \REGFILE|MEM~219_regout\ : std_logic;
SIGNAL \REGFILE|MEM~283feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~283_regout\ : std_logic;
SIGNAL \REGFILE|MEM~251feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~251_regout\ : std_logic;
SIGNAL \REGFILE|MEM~187_regout\ : std_logic;
SIGNAL \REGFILE|MEM~387_combout\ : std_logic;
SIGNAL \REGFILE|MEM~388_combout\ : std_logic;
SIGNAL \REGFILE|MEM~123_regout\ : std_logic;
SIGNAL \REGFILE|MEM~155_regout\ : std_logic;
SIGNAL \REGFILE|MEM~59_regout\ : std_logic;
SIGNAL \REGFILE|MEM~617_combout\ : std_logic;
SIGNAL \REGFILE|MEM~91_regout\ : std_logic;
SIGNAL \REGFILE|MEM~389_combout\ : std_logic;
SIGNAL \REGFILE|MEM~390_combout\ : std_logic;
SIGNAL \REGFILE|MEM~391_combout\ : std_logic;
SIGNAL \MEM|MEM~283_regout\ : std_logic;
SIGNAL \MEM|MEM~187_regout\ : std_logic;
SIGNAL \MEM|MEM~407_combout\ : std_logic;
SIGNAL \MEM|MEM~408_combout\ : std_logic;
SIGNAL \MEM|MEM~123_regout\ : std_logic;
SIGNAL \MEM|MEM~155_regout\ : std_logic;
SIGNAL \MEM|MEM~91_regout\ : std_logic;
SIGNAL \MEM|MEM~59_regout\ : std_logic;
SIGNAL \MEM|MEM~409_combout\ : std_logic;
SIGNAL \MEM|MEM~410_combout\ : std_logic;
SIGNAL \MEM|MEM~411_combout\ : std_logic;
SIGNAL \REGFILE|MEM~69_regout\ : std_logic;
SIGNAL \REGFILE|MEM~37_regout\ : std_logic;
SIGNAL \REGFILE|MEM~609_combout\ : std_logic;
SIGNAL \REGFILE|MEM~610_combout\ : std_logic;
SIGNAL \REGFILE|MEM~261_regout\ : std_logic;
SIGNAL \REGFILE|MEM~229_regout\ : std_logic;
SIGNAL \REGFILE|MEM~165_regout\ : std_logic;
SIGNAL \REGFILE|MEM~607_combout\ : std_logic;
SIGNAL \REGFILE|MEM~608_combout\ : std_logic;
SIGNAL \REGFILE|MEM~611_combout\ : std_logic;
SIGNAL \MEM|MEM~261_regout\ : std_logic;
SIGNAL \MEM|MEM~165_regout\ : std_logic;
SIGNAL \MEM|MEM~297_combout\ : std_logic;
SIGNAL \MEM|MEM~298_combout\ : std_logic;
SIGNAL \MEM|MEM~301_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[1]~1_combout\ : std_logic;
SIGNAL \REGFILE|MEM~101_regout\ : std_logic;
SIGNAL \MDR|dt_out[21]~feeder_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[21]~21_combout\ : std_logic;
SIGNAL \REGFILE|MEM~153_regout\ : std_logic;
SIGNAL \REGFILE|MEM~89_regout\ : std_logic;
SIGNAL \REGFILE|MEM~57_regout\ : std_logic;
SIGNAL \REGFILE|MEM~409_combout\ : std_logic;
SIGNAL \REGFILE|MEM~410_combout\ : std_logic;
SIGNAL \REGFILE|MEM~281_regout\ : std_logic;
SIGNAL \REGFILE|MEM~185_regout\ : std_logic;
SIGNAL \REGFILE|MEM~249_regout\ : std_logic;
SIGNAL \REGFILE|MEM~407_combout\ : std_logic;
SIGNAL \REGFILE|MEM~408_combout\ : std_logic;
SIGNAL \REGFILE|MEM~411_combout\ : std_logic;
SIGNAL \MEM|MEM~153_regout\ : std_logic;
SIGNAL \MEM|MEM~57_regout\ : std_logic;
SIGNAL \MEM|MEM~466_combout\ : std_logic;
SIGNAL \MEM|MEM~89_regout\ : std_logic;
SIGNAL \MEM|MEM~399_combout\ : std_logic;
SIGNAL \MEM|MEM~400_combout\ : std_logic;
SIGNAL \MEM|MEM~185_regout\ : std_logic;
SIGNAL \MEM|MEM~397_combout\ : std_logic;
SIGNAL \MEM|MEM~452_combout\ : std_logic;
SIGNAL \MEM|MEM~217_regout\ : std_logic;
SIGNAL \MEM|MEM~398_combout\ : std_logic;
SIGNAL \MEM|MEM~401_combout\ : std_logic;
SIGNAL \REGFILE|MEM~604_combout\ : std_logic;
SIGNAL \REGFILE|MEM~605_combout\ : std_logic;
SIGNAL \REGFILE|MEM~197_regout\ : std_logic;
SIGNAL \REGFILE|MEM~602_combout\ : std_logic;
SIGNAL \REGFILE|MEM~603_combout\ : std_logic;
SIGNAL \REGFILE|MEM~606_combout\ : std_logic;
SIGNAL \MUXA|salida[1]~31_combout\ : std_logic;
SIGNAL \REGFILE|MEM~621_combout\ : std_logic;
SIGNAL \REGFILE|MEM~68_regout\ : std_logic;
SIGNAL \REGFILE|MEM~622_combout\ : std_logic;
SIGNAL \REGFILE|MEM~36_regout\ : std_logic;
SIGNAL \REGFILE|MEM~294_combout\ : std_logic;
SIGNAL \REGFILE|MEM~620_combout\ : std_logic;
SIGNAL \REGFILE|MEM~100_regout\ : std_logic;
SIGNAL \REGFILE|MEM~295_combout\ : std_logic;
SIGNAL \REGFILE|MEM~260_regout\ : std_logic;
SIGNAL \REGFILE|MEM~164_regout\ : std_logic;
SIGNAL \REGFILE|MEM~292_combout\ : std_logic;
SIGNAL \REGFILE|MEM~293_combout\ : std_logic;
SIGNAL \REGFILE|MEM~296_combout\ : std_logic;
SIGNAL \MEM|MEM~36_regout\ : std_logic;
SIGNAL \MEM|MEM~68_regout\ : std_logic;
SIGNAL \MEM|MEM~294_combout\ : std_logic;
SIGNAL \MEM|MEM~132_regout\ : std_logic;
SIGNAL \MEM|MEM~295_combout\ : std_logic;
SIGNAL \MEM|MEM~296_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[0]~0_combout\ : std_logic;
SIGNAL \REGFILE|MEM~196_regout\ : std_logic;
SIGNAL \REGFILE|MEM~228_regout\ : std_logic;
SIGNAL \REGFILE|MEM~297_combout\ : std_logic;
SIGNAL \REGFILE|MEM~298_combout\ : std_logic;
SIGNAL \REGFILE|MEM~623_combout\ : std_logic;
SIGNAL \REGFILE|MEM~132_regout\ : std_logic;
SIGNAL \REGFILE|MEM~299_combout\ : std_logic;
SIGNAL \REGFILE|MEM~300_combout\ : std_logic;
SIGNAL \REGFILE|MEM~301_combout\ : std_logic;
SIGNAL \CONTROLU|ALUsrcA~0_combout\ : std_logic;
SIGNAL \MUXA|salida[0]~0_combout\ : std_logic;
SIGNAL \CONTROLU|ALUop[0]~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~42_cout\ : std_logic;
SIGNAL \ALUCOMP|Add0~44\ : std_logic;
SIGNAL \ALUCOMP|Add0~46_combout\ : std_logic;
SIGNAL \MEM|MEM~227_regout\ : std_logic;
SIGNAL \MEM|MEM~259feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~453_combout\ : std_logic;
SIGNAL \MEM|MEM~259_regout\ : std_logic;
SIGNAL \MEM|MEM~447_combout\ : std_logic;
SIGNAL \MEM|MEM~448_combout\ : std_logic;
SIGNAL \MEM|MEM~163_regout\ : std_logic;
SIGNAL \MEM|MEM~474_combout\ : std_logic;
SIGNAL \MEM|MEM~131_regout\ : std_logic;
SIGNAL \MEM|MEM~450_combout\ : std_logic;
SIGNAL \MEM|MEM~451_combout\ : std_logic;
SIGNAL \MDR|dt_out[31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~227_regout\ : std_logic;
SIGNAL \REGFILE|MEM~195_regout\ : std_logic;
SIGNAL \REGFILE|MEM~259_regout\ : std_logic;
SIGNAL \REGFILE|MEM~302_combout\ : std_logic;
SIGNAL \REGFILE|MEM~303_combout\ : std_logic;
SIGNAL \REGFILE|MEM~163_regout\ : std_logic;
SIGNAL \REGFILE|MEM~131_regout\ : std_logic;
SIGNAL \REGFILE|MEM~99_regout\ : std_logic;
SIGNAL \REGFILE|MEM~67_regout\ : std_logic;
SIGNAL \REGFILE|MEM~304_combout\ : std_logic;
SIGNAL \REGFILE|MEM~305_combout\ : std_logic;
SIGNAL \REGFILE|MEM~306_combout\ : std_logic;
SIGNAL \MUXA|salida[31]~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~137_combout\ : std_logic;
SIGNAL \MEM|MEM~290_regout\ : std_logic;
SIGNAL \MEM|MEM~258feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~258_regout\ : std_logic;
SIGNAL \MEM|MEM~194_regout\ : std_logic;
SIGNAL \MEM|MEM~442_combout\ : std_logic;
SIGNAL \MEM|MEM~443_combout\ : std_logic;
SIGNAL \MEM|MEM~162_regout\ : std_logic;
SIGNAL \MEM|MEM~130_regout\ : std_logic;
SIGNAL \MEM|MEM~98_regout\ : std_logic;
SIGNAL \MEM|MEM~66_regout\ : std_logic;
SIGNAL \MEM|MEM~444_combout\ : std_logic;
SIGNAL \MEM|MEM~445_combout\ : std_logic;
SIGNAL \MEM|MEM~446_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[30]~30_combout\ : std_logic;
SIGNAL \REGFILE|MEM~226_regout\ : std_logic;
SIGNAL \REGFILE|MEM~290feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~290_regout\ : std_logic;
SIGNAL \REGFILE|MEM~194feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~194_regout\ : std_logic;
SIGNAL \REGFILE|MEM~258_regout\ : std_logic;
SIGNAL \REGFILE|MEM~317_combout\ : std_logic;
SIGNAL \REGFILE|MEM~318_combout\ : std_logic;
SIGNAL \REGFILE|MEM~321_combout\ : std_logic;
SIGNAL \MUXB|Mux1~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~136_combout\ : std_logic;
SIGNAL \REGFILE|MEM~97_regout\ : std_logic;
SIGNAL \REGFILE|MEM~65_regout\ : std_logic;
SIGNAL \REGFILE|MEM~329_combout\ : std_logic;
SIGNAL \REGFILE|MEM~330_combout\ : std_logic;
SIGNAL \REGFILE|MEM~289feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~289_regout\ : std_logic;
SIGNAL \REGFILE|MEM~225_regout\ : std_logic;
SIGNAL \REGFILE|MEM~257_regout\ : std_logic;
SIGNAL \REGFILE|MEM~327_combout\ : std_logic;
SIGNAL \REGFILE|MEM~328_combout\ : std_logic;
SIGNAL \REGFILE|MEM~331_combout\ : std_logic;
SIGNAL \MEM|MEM~289_regout\ : std_logic;
SIGNAL \MEM|MEM~193_regout\ : std_logic;
SIGNAL \MEM|MEM~437_combout\ : std_logic;
SIGNAL \MEM|MEM~438_combout\ : std_logic;
SIGNAL \MEM|MEM~161_regout\ : std_logic;
SIGNAL \MEM|MEM~129feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~129_regout\ : std_logic;
SIGNAL \MEM|MEM~440_combout\ : std_logic;
SIGNAL \MEM|MEM~441_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[29]~29_combout\ : std_logic;
SIGNAL \REGFILE|MEM~161_regout\ : std_logic;
SIGNAL \REGFILE|MEM~129_regout\ : std_logic;
SIGNAL \REGFILE|MEM~324_combout\ : std_logic;
SIGNAL \REGFILE|MEM~325_combout\ : std_logic;
SIGNAL \REGFILE|MEM~193feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~193_regout\ : std_logic;
SIGNAL \REGFILE|MEM~322_combout\ : std_logic;
SIGNAL \REGFILE|MEM~323_combout\ : std_logic;
SIGNAL \REGFILE|MEM~326_combout\ : std_logic;
SIGNAL \MUXA|salida[29]~3_combout\ : std_logic;
SIGNAL \MDR|dt_out[28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~63_regout\ : std_logic;
SIGNAL \REGFILE|MEM~349_combout\ : std_logic;
SIGNAL \REGFILE|MEM~350_combout\ : std_logic;
SIGNAL \REGFILE|MEM~287_regout\ : std_logic;
SIGNAL \REGFILE|MEM~223_regout\ : std_logic;
SIGNAL \REGFILE|MEM~348_combout\ : std_logic;
SIGNAL \REGFILE|MEM~351_combout\ : std_logic;
SIGNAL \MEM|MEM~471_combout\ : std_logic;
SIGNAL \MEM|MEM~127_regout\ : std_logic;
SIGNAL \MEM|MEM~159_regout\ : std_logic;
SIGNAL \MEM|MEM~63_regout\ : std_logic;
SIGNAL \MEM|MEM~472_combout\ : std_logic;
SIGNAL \MEM|MEM~95_regout\ : std_logic;
SIGNAL \MEM|MEM~429_combout\ : std_logic;
SIGNAL \MEM|MEM~430_combout\ : std_logic;
SIGNAL \MEM|MEM~287_regout\ : std_logic;
SIGNAL \MEM|MEM~191_regout\ : std_logic;
SIGNAL \MEM|MEM~427_combout\ : std_logic;
SIGNAL \MEM|MEM~428_combout\ : std_logic;
SIGNAL \MEM|MEM~431_combout\ : std_logic;
SIGNAL \MDR|dt_out[27]~feeder_combout\ : std_logic;
SIGNAL \ALUCONTRL|op~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~132_combout\ : std_logic;
SIGNAL \MUXA|salida[25]~7_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~130_combout\ : std_logic;
SIGNAL \MUXB|Mux8~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~129_combout\ : std_logic;
SIGNAL \REGFILE|MEM~121_regout\ : std_logic;
SIGNAL \REGFILE|MEM~404_combout\ : std_logic;
SIGNAL \REGFILE|MEM~405_combout\ : std_logic;
SIGNAL \REGFILE|MEM~217_regout\ : std_logic;
SIGNAL \REGFILE|MEM~402_combout\ : std_logic;
SIGNAL \REGFILE|MEM~403_combout\ : std_logic;
SIGNAL \REGFILE|MEM~406_combout\ : std_logic;
SIGNAL \MUXA|salida[21]~11_combout\ : std_logic;
SIGNAL \MUXA|salida[20]~12_combout\ : std_logic;
SIGNAL \MUXB|Mux13~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~124_combout\ : std_logic;
SIGNAL \MUXB|Mux14~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux14~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux14~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux14~2_combout\ : std_logic;
SIGNAL \REGFILE|MEM~181_regout\ : std_logic;
SIGNAL \REGFILE|MEM~245_regout\ : std_logic;
SIGNAL \REGFILE|MEM~447_combout\ : std_logic;
SIGNAL \REGFILE|MEM~448_combout\ : std_logic;
SIGNAL \REGFILE|MEM~149_regout\ : std_logic;
SIGNAL \REGFILE|MEM~53_regout\ : std_logic;
SIGNAL \REGFILE|MEM~85_regout\ : std_logic;
SIGNAL \REGFILE|MEM~449_combout\ : std_logic;
SIGNAL \REGFILE|MEM~450_combout\ : std_logic;
SIGNAL \REGFILE|MEM~451_combout\ : std_logic;
SIGNAL \MEM|MEM~277_regout\ : std_logic;
SIGNAL \MEM|MEM~213_regout\ : std_logic;
SIGNAL \MEM|MEM~378_combout\ : std_logic;
SIGNAL \MEM|MEM~381_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[17]~17_combout\ : std_logic;
SIGNAL \REGFILE|MEM~277_regout\ : std_logic;
SIGNAL \REGFILE|MEM~213feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~213_regout\ : std_logic;
SIGNAL \REGFILE|MEM~442_combout\ : std_logic;
SIGNAL \REGFILE|MEM~443_combout\ : std_logic;
SIGNAL \REGFILE|MEM~117_regout\ : std_logic;
SIGNAL \REGFILE|MEM~444_combout\ : std_logic;
SIGNAL \REGFILE|MEM~445_combout\ : std_logic;
SIGNAL \REGFILE|MEM~446_combout\ : std_logic;
SIGNAL \MUXA|salida[17]~15_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~122_combout\ : std_logic;
SIGNAL \MEM|MEM~115_regout\ : std_logic;
SIGNAL \MEM|MEM~147_regout\ : std_logic;
SIGNAL \MEM|MEM~370_combout\ : std_logic;
SIGNAL \MEM|MEM~371_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[15]~15_combout\ : std_logic;
SIGNAL \REGFILE|MEM~147_regout\ : std_logic;
SIGNAL \REGFILE|MEM~83_regout\ : std_logic;
SIGNAL \REGFILE|MEM~51_regout\ : std_logic;
SIGNAL \REGFILE|MEM~469_combout\ : std_logic;
SIGNAL \REGFILE|MEM~470_combout\ : std_logic;
SIGNAL \REGFILE|MEM~179_regout\ : std_logic;
SIGNAL \REGFILE|MEM~467_combout\ : std_logic;
SIGNAL \REGFILE|MEM~275_regout\ : std_logic;
SIGNAL \REGFILE|MEM~211_regout\ : std_logic;
SIGNAL \REGFILE|MEM~468_combout\ : std_logic;
SIGNAL \REGFILE|MEM~471_combout\ : std_logic;
SIGNAL \MUXB|Mux16~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~121_combout\ : std_logic;
SIGNAL \REGFILE|MEM~146_regout\ : std_logic;
SIGNAL \REGFILE|MEM~50_regout\ : std_logic;
SIGNAL \REGFILE|MEM~82_regout\ : std_logic;
SIGNAL \REGFILE|MEM~479_combout\ : std_logic;
SIGNAL \REGFILE|MEM~480_combout\ : std_logic;
SIGNAL \REGFILE|MEM~274_regout\ : std_logic;
SIGNAL \REGFILE|MEM~178_regout\ : std_logic;
SIGNAL \REGFILE|MEM~242_regout\ : std_logic;
SIGNAL \REGFILE|MEM~477_combout\ : std_logic;
SIGNAL \REGFILE|MEM~478_combout\ : std_logic;
SIGNAL \REGFILE|MEM~481_combout\ : std_logic;
SIGNAL \MEM|MEM~146feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~146_regout\ : std_logic;
SIGNAL \MEM|MEM~114_regout\ : std_logic;
SIGNAL \MEM|MEM~50_regout\ : std_logic;
SIGNAL \MEM|MEM~364_combout\ : std_logic;
SIGNAL \MEM|MEM~365_combout\ : std_logic;
SIGNAL \MEM|MEM~366_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[14]~14_combout\ : std_logic;
SIGNAL \REGFILE|MEM~210feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~210_regout\ : std_logic;
SIGNAL \REGFILE|MEM~472_combout\ : std_logic;
SIGNAL \REGFILE|MEM~473_combout\ : std_logic;
SIGNAL \REGFILE|MEM~476_combout\ : std_logic;
SIGNAL \MUXA|salida[14]~18_combout\ : std_logic;
SIGNAL \REGFILE|MEM~209_regout\ : std_logic;
SIGNAL \REGFILE|MEM~177_regout\ : std_logic;
SIGNAL \REGFILE|MEM~241_regout\ : std_logic;
SIGNAL \REGFILE|MEM~487_combout\ : std_logic;
SIGNAL \REGFILE|MEM~488_combout\ : std_logic;
SIGNAL \REGFILE|MEM~145_regout\ : std_logic;
SIGNAL \REGFILE|MEM~49_regout\ : std_logic;
SIGNAL \REGFILE|MEM~81_regout\ : std_logic;
SIGNAL \REGFILE|MEM~489_combout\ : std_logic;
SIGNAL \REGFILE|MEM~490_combout\ : std_logic;
SIGNAL \REGFILE|MEM~491_combout\ : std_logic;
SIGNAL \MUXB|Mux18~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux18~1_combout\ : std_logic;
SIGNAL \REGFILE|MEM~207_regout\ : std_logic;
SIGNAL \REGFILE|MEM~502_combout\ : std_logic;
SIGNAL \REGFILE|MEM~503_combout\ : std_logic;
SIGNAL \REGFILE|MEM~47_regout\ : std_logic;
SIGNAL \REGFILE|MEM~79_regout\ : std_logic;
SIGNAL \REGFILE|MEM~504_combout\ : std_logic;
SIGNAL \REGFILE|MEM~505_combout\ : std_logic;
SIGNAL \REGFILE|MEM~506_combout\ : std_logic;
SIGNAL \MUXA|salida[11]~21_combout\ : std_logic;
SIGNAL \REGFILE|MEM~174_regout\ : std_logic;
SIGNAL \REGFILE|MEM~238_regout\ : std_logic;
SIGNAL \REGFILE|MEM~517_combout\ : std_logic;
SIGNAL \REGFILE|MEM~518_combout\ : std_logic;
SIGNAL \REGFILE|MEM~521_combout\ : std_logic;
SIGNAL \MEM|MEM~238_regout\ : std_logic;
SIGNAL \MEM|MEM~174_regout\ : std_logic;
SIGNAL \MEM|MEM~342_combout\ : std_logic;
SIGNAL \MEM|MEM~270_regout\ : std_logic;
SIGNAL \MEM|MEM~343_combout\ : std_logic;
SIGNAL \MEM|MEM~110feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~110_regout\ : std_logic;
SIGNAL \MEM|MEM~142_regout\ : std_logic;
SIGNAL \MEM|MEM~46_regout\ : std_logic;
SIGNAL \MEM|MEM~78_regout\ : std_logic;
SIGNAL \MEM|MEM~344_combout\ : std_logic;
SIGNAL \MEM|MEM~345_combout\ : std_logic;
SIGNAL \MEM|MEM~346_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[10]~10_combout\ : std_logic;
SIGNAL \REGFILE|MEM~270_regout\ : std_logic;
SIGNAL \REGFILE|MEM~512_combout\ : std_logic;
SIGNAL \REGFILE|MEM~206_regout\ : std_logic;
SIGNAL \REGFILE|MEM~513_combout\ : std_logic;
SIGNAL \REGFILE|MEM~142feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~142_regout\ : std_logic;
SIGNAL \REGFILE|MEM~110_regout\ : std_logic;
SIGNAL \REGFILE|MEM~78_regout\ : std_logic;
SIGNAL \REGFILE|MEM~46_regout\ : std_logic;
SIGNAL \REGFILE|MEM~514_combout\ : std_logic;
SIGNAL \REGFILE|MEM~515_combout\ : std_logic;
SIGNAL \REGFILE|MEM~516_combout\ : std_logic;
SIGNAL \MUXA|salida[10]~22_combout\ : std_logic;
SIGNAL \MDR|dt_out[9]~feeder_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~66_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[7]~7_combout\ : std_logic;
SIGNAL \REGFILE|MEM~203_regout\ : std_logic;
SIGNAL \REGFILE|MEM~267_regout\ : std_logic;
SIGNAL \REGFILE|MEM~548_combout\ : std_logic;
SIGNAL \REGFILE|MEM~107feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~107_regout\ : std_logic;
SIGNAL \REGFILE|MEM~139_regout\ : std_logic;
SIGNAL \REGFILE|MEM~43_regout\ : std_logic;
SIGNAL \REGFILE|MEM~75_regout\ : std_logic;
SIGNAL \REGFILE|MEM~549_combout\ : std_logic;
SIGNAL \REGFILE|MEM~550_combout\ : std_logic;
SIGNAL \REGFILE|MEM~551_combout\ : std_logic;
SIGNAL \MEM|MEM~267_regout\ : std_logic;
SIGNAL \MEM|MEM~171_regout\ : std_logic;
SIGNAL \MEM|MEM~327_combout\ : std_logic;
SIGNAL \MEM|MEM~328_combout\ : std_logic;
SIGNAL \MEM|MEM~107_regout\ : std_logic;
SIGNAL \MEM|MEM~43_regout\ : std_logic;
SIGNAL \MEM|MEM~329_combout\ : std_logic;
SIGNAL \MEM|MEM~330_combout\ : std_logic;
SIGNAL \MEM|MEM~331_combout\ : std_logic;
SIGNAL \MUXB|Mux24~2_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~63_combout\ : std_logic;
SIGNAL \MUXB|Mux25~3_combout\ : std_logic;
SIGNAL \MUXA|salida[5]~27_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux27~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux27~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux27~2_combout\ : std_logic;
SIGNAL \REGFILE|MEM~264_regout\ : std_logic;
SIGNAL \REGFILE|MEM~168_regout\ : std_logic;
SIGNAL \REGFILE|MEM~232_regout\ : std_logic;
SIGNAL \REGFILE|MEM~577_combout\ : std_logic;
SIGNAL \REGFILE|MEM~578_combout\ : std_logic;
SIGNAL \REGFILE|MEM~104_regout\ : std_logic;
SIGNAL \REGFILE|MEM~40_regout\ : std_logic;
SIGNAL \REGFILE|MEM~72_regout\ : std_logic;
SIGNAL \REGFILE|MEM~579_combout\ : std_logic;
SIGNAL \REGFILE|MEM~580_combout\ : std_logic;
SIGNAL \REGFILE|MEM~581_combout\ : std_logic;
SIGNAL \MEM|MEM~200feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~200_regout\ : std_logic;
SIGNAL \MEM|MEM~264_regout\ : std_logic;
SIGNAL \MEM|MEM~313_combout\ : std_logic;
SIGNAL \MEM|MEM~316_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[4]~4_combout\ : std_logic;
SIGNAL \REGFILE|MEM~200_regout\ : std_logic;
SIGNAL \REGFILE|MEM~572_combout\ : std_logic;
SIGNAL \REGFILE|MEM~573_combout\ : std_logic;
SIGNAL \REGFILE|MEM~136_regout\ : std_logic;
SIGNAL \REGFILE|MEM~574_combout\ : std_logic;
SIGNAL \REGFILE|MEM~575_combout\ : std_logic;
SIGNAL \REGFILE|MEM~576_combout\ : std_logic;
SIGNAL \MUXA|salida[4]~28_combout\ : std_logic;
SIGNAL \MEM|MEM~103_regout\ : std_logic;
SIGNAL \MEM|MEM~39_regout\ : std_logic;
SIGNAL \MEM|MEM~309_combout\ : std_logic;
SIGNAL \MEM|MEM~310_combout\ : std_logic;
SIGNAL \MEM|MEM~311_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[3]~3_combout\ : std_logic;
SIGNAL \REGFILE|MEM~199feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~199_regout\ : std_logic;
SIGNAL \REGFILE|MEM~231_regout\ : std_logic;
SIGNAL \REGFILE|MEM~587_combout\ : std_logic;
SIGNAL \REGFILE|MEM~588_combout\ : std_logic;
SIGNAL \REGFILE|MEM~135_regout\ : std_logic;
SIGNAL \REGFILE|MEM~39_regout\ : std_logic;
SIGNAL \REGFILE|MEM~589_combout\ : std_logic;
SIGNAL \REGFILE|MEM~590_combout\ : std_logic;
SIGNAL \REGFILE|MEM~591_combout\ : std_logic;
SIGNAL \MUXB|Mux28~2_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~51_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~48_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~47\ : std_logic;
SIGNAL \ALUCOMP|Add0~50\ : std_logic;
SIGNAL \ALUCOMP|Add0~53\ : std_logic;
SIGNAL \ALUCOMP|Add0~56\ : std_logic;
SIGNAL \ALUCOMP|Add0~59\ : std_logic;
SIGNAL \ALUCOMP|Add0~61_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux25~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux25~2_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[6]~6_combout\ : std_logic;
SIGNAL \REGFILE|MEM~106_regout\ : std_logic;
SIGNAL \REGFILE|MEM~74_regout\ : std_logic;
SIGNAL \REGFILE|MEM~554_combout\ : std_logic;
SIGNAL \REGFILE|MEM~555_combout\ : std_logic;
SIGNAL \REGFILE|MEM~266_regout\ : std_logic;
SIGNAL \REGFILE|MEM~202_regout\ : std_logic;
SIGNAL \REGFILE|MEM~234_regout\ : std_logic;
SIGNAL \REGFILE|MEM~170_regout\ : std_logic;
SIGNAL \REGFILE|MEM~552_combout\ : std_logic;
SIGNAL \REGFILE|MEM~553_combout\ : std_logic;
SIGNAL \REGFILE|MEM~556_combout\ : std_logic;
SIGNAL \MUXA|salida[6]~26_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~62\ : std_logic;
SIGNAL \ALUCOMP|Add0~65\ : std_logic;
SIGNAL \ALUCOMP|Add0~68\ : std_logic;
SIGNAL \ALUCOMP|Add0~70_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux22~2_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux22~4_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[9]~9_combout\ : std_logic;
SIGNAL \REGFILE|MEM~205feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~205_regout\ : std_logic;
SIGNAL \REGFILE|MEM~173_regout\ : std_logic;
SIGNAL \REGFILE|MEM~527_combout\ : std_logic;
SIGNAL \REGFILE|MEM~269feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~269_regout\ : std_logic;
SIGNAL \REGFILE|MEM~528_combout\ : std_logic;
SIGNAL \REGFILE|MEM~77_regout\ : std_logic;
SIGNAL \REGFILE|MEM~45_regout\ : std_logic;
SIGNAL \REGFILE|MEM~529_combout\ : std_logic;
SIGNAL \REGFILE|MEM~141_regout\ : std_logic;
SIGNAL \REGFILE|MEM~530_combout\ : std_logic;
SIGNAL \REGFILE|MEM~531_combout\ : std_logic;
SIGNAL \MEM|MEM~109_regout\ : std_logic;
SIGNAL \MEM|MEM~141_regout\ : std_logic;
SIGNAL \MEM|MEM~45_regout\ : std_logic;
SIGNAL \MEM|MEM~77feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~77_regout\ : std_logic;
SIGNAL \MEM|MEM~339_combout\ : std_logic;
SIGNAL \MEM|MEM~340_combout\ : std_logic;
SIGNAL \MEM|MEM~341_combout\ : std_logic;
SIGNAL \MUXB|Mux22~2_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~69_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~71\ : std_logic;
SIGNAL \ALUCOMP|Add0~74\ : std_logic;
SIGNAL \ALUCOMP|Add0~77\ : std_logic;
SIGNAL \ALUCOMP|Add0~78_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux19~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux19~2_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[12]~12_combout\ : std_logic;
SIGNAL \REGFILE|MEM~144_regout\ : std_logic;
SIGNAL \REGFILE|MEM~48_regout\ : std_logic;
SIGNAL \REGFILE|MEM~80_regout\ : std_logic;
SIGNAL \REGFILE|MEM~499_combout\ : std_logic;
SIGNAL \REGFILE|MEM~500_combout\ : std_logic;
SIGNAL \REGFILE|MEM~208_regout\ : std_logic;
SIGNAL \REGFILE|MEM~272_regout\ : std_logic;
SIGNAL \REGFILE|MEM~240_regout\ : std_logic;
SIGNAL \REGFILE|MEM~176_regout\ : std_logic;
SIGNAL \REGFILE|MEM~497_combout\ : std_logic;
SIGNAL \REGFILE|MEM~498_combout\ : std_logic;
SIGNAL \REGFILE|MEM~501_combout\ : std_logic;
SIGNAL \MEM|MEM~272_regout\ : std_logic;
SIGNAL \MEM|MEM~176_regout\ : std_logic;
SIGNAL \MEM|MEM~352_combout\ : std_logic;
SIGNAL \MEM|MEM~353_combout\ : std_logic;
SIGNAL \MEM|MEM~356_combout\ : std_logic;
SIGNAL \CONTROLU|ALUsrcB[1]~2_combout\ : std_logic;
SIGNAL \MUXB|Mux19~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~118_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~79\ : std_logic;
SIGNAL \ALUCOMP|Add0~80_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux18~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux18~2_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[13]~13_combout\ : std_logic;
SIGNAL \REGFILE|MEM~273_regout\ : std_logic;
SIGNAL \REGFILE|MEM~482_combout\ : std_logic;
SIGNAL \REGFILE|MEM~483_combout\ : std_logic;
SIGNAL \REGFILE|MEM~113_regout\ : std_logic;
SIGNAL \REGFILE|MEM~485_combout\ : std_logic;
SIGNAL \REGFILE|MEM~486_combout\ : std_logic;
SIGNAL \MUXA|salida[13]~19_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~81\ : std_logic;
SIGNAL \ALUCOMP|Add0~83\ : std_logic;
SIGNAL \ALUCOMP|Add0~85\ : std_logic;
SIGNAL \ALUCOMP|Add0~87\ : std_logic;
SIGNAL \ALUCOMP|Add0~89\ : std_logic;
SIGNAL \ALUCOMP|Add0~91\ : std_logic;
SIGNAL \ALUCOMP|Add0~92_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux12~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux12~2_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[19]~19_combout\ : std_logic;
SIGNAL \REGFILE|MEM~279_regout\ : std_logic;
SIGNAL \REGFILE|MEM~183_regout\ : std_logic;
SIGNAL \REGFILE|MEM~427_combout\ : std_logic;
SIGNAL \REGFILE|MEM~428_combout\ : std_logic;
SIGNAL \REGFILE|MEM~431_combout\ : std_logic;
SIGNAL \MUXB|Mux12~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~125_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~93\ : std_logic;
SIGNAL \ALUCOMP|Add0~95\ : std_logic;
SIGNAL \ALUCOMP|Add0~97\ : std_logic;
SIGNAL \ALUCOMP|Add0~98_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux9~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux9~2_combout\ : std_logic;
SIGNAL \REGFILE|MEM~154feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~154_regout\ : std_logic;
SIGNAL \REGFILE|MEM~90_regout\ : std_logic;
SIGNAL \REGFILE|MEM~399_combout\ : std_logic;
SIGNAL \REGFILE|MEM~400_combout\ : std_logic;
SIGNAL \REGFILE|MEM~218_regout\ : std_logic;
SIGNAL \REGFILE|MEM~250_regout\ : std_logic;
SIGNAL \REGFILE|MEM~186_regout\ : std_logic;
SIGNAL \REGFILE|MEM~397_combout\ : std_logic;
SIGNAL \REGFILE|MEM~398_combout\ : std_logic;
SIGNAL \REGFILE|MEM~401_combout\ : std_logic;
SIGNAL \MEM|MEM~282_regout\ : std_logic;
SIGNAL \MEM|MEM~186_regout\ : std_logic;
SIGNAL \MEM|MEM~402_combout\ : std_logic;
SIGNAL \MEM|MEM~403_combout\ : std_logic;
SIGNAL \MEM|MEM~154_regout\ : std_logic;
SIGNAL \MEM|MEM~58_regout\ : std_logic;
SIGNAL \MEM|MEM~404_combout\ : std_logic;
SIGNAL \MEM|MEM~405_combout\ : std_logic;
SIGNAL \MEM|MEM~406_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[22]~22_combout\ : std_logic;
SIGNAL \REGFILE|MEM~282_regout\ : std_logic;
SIGNAL \REGFILE|MEM~392_combout\ : std_logic;
SIGNAL \REGFILE|MEM~393_combout\ : std_logic;
SIGNAL \REGFILE|MEM~122_regout\ : std_logic;
SIGNAL \REGFILE|MEM~58feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~58_regout\ : std_logic;
SIGNAL \REGFILE|MEM~394_combout\ : std_logic;
SIGNAL \REGFILE|MEM~395_combout\ : std_logic;
SIGNAL \REGFILE|MEM~396_combout\ : std_logic;
SIGNAL \MUXA|salida[22]~10_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~99\ : std_logic;
SIGNAL \ALUCOMP|Add0~101\ : std_logic;
SIGNAL \ALUCOMP|Add0~103\ : std_logic;
SIGNAL \ALUCOMP|Add0~105\ : std_logic;
SIGNAL \ALUCOMP|Add0~107\ : std_logic;
SIGNAL \ALUCOMP|Add0~108_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux4~2_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux4~3_combout\ : std_logic;
SIGNAL \MUXB|Mux4~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux4~4_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[27]~27_combout\ : std_logic;
SIGNAL \REGFILE|MEM~159_regout\ : std_logic;
SIGNAL \REGFILE|MEM~127_regout\ : std_logic;
SIGNAL \REGFILE|MEM~95_regout\ : std_logic;
SIGNAL \REGFILE|MEM~344_combout\ : std_logic;
SIGNAL \REGFILE|MEM~345_combout\ : std_logic;
SIGNAL \REGFILE|MEM~255_regout\ : std_logic;
SIGNAL \REGFILE|MEM~191_regout\ : std_logic;
SIGNAL \REGFILE|MEM~342_combout\ : std_logic;
SIGNAL \REGFILE|MEM~343_combout\ : std_logic;
SIGNAL \REGFILE|MEM~346_combout\ : std_logic;
SIGNAL \MUXA|salida[27]~5_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~109\ : std_logic;
SIGNAL \ALUCOMP|Add0~110_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux3~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux3~2_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[28]~28_combout\ : std_logic;
SIGNAL \REGFILE|MEM~128_regout\ : std_logic;
SIGNAL \REGFILE|MEM~96_regout\ : std_logic;
SIGNAL \REGFILE|MEM~64feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~64_regout\ : std_logic;
SIGNAL \REGFILE|MEM~334_combout\ : std_logic;
SIGNAL \REGFILE|MEM~335_combout\ : std_logic;
SIGNAL \REGFILE|MEM~288_regout\ : std_logic;
SIGNAL \REGFILE|MEM~256_regout\ : std_logic;
SIGNAL \REGFILE|MEM~192_regout\ : std_logic;
SIGNAL \REGFILE|MEM~332_combout\ : std_logic;
SIGNAL \REGFILE|MEM~333_combout\ : std_logic;
SIGNAL \REGFILE|MEM~336_combout\ : std_logic;
SIGNAL \MUXA|salida[28]~4_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~111\ : std_logic;
SIGNAL \ALUCOMP|Add0~113\ : std_logic;
SIGNAL \ALUCOMP|Add0~115\ : std_logic;
SIGNAL \ALUCOMP|Add0~116_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux0~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux0~2_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[31]~31_combout\ : std_logic;
SIGNAL \REGFILE|MEM~291feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~291_regout\ : std_logic;
SIGNAL \REGFILE|MEM~307_combout\ : std_logic;
SIGNAL \REGFILE|MEM~308_combout\ : std_logic;
SIGNAL \REGFILE|MEM~309_combout\ : std_logic;
SIGNAL \REGFILE|MEM~310_combout\ : std_logic;
SIGNAL \REGFILE|MEM~311_combout\ : std_logic;
SIGNAL \MUXB|Mux0~0_combout\ : std_logic;
SIGNAL \MUXB|Mux2~0_combout\ : std_logic;
SIGNAL \REGFILE|MEM~224_regout\ : std_logic;
SIGNAL \REGFILE|MEM~338_combout\ : std_logic;
SIGNAL \REGFILE|MEM~160_regout\ : std_logic;
SIGNAL \REGFILE|MEM~339_combout\ : std_logic;
SIGNAL \REGFILE|MEM~340_combout\ : std_logic;
SIGNAL \REGFILE|MEM~341_combout\ : std_logic;
SIGNAL \MUXB|Mux3~0_combout\ : std_logic;
SIGNAL \MUXB|Mux5~0_combout\ : std_logic;
SIGNAL \MEM|MEM~61feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~61_regout\ : std_logic;
SIGNAL \MEM|MEM~93_regout\ : std_logic;
SIGNAL \MEM|MEM~419_combout\ : std_logic;
SIGNAL \MEM|MEM~125feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~125_regout\ : std_logic;
SIGNAL \MEM|MEM~420_combout\ : std_logic;
SIGNAL \MEM|MEM~421_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[25]~25_combout\ : std_logic;
SIGNAL \REGFILE|MEM~125_regout\ : std_logic;
SIGNAL \REGFILE|MEM~157_regout\ : std_logic;
SIGNAL \REGFILE|MEM~61_regout\ : std_logic;
SIGNAL \REGFILE|MEM~93_regout\ : std_logic;
SIGNAL \REGFILE|MEM~369_combout\ : std_logic;
SIGNAL \REGFILE|MEM~370_combout\ : std_logic;
SIGNAL \REGFILE|MEM~371_combout\ : std_logic;
SIGNAL \MUXB|Mux6~0_combout\ : std_logic;
SIGNAL \MUXB|Mux7~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~102_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux7~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux7~2_combout\ : std_logic;
SIGNAL \REGFILE|MEM~188_regout\ : std_logic;
SIGNAL \REGFILE|MEM~252feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~252_regout\ : std_logic;
SIGNAL \REGFILE|MEM~377_combout\ : std_logic;
SIGNAL \REGFILE|MEM~220_regout\ : std_logic;
SIGNAL \REGFILE|MEM~378_combout\ : std_logic;
SIGNAL \REGFILE|MEM~156_regout\ : std_logic;
SIGNAL \REGFILE|MEM~60_regout\ : std_logic;
SIGNAL \REGFILE|MEM~92_regout\ : std_logic;
SIGNAL \REGFILE|MEM~379_combout\ : std_logic;
SIGNAL \REGFILE|MEM~380_combout\ : std_logic;
SIGNAL \REGFILE|MEM~381_combout\ : std_logic;
SIGNAL \MEM|MEM~124_regout\ : std_logic;
SIGNAL \MEM|MEM~156_regout\ : std_logic;
SIGNAL \MEM|MEM~60_regout\ : std_logic;
SIGNAL \MEM|MEM~92_regout\ : std_logic;
SIGNAL \MEM|MEM~414_combout\ : std_logic;
SIGNAL \MEM|MEM~415_combout\ : std_logic;
SIGNAL \MEM|MEM~416_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[24]~24_combout\ : std_logic;
SIGNAL \REGFILE|MEM~284feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~284_regout\ : std_logic;
SIGNAL \REGFILE|MEM~372_combout\ : std_logic;
SIGNAL \REGFILE|MEM~373_combout\ : std_logic;
SIGNAL \REGFILE|MEM~124_regout\ : std_logic;
SIGNAL \REGFILE|MEM~374_combout\ : std_logic;
SIGNAL \REGFILE|MEM~375_combout\ : std_logic;
SIGNAL \REGFILE|MEM~376_combout\ : std_logic;
SIGNAL \MUXA|salida[24]~8_combout\ : std_logic;
SIGNAL \REGFILE|MEM~216feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~216_regout\ : std_logic;
SIGNAL \MEM|MEM~120_regout\ : std_logic;
SIGNAL \MEM|MEM~56_regout\ : std_logic;
SIGNAL \MEM|MEM~394_combout\ : std_logic;
SIGNAL \MEM|MEM~395_combout\ : std_logic;
SIGNAL \MEM|MEM~280_regout\ : std_logic;
SIGNAL \MEM|MEM~216_regout\ : std_logic;
SIGNAL \MEM|MEM~393_combout\ : std_logic;
SIGNAL \MEM|MEM~396_combout\ : std_logic;
SIGNAL \MDR|dt_out[20]~feeder_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[20]~20_combout\ : std_logic;
SIGNAL \REGFILE|MEM~248_regout\ : std_logic;
SIGNAL \REGFILE|MEM~184feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~184_regout\ : std_logic;
SIGNAL \REGFILE|MEM~417_combout\ : std_logic;
SIGNAL \REGFILE|MEM~418_combout\ : std_logic;
SIGNAL \REGFILE|MEM~152_regout\ : std_logic;
SIGNAL \REGFILE|MEM~56_regout\ : std_logic;
SIGNAL \REGFILE|MEM~88_regout\ : std_logic;
SIGNAL \REGFILE|MEM~419_combout\ : std_logic;
SIGNAL \REGFILE|MEM~420_combout\ : std_logic;
SIGNAL \REGFILE|MEM~421_combout\ : std_logic;
SIGNAL \MUXB|Mux11~0_combout\ : std_logic;
SIGNAL \MUXB|Mux15~0_combout\ : std_logic;
SIGNAL \MUXB|Mux17~0_combout\ : std_logic;
SIGNAL \REGFILE|MEM~112_regout\ : std_logic;
SIGNAL \REGFILE|MEM~494_combout\ : std_logic;
SIGNAL \REGFILE|MEM~495_combout\ : std_logic;
SIGNAL \REGFILE|MEM~492_combout\ : std_logic;
SIGNAL \REGFILE|MEM~493_combout\ : std_logic;
SIGNAL \REGFILE|MEM~496_combout\ : std_logic;
SIGNAL \MUXA|salida[12]~20_combout\ : std_logic;
SIGNAL \MUXB|Mux22~3_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[8]~8_combout\ : std_logic;
SIGNAL \REGFILE|MEM~140_regout\ : std_logic;
SIGNAL \REGFILE|MEM~108_regout\ : std_logic;
SIGNAL \REGFILE|MEM~44_regout\ : std_logic;
SIGNAL \REGFILE|MEM~76feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~76_regout\ : std_logic;
SIGNAL \REGFILE|MEM~539_combout\ : std_logic;
SIGNAL \REGFILE|MEM~540_combout\ : std_logic;
SIGNAL \REGFILE|MEM~268_regout\ : std_logic;
SIGNAL \REGFILE|MEM~172_regout\ : std_logic;
SIGNAL \REGFILE|MEM~537_combout\ : std_logic;
SIGNAL \REGFILE|MEM~538_combout\ : std_logic;
SIGNAL \REGFILE|MEM~541_combout\ : std_logic;
SIGNAL \MEM|MEM~236_regout\ : std_logic;
SIGNAL \MEM|MEM~172_regout\ : std_logic;
SIGNAL \MEM|MEM~332_combout\ : std_logic;
SIGNAL \MEM|MEM~268_regout\ : std_logic;
SIGNAL \MEM|MEM~333_combout\ : std_logic;
SIGNAL \MEM|MEM~336_combout\ : std_logic;
SIGNAL \MUXB|Mux23~2_combout\ : std_logic;
SIGNAL \MUXB|Mux23~3_combout\ : std_logic;
SIGNAL \MUXB|Mux24~3_combout\ : std_logic;
SIGNAL \MUXB|Mux27~2_combout\ : std_logic;
SIGNAL \MUXB|Mux27~3_combout\ : std_logic;
SIGNAL \MUXA|salida[3]~29_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[2]~2_combout\ : std_logic;
SIGNAL \REGFILE|MEM~102_regout\ : std_logic;
SIGNAL \REGFILE|MEM~134_regout\ : std_logic;
SIGNAL \REGFILE|MEM~38_regout\ : std_logic;
SIGNAL \REGFILE|MEM~70_regout\ : std_logic;
SIGNAL \REGFILE|MEM~594_combout\ : std_logic;
SIGNAL \REGFILE|MEM~595_combout\ : std_logic;
SIGNAL \REGFILE|MEM~262_regout\ : std_logic;
SIGNAL \REGFILE|MEM~230_regout\ : std_logic;
SIGNAL \REGFILE|MEM~592_combout\ : std_logic;
SIGNAL \REGFILE|MEM~593_combout\ : std_logic;
SIGNAL \REGFILE|MEM~596_combout\ : std_logic;
SIGNAL \MUXA|salida[2]~30_combout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~1_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~3_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~5_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~7_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~9_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~11_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~13_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~15_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~17_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~19_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~21_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~23_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~25_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~27_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~29_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~31_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~33_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~35_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~37_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~39_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~41_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~43_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~45_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~47_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~49_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~51_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~53_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~55_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~57_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~59_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~61_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~62_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux30~2_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux30~4_combout\ : std_logic;
SIGNAL \regALU|dt_out[1]~feeder_combout\ : std_logic;
SIGNAL \CONTROLU|Equal0~0_combout\ : std_logic;
SIGNAL \CONTROLU|Equal0~1_combout\ : std_logic;
SIGNAL \CONTROLU|Equal0~3_combout\ : std_logic;
SIGNAL \CONTROLU|IorD~0_combout\ : std_logic;
SIGNAL \CONTROLU|IorD~1_combout\ : std_logic;
SIGNAL \MUXPC|salida[1]~1_combout\ : std_logic;
SIGNAL \MEM|MEM~177_regout\ : std_logic;
SIGNAL \MEM|MEM~357_combout\ : std_logic;
SIGNAL \MEM|MEM~273feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~273_regout\ : std_logic;
SIGNAL \MEM|MEM~358_combout\ : std_logic;
SIGNAL \MEM|MEM~145_regout\ : std_logic;
SIGNAL \MEM|MEM~113_regout\ : std_logic;
SIGNAL \MEM|MEM~360_combout\ : std_logic;
SIGNAL \MEM|MEM~361_combout\ : std_logic;
SIGNAL \MUXRegDst|salida[2]~2_combout\ : std_logic;
SIGNAL \REGFILE|MEM~618_combout\ : std_logic;
SIGNAL \REGFILE|MEM~54_regout\ : std_logic;
SIGNAL \REGFILE|MEM~439_combout\ : std_logic;
SIGNAL \REGFILE|MEM~150_regout\ : std_logic;
SIGNAL \REGFILE|MEM~440_combout\ : std_logic;
SIGNAL \REGFILE|MEM~278feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~278_regout\ : std_logic;
SIGNAL \REGFILE|MEM~182feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~182_regout\ : std_logic;
SIGNAL \REGFILE|MEM~246_regout\ : std_logic;
SIGNAL \REGFILE|MEM~437_combout\ : std_logic;
SIGNAL \REGFILE|MEM~438_combout\ : std_logic;
SIGNAL \REGFILE|MEM~441_combout\ : std_logic;
SIGNAL \MEM|MEM~278feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~278_regout\ : std_logic;
SIGNAL \MEM|MEM~214_regout\ : std_logic;
SIGNAL \MEM|MEM~383_combout\ : std_logic;
SIGNAL \MEM|MEM~54_regout\ : std_logic;
SIGNAL \MEM|MEM~384_combout\ : std_logic;
SIGNAL \MEM|MEM~150_regout\ : std_logic;
SIGNAL \MEM|MEM~385_combout\ : std_logic;
SIGNAL \MEM|MEM~386_combout\ : std_logic;
SIGNAL \REGFILE|MEM~599_combout\ : std_logic;
SIGNAL \REGFILE|MEM~600_combout\ : std_logic;
SIGNAL \REGFILE|MEM~166_regout\ : std_logic;
SIGNAL \REGFILE|MEM~597_combout\ : std_logic;
SIGNAL \REGFILE|MEM~598_combout\ : std_logic;
SIGNAL \REGFILE|MEM~601_combout\ : std_logic;
SIGNAL \MEM|MEM~198_regout\ : std_logic;
SIGNAL \MEM|MEM~262_regout\ : std_logic;
SIGNAL \MEM|MEM~303_combout\ : std_logic;
SIGNAL \MEM|MEM~102_regout\ : std_logic;
SIGNAL \MEM|MEM~134_regout\ : std_logic;
SIGNAL \MEM|MEM~38_regout\ : std_logic;
SIGNAL \MEM|MEM~70feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~70_regout\ : std_logic;
SIGNAL \MEM|MEM~304_combout\ : std_logic;
SIGNAL \MEM|MEM~305_combout\ : std_logic;
SIGNAL \MEM|MEM~306_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux28~2_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux28~3_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux28~8_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~52_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux28~7_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux28~9_combout\ : std_logic;
SIGNAL \PCwrite~13_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~76_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux20~2_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux20~4_combout\ : std_logic;
SIGNAL \PCwrite~3_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux24~2_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux24~4_combout\ : std_logic;
SIGNAL \PCwrite~4_combout\ : std_logic;
SIGNAL \CONTROLU|Equal0~9_combout\ : std_logic;
SIGNAL \PCwrite~2_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux2~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~112_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux2~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux2~2_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~96_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux10~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux10~2_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux8~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~100_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux8~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux8~2_combout\ : std_logic;
SIGNAL \PCwrite~5_combout\ : std_logic;
SIGNAL \PCwrite~7_combout\ : std_logic;
SIGNAL \PCwrite~combout\ : std_logic;
SIGNAL \PCwrite~clkctrl_outclk\ : std_logic;
SIGNAL \MUXPC|salida[2]~2_combout\ : std_logic;
SIGNAL \MEM|MEM~288_regout\ : std_logic;
SIGNAL \MEM|MEM~192_regout\ : std_logic;
SIGNAL \MEM|MEM~432_combout\ : std_logic;
SIGNAL \MEM|MEM~433_combout\ : std_logic;
SIGNAL \MEM|MEM~436_combout\ : std_logic;
SIGNAL \MDR|dt_out[26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~254_regout\ : std_logic;
SIGNAL \REGFILE|MEM~352_combout\ : std_logic;
SIGNAL \REGFILE|MEM~222feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~222_regout\ : std_logic;
SIGNAL \REGFILE|MEM~353_combout\ : std_logic;
SIGNAL \REGFILE|MEM~126_regout\ : std_logic;
SIGNAL \REGFILE|MEM~94_regout\ : std_logic;
SIGNAL \REGFILE|MEM~62_regout\ : std_logic;
SIGNAL \REGFILE|MEM~354_combout\ : std_logic;
SIGNAL \REGFILE|MEM~355_combout\ : std_logic;
SIGNAL \REGFILE|MEM~356_combout\ : std_logic;
SIGNAL \MUXA|salida[26]~6_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux5~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~106_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux5~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux5~2_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[26]~26_combout\ : std_logic;
SIGNAL \REGFILE|MEM~158_regout\ : std_logic;
SIGNAL \REGFILE|MEM~359_combout\ : std_logic;
SIGNAL \REGFILE|MEM~360_combout\ : std_logic;
SIGNAL \REGFILE|MEM~286_regout\ : std_logic;
SIGNAL \REGFILE|MEM~190_regout\ : std_logic;
SIGNAL \REGFILE|MEM~357_combout\ : std_logic;
SIGNAL \REGFILE|MEM~358_combout\ : std_logic;
SIGNAL \REGFILE|MEM~361_combout\ : std_logic;
SIGNAL \MEM|MEM~62feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~62_regout\ : std_logic;
SIGNAL \MEM|MEM~470_combout\ : std_logic;
SIGNAL \MEM|MEM~94_regout\ : std_logic;
SIGNAL \MEM|MEM~424_combout\ : std_logic;
SIGNAL \MEM|MEM~469_combout\ : std_logic;
SIGNAL \MEM|MEM~126_regout\ : std_logic;
SIGNAL \MEM|MEM~425_combout\ : std_logic;
SIGNAL \MEM|MEM~426_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[0]~14_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[0]~15_combout\ : std_logic;
SIGNAL \CONTROLU|NextSt[0]~3_combout\ : std_logic;
SIGNAL \CONTROLU|NextSt[0]~4_combout\ : std_logic;
SIGNAL \CONTROLU|Equal0~2_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[1]~4_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[2]~7_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[2]~10_combout\ : std_logic;
SIGNAL \CONTROLU|Mux2~0_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[1]~12_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[1]~13_combout\ : std_logic;
SIGNAL \CONTROLU|NextSt[1]~5_combout\ : std_logic;
SIGNAL \CONTROLU|Equal0~4_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[2]~8_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[2]~9_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[2]~11_combout\ : std_logic;
SIGNAL \CONTROLU|NextSt~1_combout\ : std_logic;
SIGNAL \CONTROLU|NextSt~2_combout\ : std_logic;
SIGNAL \CONTROLU|ALUsrcB~1_combout\ : std_logic;
SIGNAL \CONTROLU|Mux0~0_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[3]~5_combout\ : std_logic;
SIGNAL \CONTROLU|NextSt~0_combout\ : std_logic;
SIGNAL \CONTROLU|Equal0~5_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux28~4_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux28~5_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux28~6_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~43_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux31~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux31~2_combout\ : std_logic;
SIGNAL \MUXPC|salida[0]~0_combout\ : std_logic;
SIGNAL \MUXPC|salida[3]~3_combout\ : std_logic;
SIGNAL \MUXPC|salida[4]~4_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~58_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux26~2_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux26~4_combout\ : std_logic;
SIGNAL \MUXPC|salida[5]~5_combout\ : std_logic;
SIGNAL \MUXPC|salida[6]~6_combout\ : std_logic;
SIGNAL \MUXPC|salida[7]~7_combout\ : std_logic;
SIGNAL \REGFILE|MEM~204_regout\ : std_logic;
SIGNAL \REGFILE|MEM~236_regout\ : std_logic;
SIGNAL \REGFILE|MEM~532_combout\ : std_logic;
SIGNAL \REGFILE|MEM~533_combout\ : std_logic;
SIGNAL \REGFILE|MEM~534_combout\ : std_logic;
SIGNAL \REGFILE|MEM~535_combout\ : std_logic;
SIGNAL \REGFILE|MEM~536_combout\ : std_logic;
SIGNAL \MUXA|salida[8]~24_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~67_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux23~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux23~2_combout\ : std_logic;
SIGNAL \MUXPC|salida[8]~8_combout\ : std_logic;
SIGNAL \MUXPC|salida[9]~9_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~73_combout\ : std_logic;
SIGNAL \MUXB|Mux21~2_combout\ : std_logic;
SIGNAL \MUXB|Mux21~3_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux21~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux21~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux21~2_combout\ : std_logic;
SIGNAL \MUXPC|salida[10]~10_combout\ : std_logic;
SIGNAL \MUXPC|salida[11]~11_combout\ : std_logic;
SIGNAL \MUXPC|salida[12]~12_combout\ : std_logic;
SIGNAL \MUXPC|salida[13]~13_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~82_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux17~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux17~2_combout\ : std_logic;
SIGNAL \MUXPC|salida[14]~14_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~84_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux16~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux16~2_combout\ : std_logic;
SIGNAL \MUXPC|salida[15]~15_combout\ : std_logic;
SIGNAL \REGFILE|MEM~212_regout\ : std_logic;
SIGNAL \REGFILE|MEM~180feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~180_regout\ : std_logic;
SIGNAL \REGFILE|MEM~452_combout\ : std_logic;
SIGNAL \REGFILE|MEM~453_combout\ : std_logic;
SIGNAL \REGFILE|MEM~52_regout\ : std_logic;
SIGNAL \REGFILE|MEM~84_regout\ : std_logic;
SIGNAL \REGFILE|MEM~454_combout\ : std_logic;
SIGNAL \REGFILE|MEM~455_combout\ : std_logic;
SIGNAL \REGFILE|MEM~456_combout\ : std_logic;
SIGNAL \MUXA|salida[16]~16_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~86_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux15~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux15~2_combout\ : std_logic;
SIGNAL \MUXPC|salida[16]~16_combout\ : std_logic;
SIGNAL \MUXPC|salida[17]~17_combout\ : std_logic;
SIGNAL \REGFILE|MEM~214_regout\ : std_logic;
SIGNAL \REGFILE|MEM~433_combout\ : std_logic;
SIGNAL \REGFILE|MEM~118_regout\ : std_logic;
SIGNAL \REGFILE|MEM~86_regout\ : std_logic;
SIGNAL \REGFILE|MEM~434_combout\ : std_logic;
SIGNAL \REGFILE|MEM~435_combout\ : std_logic;
SIGNAL \REGFILE|MEM~436_combout\ : std_logic;
SIGNAL \MUXA|salida[18]~14_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~90_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux13~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux13~2_combout\ : std_logic;
SIGNAL \MUXPC|salida[18]~18_combout\ : std_logic;
SIGNAL \MUXPC|salida[19]~19_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~94_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux11~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux11~2_combout\ : std_logic;
SIGNAL \MUXPC|salida[20]~20_combout\ : std_logic;
SIGNAL \MUXPC|salida[21]~21_combout\ : std_logic;
SIGNAL \MUXPC|salida[22]~22_combout\ : std_logic;
SIGNAL \MUXPC|salida[23]~23_combout\ : std_logic;
SIGNAL \MUXPC|salida[24]~24_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux6~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~104_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux6~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux6~2_combout\ : std_logic;
SIGNAL \MUXPC|salida[25]~25_combout\ : std_logic;
SIGNAL \MUXPC|salida[26]~26_combout\ : std_logic;
SIGNAL \MUXPC|salida[27]~27_combout\ : std_logic;
SIGNAL \MUXPC|salida[28]~28_combout\ : std_logic;
SIGNAL \MUXPC|salida[29]~29_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~114_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux1~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux1~2_combout\ : std_logic;
SIGNAL \MUXPC|salida[30]~30_combout\ : std_logic;
SIGNAL \MUXPC|salida[31]~31_combout\ : std_logic;
SIGNAL \CONTROLU|MemRd~combout\ : std_logic;
SIGNAL \CONTROLU|MemRd~clkctrl_outclk\ : std_logic;
SIGNAL \MUXMemReg|salida[5]~5_combout\ : std_logic;
SIGNAL \REGFILE|MEM~169_regout\ : std_logic;
SIGNAL \REGFILE|MEM~567_combout\ : std_logic;
SIGNAL \REGFILE|MEM~265_regout\ : std_logic;
SIGNAL \REGFILE|MEM~201_regout\ : std_logic;
SIGNAL \REGFILE|MEM~568_combout\ : std_logic;
SIGNAL \REGFILE|MEM~137_regout\ : std_logic;
SIGNAL \REGFILE|MEM~41_regout\ : std_logic;
SIGNAL \REGFILE|MEM~73_regout\ : std_logic;
SIGNAL \REGFILE|MEM~569_combout\ : std_logic;
SIGNAL \REGFILE|MEM~570_combout\ : std_logic;
SIGNAL \REGFILE|MEM~571_combout\ : std_logic;
SIGNAL \MEM|MEM~137_regout\ : std_logic;
SIGNAL \MEM|MEM~105_regout\ : std_logic;
SIGNAL \MEM|MEM~73_regout\ : std_logic;
SIGNAL \MEM|MEM~319_combout\ : std_logic;
SIGNAL \MEM|MEM~320_combout\ : std_logic;
SIGNAL \MEM|MEM~321_combout\ : std_logic;
SIGNAL \REGFILE|MEM~42_regout\ : std_logic;
SIGNAL \REGFILE|MEM~559_combout\ : std_logic;
SIGNAL \REGFILE|MEM~560_combout\ : std_logic;
SIGNAL \REGFILE|MEM~557_combout\ : std_logic;
SIGNAL \REGFILE|MEM~558_combout\ : std_logic;
SIGNAL \REGFILE|MEM~561_combout\ : std_logic;
SIGNAL \MEM|MEM~138feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~138_regout\ : std_logic;
SIGNAL \MEM|MEM~106_regout\ : std_logic;
SIGNAL \MEM|MEM~325_combout\ : std_logic;
SIGNAL \MEM|MEM~266_regout\ : std_logic;
SIGNAL \MEM|MEM~202_regout\ : std_logic;
SIGNAL \MEM|MEM~323_combout\ : std_logic;
SIGNAL \MEM|MEM~326_combout\ : std_logic;
SIGNAL \MEM|MEM~119_regout\ : std_logic;
SIGNAL \MEM|MEM~55_regout\ : std_logic;
SIGNAL \MEM|MEM~389_combout\ : std_logic;
SIGNAL \MEM|MEM~390_combout\ : std_logic;
SIGNAL \MEM|MEM~183feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~183_regout\ : std_logic;
SIGNAL \MEM|MEM~387_combout\ : std_logic;
SIGNAL \MEM|MEM~215_regout\ : std_logic;
SIGNAL \MEM|MEM~388_combout\ : std_logic;
SIGNAL \MEM|MEM~391_combout\ : std_logic;
SIGNAL \MUXB|Mux29~2_combout\ : std_logic;
SIGNAL \MUXB|Mux29~3_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~49_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux29~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux29~2_combout\ : std_logic;
SIGNAL \REGFILE|MEM~544_combout\ : std_logic;
SIGNAL \REGFILE|MEM~545_combout\ : std_logic;
SIGNAL \REGFILE|MEM~235_regout\ : std_logic;
SIGNAL \REGFILE|MEM~542_combout\ : std_logic;
SIGNAL \REGFILE|MEM~543_combout\ : std_logic;
SIGNAL \REGFILE|MEM~546_combout\ : std_logic;
SIGNAL \MUXA|salida[7]~25_combout\ : std_logic;
SIGNAL \REGFILE|MEM~109_regout\ : std_logic;
SIGNAL \REGFILE|MEM~524_combout\ : std_logic;
SIGNAL \REGFILE|MEM~525_combout\ : std_logic;
SIGNAL \REGFILE|MEM~237_regout\ : std_logic;
SIGNAL \REGFILE|MEM~522_combout\ : std_logic;
SIGNAL \REGFILE|MEM~523_combout\ : std_logic;
SIGNAL \REGFILE|MEM~526_combout\ : std_logic;
SIGNAL \MUXA|salida[9]~23_combout\ : std_logic;
SIGNAL \REGFILE|MEM~464_combout\ : std_logic;
SIGNAL \REGFILE|MEM~115_regout\ : std_logic;
SIGNAL \REGFILE|MEM~465_combout\ : std_logic;
SIGNAL \REGFILE|MEM~243_regout\ : std_logic;
SIGNAL \REGFILE|MEM~462_combout\ : std_logic;
SIGNAL \REGFILE|MEM~463_combout\ : std_logic;
SIGNAL \REGFILE|MEM~466_combout\ : std_logic;
SIGNAL \MUXA|salida[15]~17_combout\ : std_logic;
SIGNAL \REGFILE|MEM~215feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~215_regout\ : std_logic;
SIGNAL \REGFILE|MEM~247_regout\ : std_logic;
SIGNAL \REGFILE|MEM~422_combout\ : std_logic;
SIGNAL \REGFILE|MEM~423_combout\ : std_logic;
SIGNAL \REGFILE|MEM~151_regout\ : std_logic;
SIGNAL \REGFILE|MEM~55_regout\ : std_logic;
SIGNAL \REGFILE|MEM~87_regout\ : std_logic;
SIGNAL \REGFILE|MEM~424_combout\ : std_logic;
SIGNAL \REGFILE|MEM~425_combout\ : std_logic;
SIGNAL \REGFILE|MEM~426_combout\ : std_logic;
SIGNAL \MUXA|salida[19]~13_combout\ : std_logic;
SIGNAL \REGFILE|MEM~382_combout\ : std_logic;
SIGNAL \REGFILE|MEM~383_combout\ : std_logic;
SIGNAL \REGFILE|MEM~384_combout\ : std_logic;
SIGNAL \REGFILE|MEM~385_combout\ : std_logic;
SIGNAL \REGFILE|MEM~386_combout\ : std_logic;
SIGNAL \MUXA|salida[23]~9_combout\ : std_logic;
SIGNAL \REGFILE|MEM~312_combout\ : std_logic;
SIGNAL \REGFILE|MEM~313_combout\ : std_logic;
SIGNAL \REGFILE|MEM~162_regout\ : std_logic;
SIGNAL \REGFILE|MEM~130feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~130_regout\ : std_logic;
SIGNAL \REGFILE|MEM~66_regout\ : std_logic;
SIGNAL \REGFILE|MEM~98feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~98_regout\ : std_logic;
SIGNAL \REGFILE|MEM~314_combout\ : std_logic;
SIGNAL \REGFILE|MEM~315_combout\ : std_logic;
SIGNAL \REGFILE|MEM~316_combout\ : std_logic;
SIGNAL \MUXA|salida[30]~2_combout\ : std_logic;
SIGNAL \MUXB|Mux31~2_combout\ : std_logic;
SIGNAL \MUXB|Mux31~3_combout\ : std_logic;
SIGNAL \MUXB|Mux30~2_combout\ : std_logic;
SIGNAL \MUXB|Mux30~3_combout\ : std_logic;
SIGNAL \MUXB|Mux28~3_combout\ : std_logic;
SIGNAL \MUXB|Mux26~2_combout\ : std_logic;
SIGNAL \MUXB|Mux26~3_combout\ : std_logic;
SIGNAL \MUXB|Mux20~2_combout\ : std_logic;
SIGNAL \MUXB|Mux20~3_combout\ : std_logic;
SIGNAL \MUXB|Mux10~0_combout\ : std_logic;
SIGNAL \MUXB|Mux9~0_combout\ : std_logic;
SIGNAL \MUXRegDst|salida[3]~3_combout\ : std_logic;
SIGNAL \MUXRegDst|salida[4]~4_combout\ : std_logic;
SIGNAL \CONTROLU|PCsrc[1]~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux31~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux30~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux29~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux29~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux28~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux28~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux27~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux27~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux26~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux26~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux25~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux25~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux24~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux24~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux23~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux23~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux22~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux22~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux21~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux21~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux20~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux20~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux19~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux19~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux18~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux18~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux17~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux17~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux16~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux16~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux15~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux15~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux14~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux14~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux13~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux13~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux12~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux12~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux11~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux11~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux10~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux10~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux9~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux9~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux8~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux8~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux7~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux7~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux6~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux6~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux5~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux5~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux4~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux4~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux3~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux3~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux2~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux2~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux1~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux1~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux0~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux0~1_combout\ : std_logic;
SIGNAL \INSTREG|r2_out\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \CONTROLU|nxt_st\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INSTREG|imm_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \MemDir~combout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \INSTREG|func_out\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \PROGCOUNT|addr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \INSTREG|r1_out\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \MEM|dataOut\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \NEWST|CS\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INSTREG|op_out\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \MDR|dt_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regA|dt_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regB|dt_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regALU|dt_out\ : std_logic_vector(31 DOWNTO 0);

BEGIN

ww_MemDir <= MemDir;
ww_clk <= clk;
ww_rst <= rst;
PCMUX <= ww_PCMUX;
ActDir <= ww_ActDir;
AREG <= ww_AREG;
BREG <= ww_BREG;
ALOUT <= ww_ALOUT;
ALUA <= ww_ALUA;
ALUB <= ww_ALUB;
wrReg <= ww_wrReg;
wrData <= ww_wrData;
nextIns <= ww_nextIns;
sts <= ww_sts;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk~combout\);

\CONTROLU|RegWr~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CONTROLU|RegWr~combout\);

\CONTROLU|MemWr~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CONTROLU|MemWr~combout\);

\CONTROLU|MemRd~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CONTROLU|MemRd~combout\);

\PCwrite~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \PCwrite~combout\);

\CONTROLU|nxt_st[1]~6clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CONTROLU|nxt_st[1]~6_combout\);

\CONTROLU|ALUsrcB[0]~0clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CONTROLU|ALUsrcB[0]~0_combout\);

-- Location: LCCOMB_X24_Y15_N26
\ALUCOMP|Add0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~55_combout\ = (\ALUCOMP|Add0~54_combout\ & ((\MUXA|salida[4]~28_combout\ & (\ALUCOMP|Add0~53\ & VCC)) # (!\MUXA|salida[4]~28_combout\ & (!\ALUCOMP|Add0~53\)))) # (!\ALUCOMP|Add0~54_combout\ & ((\MUXA|salida[4]~28_combout\ & 
-- (!\ALUCOMP|Add0~53\)) # (!\MUXA|salida[4]~28_combout\ & ((\ALUCOMP|Add0~53\) # (GND)))))
-- \ALUCOMP|Add0~56\ = CARRY((\ALUCOMP|Add0~54_combout\ & (!\MUXA|salida[4]~28_combout\ & !\ALUCOMP|Add0~53\)) # (!\ALUCOMP|Add0~54_combout\ & ((!\ALUCOMP|Add0~53\) # (!\MUXA|salida[4]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~54_combout\,
	datab => \MUXA|salida[4]~28_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~53\,
	combout => \ALUCOMP|Add0~55_combout\,
	cout => \ALUCOMP|Add0~56\);

-- Location: LCCOMB_X24_Y14_N0
\ALUCOMP|Add0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~64_combout\ = ((\MUXA|salida[7]~25_combout\ $ (\ALUCOMP|Add0~63_combout\ $ (!\ALUCOMP|Add0~62\)))) # (GND)
-- \ALUCOMP|Add0~65\ = CARRY((\MUXA|salida[7]~25_combout\ & ((\ALUCOMP|Add0~63_combout\) # (!\ALUCOMP|Add0~62\))) # (!\MUXA|salida[7]~25_combout\ & (\ALUCOMP|Add0~63_combout\ & !\ALUCOMP|Add0~62\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[7]~25_combout\,
	datab => \ALUCOMP|Add0~63_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~62\,
	combout => \ALUCOMP|Add0~64_combout\,
	cout => \ALUCOMP|Add0~65\);

-- Location: LCCOMB_X24_Y14_N20
\ALUCOMP|Add0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~88_combout\ = ((\ALUCOMP|Add0~123_combout\ $ (\MUXA|salida[17]~15_combout\ $ (!\ALUCOMP|Add0~87\)))) # (GND)
-- \ALUCOMP|Add0~89\ = CARRY((\ALUCOMP|Add0~123_combout\ & ((\MUXA|salida[17]~15_combout\) # (!\ALUCOMP|Add0~87\))) # (!\ALUCOMP|Add0~123_combout\ & (\MUXA|salida[17]~15_combout\ & !\ALUCOMP|Add0~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~123_combout\,
	datab => \MUXA|salida[17]~15_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~87\,
	combout => \ALUCOMP|Add0~88_combout\,
	cout => \ALUCOMP|Add0~89\);

-- Location: LCCOMB_X23_Y15_N14
\ALUCOMP|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~40_combout\ = (\CONTROLU|ALUsrcB[0]~0_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & ((!\ALUCONTRL|op~0_combout\)))) # (!\CONTROLU|ALUsrcB[0]~0_combout\ & (\MUXB|Mux31~2_combout\ $ (((\CONTROLU|ALUop[0]~0_combout\) # 
-- (\ALUCONTRL|op~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcB[0]~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \MUXB|Mux31~2_combout\,
	datad => \ALUCONTRL|op~0_combout\,
	combout => \ALUCOMP|Add0~40_combout\);

-- Location: LCCOMB_X22_Y11_N30
\ALUCOMP|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux31~0_combout\ = (\MUXA|salida[0]~0_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((!\ALUCOMP|Mux28~3_combout\ & \MUXB|Mux31~3_combout\)))) # (!\MUXA|salida[0]~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|Mux28~3_combout\) # 
-- (\MUXB|Mux31~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[0]~0_combout\,
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|Mux28~3_combout\,
	datad => \MUXB|Mux31~3_combout\,
	combout => \ALUCOMP|Mux31~0_combout\);

-- Location: LCFF_X18_Y16_N27
\regA|dt_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(25));

-- Location: LCFF_X16_Y19_N25
\regA|dt_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(20));

-- Location: LCCOMB_X23_Y15_N16
\MUXB|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux25~2_combout\ = (\CONTROLU|ALUsrcB~1_combout\ & ((\rst~combout\ & ((\regB|dt_out\(6)))) # (!\rst~combout\ & (\INSTREG|imm_out\(6))))) # (!\CONTROLU|ALUsrcB~1_combout\ & (((\regB|dt_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|imm_out\(6),
	datab => \regB|dt_out\(6),
	datac => \CONTROLU|ALUsrcB~1_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux25~2_combout\);

-- Location: LCFF_X25_Y15_N25
\regA|dt_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(5));

-- Location: LCFF_X20_Y15_N5
\regA|dt_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~586_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(3));

-- Location: LCCOMB_X24_Y15_N12
\ALUCOMP|Add0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~45_combout\ = (\CONTROLU|ALUop[0]~0_combout\ & (((\CONTROLU|ALUsrcB[0]~0_combout\)) # (!\MUXB|Mux30~2_combout\))) # (!\CONTROLU|ALUop[0]~0_combout\ & (\ALUCONTRL|op~0_combout\ $ (((\MUXB|Mux30~2_combout\ & 
-- !\CONTROLU|ALUsrcB[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \MUXB|Mux30~2_combout\,
	datac => \CONTROLU|ALUsrcB[0]~0_combout\,
	datad => \ALUCONTRL|op~0_combout\,
	combout => \ALUCOMP|Add0~45_combout\);

-- Location: LCCOMB_X24_Y16_N2
\ALUCOMP|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux30~3_combout\ = (\MUXB|Mux30~3_combout\ & ((\MUXA|salida[1]~31_combout\) # ((!\ALUCOMP|Mux28~6_combout\ & \ALUCONTRL|op[0]~1_combout\)))) # (!\MUXB|Mux30~3_combout\ & (!\ALUCOMP|Mux28~6_combout\ & (\ALUCONTRL|op[0]~1_combout\ & 
-- \MUXA|salida[1]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux30~3_combout\,
	datab => \ALUCOMP|Mux28~6_combout\,
	datac => \ALUCONTRL|op[0]~1_combout\,
	datad => \MUXA|salida[1]~31_combout\,
	combout => \ALUCOMP|Mux30~3_combout\);

-- Location: LCCOMB_X23_Y11_N20
\ALUCOMP|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux29~0_combout\ = (\MUXB|Mux29~3_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((\MUXA|salida[2]~30_combout\ & !\ALUCOMP|Mux28~3_combout\)))) # (!\MUXB|Mux29~3_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\MUXA|salida[2]~30_combout\) # 
-- (\ALUCOMP|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux29~3_combout\,
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \MUXA|salida[2]~30_combout\,
	datad => \ALUCOMP|Mux28~3_combout\,
	combout => \ALUCOMP|Mux29~0_combout\);

-- Location: LCCOMB_X24_Y15_N6
\ALUCOMP|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~54_combout\ = (\MUXB|Mux27~2_combout\ & (\CONTROLU|ALUsrcB[0]~0_combout\ $ (((!\CONTROLU|ALUop[0]~0_combout\ & !\ALUCONTRL|op~0_combout\))))) # (!\MUXB|Mux27~2_combout\ & ((\CONTROLU|ALUop[0]~0_combout\) # ((\ALUCONTRL|op~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux27~2_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \CONTROLU|ALUsrcB[0]~0_combout\,
	datad => \ALUCONTRL|op~0_combout\,
	combout => \ALUCOMP|Add0~54_combout\);

-- Location: LCCOMB_X23_Y17_N8
\ALUCOMP|Add0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~57_combout\ = (\MUXB|Mux26~2_combout\ & (\CONTROLU|ALUsrcB[0]~0_combout\ $ (((!\CONTROLU|ALUop[0]~0_combout\ & !\ALUCONTRL|op~0_combout\))))) # (!\MUXB|Mux26~2_combout\ & (((\CONTROLU|ALUop[0]~0_combout\) # (\ALUCONTRL|op~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux26~2_combout\,
	datab => \CONTROLU|ALUsrcB[0]~0_combout\,
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \ALUCONTRL|op~0_combout\,
	combout => \ALUCOMP|Add0~57_combout\);

-- Location: LCCOMB_X22_Y12_N12
\ALUCOMP|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux26~3_combout\ = (\MUXA|salida[5]~27_combout\ & ((\MUXB|Mux26~3_combout\) # ((\ALUCONTRL|op[0]~1_combout\ & !\ALUCOMP|Mux28~6_combout\)))) # (!\MUXA|salida[5]~27_combout\ & (\ALUCONTRL|op[0]~1_combout\ & (!\ALUCOMP|Mux28~6_combout\ & 
-- \MUXB|Mux26~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \ALUCOMP|Mux28~6_combout\,
	datac => \MUXA|salida[5]~27_combout\,
	datad => \MUXB|Mux26~3_combout\,
	combout => \ALUCOMP|Mux26~3_combout\);

-- Location: LCCOMB_X23_Y15_N8
\ALUCOMP|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~60_combout\ = (\CONTROLU|ALUsrcB[0]~0_combout\ & ((\CONTROLU|ALUop[0]~0_combout\) # ((\ALUCONTRL|op~0_combout\)))) # (!\CONTROLU|ALUsrcB[0]~0_combout\ & (\MUXB|Mux25~2_combout\ $ (((\CONTROLU|ALUop[0]~0_combout\) # 
-- (\ALUCONTRL|op~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcB[0]~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \MUXB|Mux25~2_combout\,
	datad => \ALUCONTRL|op~0_combout\,
	combout => \ALUCOMP|Add0~60_combout\);

-- Location: LCCOMB_X22_Y11_N8
\ALUCOMP|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux25~0_combout\ = (\MUXA|salida[6]~26_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((!\ALUCOMP|Mux28~3_combout\ & \MUXB|Mux25~3_combout\)))) # (!\MUXA|salida[6]~26_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|Mux28~3_combout\) # 
-- (\MUXB|Mux25~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[6]~26_combout\,
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|Mux28~3_combout\,
	datad => \MUXB|Mux25~3_combout\,
	combout => \ALUCOMP|Mux25~0_combout\);

-- Location: LCCOMB_X22_Y12_N8
\ALUCOMP|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux24~3_combout\ = (\MUXA|salida[7]~25_combout\ & ((\MUXB|Mux24~3_combout\) # ((\ALUCONTRL|op[0]~1_combout\ & !\ALUCOMP|Mux28~6_combout\)))) # (!\MUXA|salida[7]~25_combout\ & (\ALUCONTRL|op[0]~1_combout\ & (\MUXB|Mux24~3_combout\ & 
-- !\ALUCOMP|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \MUXA|salida[7]~25_combout\,
	datac => \MUXB|Mux24~3_combout\,
	datad => \ALUCOMP|Mux28~6_combout\,
	combout => \ALUCOMP|Mux24~3_combout\);

-- Location: LCCOMB_X23_Y15_N10
\ALUCOMP|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux23~0_combout\ = (\MUXB|Mux23~3_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((!\ALUCOMP|Mux28~3_combout\ & \MUXA|salida[8]~24_combout\)))) # (!\MUXB|Mux23~3_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|Mux28~3_combout\) # 
-- (\MUXA|salida[8]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux23~3_combout\,
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|Mux28~3_combout\,
	datad => \MUXA|salida[8]~24_combout\,
	combout => \ALUCOMP|Mux23~0_combout\);

-- Location: LCCOMB_X22_Y12_N30
\ALUCOMP|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux22~3_combout\ = (\MUXA|salida[9]~23_combout\ & ((\MUXB|Mux22~3_combout\) # ((\ALUCONTRL|op[0]~1_combout\ & !\ALUCOMP|Mux28~6_combout\)))) # (!\MUXA|salida[9]~23_combout\ & (\ALUCONTRL|op[0]~1_combout\ & (\MUXB|Mux22~3_combout\ & 
-- !\ALUCOMP|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \MUXA|salida[9]~23_combout\,
	datac => \MUXB|Mux22~3_combout\,
	datad => \ALUCOMP|Mux28~6_combout\,
	combout => \ALUCOMP|Mux22~3_combout\);

-- Location: LCCOMB_X23_Y16_N8
\ALUCOMP|Add0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~72_combout\ = (\CONTROLU|ALUsrcB[0]~0_combout\ & (((\ALUCONTRL|op~0_combout\) # (\CONTROLU|ALUop[0]~0_combout\)))) # (!\CONTROLU|ALUsrcB[0]~0_combout\ & (\MUXB|Mux21~2_combout\ $ (((\ALUCONTRL|op~0_combout\) # 
-- (\CONTROLU|ALUop[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcB[0]~0_combout\,
	datab => \MUXB|Mux21~2_combout\,
	datac => \ALUCONTRL|op~0_combout\,
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \ALUCOMP|Add0~72_combout\);

-- Location: LCCOMB_X23_Y14_N12
\ALUCOMP|Add0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~75_combout\ = (\ALUCONTRL|op~0_combout\ & (((\CONTROLU|ALUsrcB[0]~0_combout\) # (!\MUXB|Mux20~2_combout\)))) # (!\ALUCONTRL|op~0_combout\ & (\CONTROLU|ALUop[0]~0_combout\ $ (((\MUXB|Mux20~2_combout\ & !\CONTROLU|ALUsrcB[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \MUXB|Mux20~2_combout\,
	datad => \CONTROLU|ALUsrcB[0]~0_combout\,
	combout => \ALUCOMP|Add0~75_combout\);

-- Location: LCCOMB_X22_Y12_N20
\ALUCOMP|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux20~3_combout\ = (\MUXA|salida[11]~21_combout\ & ((\MUXB|Mux20~3_combout\) # ((\ALUCONTRL|op[0]~1_combout\ & !\ALUCOMP|Mux28~6_combout\)))) # (!\MUXA|salida[11]~21_combout\ & (\ALUCONTRL|op[0]~1_combout\ & (\MUXB|Mux20~3_combout\ & 
-- !\ALUCOMP|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \MUXA|salida[11]~21_combout\,
	datac => \MUXB|Mux20~3_combout\,
	datad => \ALUCOMP|Mux28~6_combout\,
	combout => \ALUCOMP|Mux20~3_combout\);

-- Location: LCCOMB_X23_Y16_N12
\ALUCOMP|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux19~0_combout\ = (\MUXA|salida[12]~20_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((\MUXB|Mux19~0_combout\ & !\ALUCOMP|Mux28~3_combout\)))) # (!\MUXA|salida[12]~20_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\MUXB|Mux19~0_combout\) # 
-- (\ALUCOMP|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[12]~20_combout\,
	datab => \MUXB|Mux19~0_combout\,
	datac => \ALUCOMP|Mux28~3_combout\,
	datad => \ALUCONTRL|op[0]~1_combout\,
	combout => \ALUCOMP|Mux19~0_combout\);

-- Location: LCCOMB_X22_Y16_N22
\ALUCOMP|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux17~0_combout\ = (\MUXB|Mux17~0_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((\MUXA|salida[14]~18_combout\ & !\ALUCOMP|Mux28~3_combout\)))) # (!\MUXB|Mux17~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\MUXA|salida[14]~18_combout\) # 
-- (\ALUCOMP|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux17~0_combout\,
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \MUXA|salida[14]~18_combout\,
	datad => \ALUCOMP|Mux28~3_combout\,
	combout => \ALUCOMP|Mux17~0_combout\);

-- Location: LCCOMB_X22_Y12_N14
\ALUCOMP|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux16~1_combout\ = (\MUXB|Mux16~0_combout\ & ((\MUXA|salida[15]~17_combout\) # ((\ALUCONTRL|op[0]~1_combout\ & !\ALUCOMP|Mux28~6_combout\)))) # (!\MUXB|Mux16~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & (\MUXA|salida[15]~17_combout\ & 
-- !\ALUCOMP|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \MUXB|Mux16~0_combout\,
	datac => \MUXA|salida[15]~17_combout\,
	datad => \ALUCOMP|Mux28~6_combout\,
	combout => \ALUCOMP|Mux16~1_combout\);

-- Location: LCCOMB_X23_Y13_N24
\ALUCOMP|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux15~0_combout\ = (\MUXB|Mux15~0_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((!\ALUCOMP|Mux28~3_combout\ & \MUXA|salida[16]~16_combout\)))) # (!\MUXB|Mux15~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|Mux28~3_combout\) # 
-- (\MUXA|salida[16]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux15~0_combout\,
	datab => \ALUCOMP|Mux28~3_combout\,
	datac => \MUXA|salida[16]~16_combout\,
	datad => \ALUCONTRL|op[0]~1_combout\,
	combout => \ALUCOMP|Mux15~0_combout\);

-- Location: LCCOMB_X23_Y13_N16
\ALUCOMP|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux13~0_combout\ = (\MUXB|Mux13~0_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((\MUXA|salida[18]~14_combout\ & !\ALUCOMP|Mux28~3_combout\)))) # (!\MUXB|Mux13~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\MUXA|salida[18]~14_combout\) # 
-- (\ALUCOMP|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux13~0_combout\,
	datab => \MUXA|salida[18]~14_combout\,
	datac => \ALUCONTRL|op[0]~1_combout\,
	datad => \ALUCOMP|Mux28~3_combout\,
	combout => \ALUCOMP|Mux13~0_combout\);

-- Location: LCCOMB_X20_Y15_N10
\ALUCOMP|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux12~1_combout\ = (\MUXB|Mux12~0_combout\ & ((\MUXA|salida[19]~13_combout\) # ((!\ALUCOMP|Mux28~6_combout\ & \ALUCONTRL|op[0]~1_combout\)))) # (!\MUXB|Mux12~0_combout\ & (\MUXA|salida[19]~13_combout\ & (!\ALUCOMP|Mux28~6_combout\ & 
-- \ALUCONTRL|op[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux12~0_combout\,
	datab => \MUXA|salida[19]~13_combout\,
	datac => \ALUCOMP|Mux28~6_combout\,
	datad => \ALUCONTRL|op[0]~1_combout\,
	combout => \ALUCOMP|Mux12~1_combout\);

-- Location: LCCOMB_X20_Y17_N22
\ALUCOMP|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux11~0_combout\ = (\MUXB|Mux11~0_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((\MUXA|salida[20]~12_combout\ & !\ALUCOMP|Mux28~3_combout\)))) # (!\MUXB|Mux11~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\MUXA|salida[20]~12_combout\) # 
-- (\ALUCOMP|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux11~0_combout\,
	datab => \MUXA|salida[20]~12_combout\,
	datac => \ALUCONTRL|op[0]~1_combout\,
	datad => \ALUCOMP|Mux28~3_combout\,
	combout => \ALUCOMP|Mux11~0_combout\);

-- Location: LCCOMB_X25_Y13_N24
\ALUCOMP|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux10~1_combout\ = (\MUXB|Mux10~0_combout\ & ((\MUXA|salida[21]~11_combout\) # ((!\ALUCOMP|Mux28~6_combout\ & \ALUCONTRL|op[0]~1_combout\)))) # (!\MUXB|Mux10~0_combout\ & (!\ALUCOMP|Mux28~6_combout\ & (\ALUCONTRL|op[0]~1_combout\ & 
-- \MUXA|salida[21]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux28~6_combout\,
	datab => \MUXB|Mux10~0_combout\,
	datac => \ALUCONTRL|op[0]~1_combout\,
	datad => \MUXA|salida[21]~11_combout\,
	combout => \ALUCOMP|Mux10~1_combout\);

-- Location: LCCOMB_X21_Y13_N4
\ALUCOMP|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux9~0_combout\ = (\MUXB|Mux9~0_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((\MUXA|salida[22]~10_combout\ & !\ALUCOMP|Mux28~3_combout\)))) # (!\MUXB|Mux9~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\MUXA|salida[22]~10_combout\) # 
-- (\ALUCOMP|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux9~0_combout\,
	datab => \MUXA|salida[22]~10_combout\,
	datac => \ALUCOMP|Mux28~3_combout\,
	datad => \ALUCONTRL|op[0]~1_combout\,
	combout => \ALUCOMP|Mux9~0_combout\);

-- Location: LCCOMB_X21_Y16_N10
\ALUCOMP|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux7~0_combout\ = (\MUXB|Mux7~0_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((\MUXA|salida[24]~8_combout\ & !\ALUCOMP|Mux28~3_combout\)))) # (!\MUXB|Mux7~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\MUXA|salida[24]~8_combout\) # 
-- (\ALUCOMP|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux7~0_combout\,
	datab => \MUXA|salida[24]~8_combout\,
	datac => \ALUCOMP|Mux28~3_combout\,
	datad => \ALUCONTRL|op[0]~1_combout\,
	combout => \ALUCOMP|Mux7~0_combout\);

-- Location: LCCOMB_X19_Y13_N22
\ALUCOMP|temp~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|temp~0_combout\ = (\MUXA|salida[27]~5_combout\) # (\MUXB|Mux4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUXA|salida[27]~5_combout\,
	datad => \MUXB|Mux4~0_combout\,
	combout => \ALUCOMP|temp~0_combout\);

-- Location: LCCOMB_X19_Y13_N0
\ALUCOMP|temp~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|temp~1_combout\ = (\MUXA|salida[27]~5_combout\ & \MUXB|Mux4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUXA|salida[27]~5_combout\,
	datad => \MUXB|Mux4~0_combout\,
	combout => \ALUCOMP|temp~1_combout\);

-- Location: LCCOMB_X18_Y13_N28
\ALUCOMP|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux3~0_combout\ = (\MUXA|salida[28]~4_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((\MUXB|Mux3~0_combout\ & !\ALUCOMP|Mux28~3_combout\)))) # (!\MUXA|salida[28]~4_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\MUXB|Mux3~0_combout\) # 
-- (\ALUCOMP|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[28]~4_combout\,
	datab => \MUXB|Mux3~0_combout\,
	datac => \ALUCONTRL|op[0]~1_combout\,
	datad => \ALUCOMP|Mux28~3_combout\,
	combout => \ALUCOMP|Mux3~0_combout\);

-- Location: LCCOMB_X27_Y13_N20
\ALUCOMP|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux1~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|Mux28~3_combout\) # ((\MUXB|Mux1~0_combout\) # (\MUXA|salida[30]~2_combout\)))) # (!\ALUCONTRL|op[0]~1_combout\ & (!\ALUCOMP|Mux28~3_combout\ & (\MUXB|Mux1~0_combout\ & 
-- \MUXA|salida[30]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \ALUCOMP|Mux28~3_combout\,
	datac => \MUXB|Mux1~0_combout\,
	datad => \MUXA|salida[30]~2_combout\,
	combout => \ALUCOMP|Mux1~0_combout\);

-- Location: LCCOMB_X21_Y13_N6
\ALUCOMP|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux0~1_combout\ = (\MUXA|salida[31]~1_combout\ & ((\MUXB|Mux0~0_combout\) # ((\ALUCONTRL|op[0]~1_combout\ & !\ALUCOMP|Mux28~6_combout\)))) # (!\MUXA|salida[31]~1_combout\ & (\MUXB|Mux0~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & 
-- !\ALUCOMP|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[31]~1_combout\,
	datab => \MUXB|Mux0~0_combout\,
	datac => \ALUCONTRL|op[0]~1_combout\,
	datad => \ALUCOMP|Mux28~6_combout\,
	combout => \ALUCOMP|Mux0~1_combout\);

-- Location: LCFF_X25_Y20_N11
\MDR|dt_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MDR|dt_out[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(6));

-- Location: LCFF_X26_Y18_N3
\MDR|dt_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MDR|dt_out[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(19));

-- Location: LCCOMB_X25_Y13_N12
\PCwrite~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~6_combout\ = (!\ALUCOMP|Mux6~2_combout\ & ((\ALUCOMP|Mux28~6_combout\ & (\ALUCOMP|temp~1_combout\)) # (!\ALUCOMP|Mux28~6_combout\ & ((!\ALUCOMP|Mux4~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux6~2_combout\,
	datab => \ALUCOMP|temp~1_combout\,
	datac => \ALUCOMP|Mux28~6_combout\,
	datad => \ALUCOMP|Mux4~3_combout\,
	combout => \PCwrite~6_combout\);

-- Location: LCCOMB_X23_Y11_N10
\PCwrite~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~8_combout\ = (!\ALUCOMP|Mux31~2_combout\ & (!\ALUCOMP|Mux25~2_combout\ & (!\ALUCOMP|Mux29~2_combout\ & !\ALUCOMP|Mux27~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux31~2_combout\,
	datab => \ALUCOMP|Mux25~2_combout\,
	datac => \ALUCOMP|Mux29~2_combout\,
	datad => \ALUCOMP|Mux27~2_combout\,
	combout => \PCwrite~8_combout\);

-- Location: LCCOMB_X25_Y16_N4
\PCwrite~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~9_combout\ = (!\ALUCOMP|Mux17~2_combout\ & (!\ALUCOMP|Mux21~2_combout\ & (!\ALUCOMP|Mux23~2_combout\ & !\ALUCOMP|Mux19~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux17~2_combout\,
	datab => \ALUCOMP|Mux21~2_combout\,
	datac => \ALUCOMP|Mux23~2_combout\,
	datad => \ALUCOMP|Mux19~2_combout\,
	combout => \PCwrite~9_combout\);

-- Location: LCCOMB_X26_Y13_N22
\PCwrite~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~10_combout\ = (!\ALUCOMP|Mux9~2_combout\ & (!\ALUCOMP|Mux11~2_combout\ & (!\ALUCOMP|Mux15~2_combout\ & !\ALUCOMP|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux9~2_combout\,
	datab => \ALUCOMP|Mux11~2_combout\,
	datac => \ALUCOMP|Mux15~2_combout\,
	datad => \ALUCOMP|Mux13~2_combout\,
	combout => \PCwrite~10_combout\);

-- Location: LCCOMB_X26_Y13_N4
\PCwrite~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~11_combout\ = (!\ALUCOMP|Mux7~2_combout\ & (!\ALUCOMP|Mux1~2_combout\ & (!\ALUCOMP|Mux5~2_combout\ & !\ALUCOMP|Mux3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux7~2_combout\,
	datab => \ALUCOMP|Mux1~2_combout\,
	datac => \ALUCOMP|Mux5~2_combout\,
	datad => \ALUCOMP|Mux3~2_combout\,
	combout => \PCwrite~11_combout\);

-- Location: LCCOMB_X26_Y13_N10
\PCwrite~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~12_combout\ = (\PCwrite~8_combout\ & (\PCwrite~9_combout\ & (\PCwrite~11_combout\ & \PCwrite~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCwrite~8_combout\,
	datab => \PCwrite~9_combout\,
	datac => \PCwrite~11_combout\,
	datad => \PCwrite~10_combout\,
	combout => \PCwrite~12_combout\);

-- Location: LCFF_X23_Y17_N25
\MEM|MEM~196\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(0),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~196_regout\);

-- Location: LCFF_X21_Y19_N13
\MEM|MEM~228\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~228feeder_combout\,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~228_regout\);

-- Location: LCFF_X22_Y19_N21
\MEM|MEM~164\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(0),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~164_regout\);

-- Location: LCCOMB_X22_Y19_N20
\MEM|MEM~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~292_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~228_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~164_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~228_regout\,
	datac => \MEM|MEM~164_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~292_combout\);

-- Location: LCFF_X22_Y18_N5
\MEM|MEM~260\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(0),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~260_regout\);

-- Location: LCCOMB_X23_Y17_N24
\MEM|MEM~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~293_combout\ = (\MEM|MEM~292_combout\ & ((\MEM|MEM~260_regout\) # ((!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~292_combout\ & (((\MEM|MEM~196_regout\ & \MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~260_regout\,
	datab => \MEM|MEM~292_combout\,
	datac => \MEM|MEM~196_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~293_combout\);

-- Location: LCFF_X24_Y19_N13
\MEM|MEM~100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(0),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~100_regout\);

-- Location: LCFF_X22_Y20_N17
\MEM|MEM~197\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(1),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~197_regout\);

-- Location: LCFF_X21_Y20_N29
\MEM|MEM~229\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(1),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~229_regout\);

-- Location: LCFF_X24_Y19_N31
\MEM|MEM~101\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(1),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~101_regout\);

-- Location: LCFF_X23_Y21_N29
\MEM|MEM~69\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(1),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~69_regout\);

-- Location: LCFF_X24_Y17_N5
\MEM|MEM~37\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(1),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~37_regout\);

-- Location: LCCOMB_X24_Y17_N4
\MEM|MEM~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~299_combout\ = (\MUXPC|salida[1]~1_combout\ & (\MUXPC|salida[0]~0_combout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~69_regout\))) # (!\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~37_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~37_regout\,
	datad => \MEM|MEM~69_regout\,
	combout => \MEM|MEM~299_combout\);

-- Location: LCFF_X24_Y19_N1
\MEM|MEM~133\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(1),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~133_regout\);

-- Location: LCCOMB_X25_Y16_N10
\MEM|MEM~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~300_combout\ = (\MEM|MEM~299_combout\ & (((\MEM|MEM~133_regout\) # (!\MUXPC|salida[1]~1_combout\)))) # (!\MEM|MEM~299_combout\ & (\MEM|MEM~101_regout\ & ((\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~101_regout\,
	datab => \MEM|MEM~299_combout\,
	datac => \MEM|MEM~133_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~300_combout\);

-- Location: LCFF_X26_Y17_N13
\MEM|MEM~230\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(2),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~230_regout\);

-- Location: LCFF_X21_Y20_N9
\MEM|MEM~166\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(2),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~166_regout\);

-- Location: LCCOMB_X21_Y20_N8
\MEM|MEM~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~302_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~230_regout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~166_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~230_regout\,
	datac => \MEM|MEM~166_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~302_combout\);

-- Location: LCFF_X23_Y17_N21
\MEM|MEM~199\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(3),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~199_regout\);

-- Location: LCFF_X26_Y17_N3
\MEM|MEM~231\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(3),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~231_regout\);

-- Location: LCFF_X22_Y19_N25
\MEM|MEM~167\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(3),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~167_regout\);

-- Location: LCCOMB_X22_Y19_N24
\MEM|MEM~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~307_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~231_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~167_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~231_regout\,
	datac => \MEM|MEM~167_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~307_combout\);

-- Location: LCFF_X23_Y16_N27
\MEM|MEM~263\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(3),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~263_regout\);

-- Location: LCCOMB_X23_Y17_N20
\MEM|MEM~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~308_combout\ = (\MEM|MEM~307_combout\ & ((\MEM|MEM~263_regout\) # ((!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~307_combout\ & (((\MEM|MEM~199_regout\ & \MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~307_combout\,
	datab => \MEM|MEM~263_regout\,
	datac => \MEM|MEM~199_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~308_combout\);

-- Location: LCFF_X22_Y21_N9
\MEM|MEM~71\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~71feeder_combout\,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~71_regout\);

-- Location: LCFF_X23_Y20_N15
\MEM|MEM~135\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(3),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~135_regout\);

-- Location: LCFF_X21_Y18_N9
\MEM|MEM~232\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(4),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~232_regout\);

-- Location: LCFF_X22_Y19_N3
\MEM|MEM~168\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~168feeder_combout\,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~168_regout\);

-- Location: LCCOMB_X24_Y18_N20
\MEM|MEM~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~312_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~232_regout\))) # (!\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~168_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~168_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~232_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~312_combout\);

-- Location: LCFF_X23_Y18_N11
\MEM|MEM~104\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(4),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~104_regout\);

-- Location: LCFF_X21_Y21_N25
\MEM|MEM~72\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(4),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~72_regout\);

-- Location: LCFF_X24_Y17_N1
\MEM|MEM~40\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(4),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~40_regout\);

-- Location: LCCOMB_X24_Y17_N0
\MEM|MEM~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~314_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~72_regout\)) # (!\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~40_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~72_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~40_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~314_combout\);

-- Location: LCFF_X23_Y20_N29
\MEM|MEM~136\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(4),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~136_regout\);

-- Location: LCCOMB_X23_Y18_N10
\MEM|MEM~315\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~315_combout\ = (\MEM|MEM~314_combout\ & ((\MEM|MEM~136_regout\) # ((!\MUXPC|salida[1]~1_combout\)))) # (!\MEM|MEM~314_combout\ & (((\MEM|MEM~104_regout\ & \MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~314_combout\,
	datab => \MEM|MEM~136_regout\,
	datac => \MEM|MEM~104_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~315_combout\);

-- Location: LCFF_X24_Y20_N17
\MEM|MEM~201\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(5),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~201_regout\);

-- Location: LCFF_X21_Y20_N11
\MEM|MEM~233\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(5),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~233_regout\);

-- Location: LCFF_X21_Y20_N25
\MEM|MEM~169\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(5),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~169_regout\);

-- Location: LCCOMB_X21_Y20_N24
\MEM|MEM~317\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~317_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~233_regout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~169_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~233_regout\,
	datac => \MEM|MEM~169_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~317_combout\);

-- Location: LCFF_X22_Y20_N9
\MEM|MEM~265\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~265feeder_combout\,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~265_regout\);

-- Location: LCCOMB_X24_Y20_N16
\MEM|MEM~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~318_combout\ = (\MEM|MEM~317_combout\ & ((\MEM|MEM~265_regout\) # ((!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~317_combout\ & (((\MEM|MEM~201_regout\ & \MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~265_regout\,
	datab => \MEM|MEM~317_combout\,
	datac => \MEM|MEM~201_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~318_combout\);

-- Location: LCFF_X23_Y21_N1
\MEM|MEM~41\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~460_combout\,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~41_regout\);

-- Location: LCFF_X21_Y20_N27
\MEM|MEM~234\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~234feeder_combout\,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~234_regout\);

-- Location: LCFF_X21_Y19_N11
\MEM|MEM~170\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~170feeder_combout\,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~170_regout\);

-- Location: LCCOMB_X24_Y20_N20
\MEM|MEM~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~322_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\) # ((\MEM|MEM~234_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (!\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~170_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~170_regout\,
	datad => \MEM|MEM~234_regout\,
	combout => \MEM|MEM~322_combout\);

-- Location: LCFF_X22_Y21_N7
\MEM|MEM~74\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(6),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~74_regout\);

-- Location: LCFF_X23_Y19_N11
\MEM|MEM~42\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(6),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~42_regout\);

-- Location: LCCOMB_X23_Y19_N10
\MEM|MEM~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~324_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\) # ((\MEM|MEM~74_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (!\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~42_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~42_regout\,
	datad => \MEM|MEM~74_regout\,
	combout => \MEM|MEM~324_combout\);

-- Location: LCFF_X22_Y20_N1
\MEM|MEM~203\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(7),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~203_regout\);

-- Location: LCFF_X21_Y20_N17
\MEM|MEM~235\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(7),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~235_regout\);

-- Location: LCFF_X22_Y21_N25
\MEM|MEM~75\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~75feeder_combout\,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~75_regout\);

-- Location: LCFF_X23_Y20_N27
\MEM|MEM~139\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~139feeder_combout\,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~139_regout\);

-- Location: LCFF_X22_Y20_N25
\MEM|MEM~204\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(8),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~204_regout\);

-- Location: LCFF_X23_Y18_N29
\MEM|MEM~108\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~108feeder_combout\,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~108_regout\);

-- Location: LCFF_X23_Y21_N31
\MEM|MEM~76\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(8),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~76_regout\);

-- Location: LCFF_X24_Y17_N29
\MEM|MEM~44\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~44feeder_combout\,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~44_regout\);

-- Location: LCCOMB_X24_Y20_N30
\MEM|MEM~334\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~334_combout\ = (\MUXPC|salida[1]~1_combout\ & (\MUXPC|salida[0]~0_combout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~76_regout\))) # (!\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~44_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~44_regout\,
	datad => \MEM|MEM~76_regout\,
	combout => \MEM|MEM~334_combout\);

-- Location: LCFF_X23_Y20_N21
\MEM|MEM~140\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(8),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~140_regout\);

-- Location: LCCOMB_X23_Y20_N20
\MEM|MEM~335\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~335_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~334_combout\ & (\MEM|MEM~140_regout\)) # (!\MEM|MEM~334_combout\ & ((\MEM|MEM~108_regout\))))) # (!\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~334_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~334_combout\,
	datac => \MEM|MEM~140_regout\,
	datad => \MEM|MEM~108_regout\,
	combout => \MEM|MEM~335_combout\);

-- Location: LCFF_X22_Y20_N29
\MEM|MEM~205\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(9),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~205_regout\);

-- Location: LCFF_X21_Y20_N21
\MEM|MEM~237\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(9),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~237_regout\);

-- Location: LCFF_X21_Y20_N31
\MEM|MEM~173\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(9),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~173_regout\);

-- Location: LCCOMB_X21_Y20_N30
\MEM|MEM~337\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~337_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~237_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~173_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~237_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~173_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~337_combout\);

-- Location: LCFF_X22_Y20_N31
\MEM|MEM~269\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(9),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~269_regout\);

-- Location: LCCOMB_X22_Y20_N30
\MEM|MEM~338\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~338_combout\ = (\MEM|MEM~337_combout\ & (((\MEM|MEM~269_regout\) # (!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~337_combout\ & (\MEM|MEM~205_regout\ & ((\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~337_combout\,
	datab => \MEM|MEM~205_regout\,
	datac => \MEM|MEM~269_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~338_combout\);

-- Location: LCFF_X22_Y20_N21
\MEM|MEM~206\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(10),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~206_regout\);

-- Location: LCFF_X22_Y18_N29
\MEM|MEM~207\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(11),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~207_regout\);

-- Location: LCFF_X21_Y18_N7
\MEM|MEM~239\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(11),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~239_regout\);

-- Location: LCFF_X21_Y18_N21
\MEM|MEM~175\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(11),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~175_regout\);

-- Location: LCCOMB_X21_Y18_N20
\MEM|MEM~347\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~347_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~239_regout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~175_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~239_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~175_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~347_combout\);

-- Location: LCFF_X22_Y18_N31
\MEM|MEM~271\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(11),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~271_regout\);

-- Location: LCCOMB_X22_Y18_N30
\MEM|MEM~348\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~348_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~347_combout\ & ((\MEM|MEM~271_regout\))) # (!\MEM|MEM~347_combout\ & (\MEM|MEM~207_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~207_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~271_regout\,
	datad => \MEM|MEM~347_combout\,
	combout => \MEM|MEM~348_combout\);

-- Location: LCFF_X23_Y19_N5
\MEM|MEM~47\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~461_combout\,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~47_regout\);

-- Location: LCFF_X22_Y18_N21
\MEM|MEM~208\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(12),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~208_regout\);

-- Location: LCFF_X21_Y18_N23
\MEM|MEM~240\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(12),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~240_regout\);

-- Location: LCFF_X23_Y18_N27
\MEM|MEM~112\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~112feeder_combout\,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~112_regout\);

-- Location: LCFF_X21_Y21_N3
\MEM|MEM~80\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~80feeder_combout\,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~80_regout\);

-- Location: LCFF_X24_Y17_N15
\MEM|MEM~48\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~48feeder_combout\,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~48_regout\);

-- Location: LCCOMB_X25_Y17_N28
\MEM|MEM~354\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~354_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~80_regout\))) # (!\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~48_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~48_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~80_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~354_combout\);

-- Location: LCFF_X25_Y17_N27
\MEM|MEM~144\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(12),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~144_regout\);

-- Location: LCCOMB_X25_Y17_N26
\MEM|MEM~355\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~355_combout\ = (\MEM|MEM~354_combout\ & (((\MEM|MEM~144_regout\) # (!\MUXPC|salida[1]~1_combout\)))) # (!\MEM|MEM~354_combout\ & (\MEM|MEM~112_regout\ & ((\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~112_regout\,
	datab => \MEM|MEM~354_combout\,
	datac => \MEM|MEM~144_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~355_combout\);

-- Location: LCFF_X22_Y18_N9
\MEM|MEM~209\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~209feeder_combout\,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~209_regout\);

-- Location: LCFF_X21_Y18_N31
\MEM|MEM~241\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(13),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~241_regout\);

-- Location: LCFF_X21_Y21_N9
\MEM|MEM~81\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~81feeder_combout\,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~81_regout\);

-- Location: LCFF_X24_Y17_N21
\MEM|MEM~49\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(13),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~49_regout\);

-- Location: LCCOMB_X24_Y17_N20
\MEM|MEM~359\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~359_combout\ = (\MUXPC|salida[1]~1_combout\ & (\MUXPC|salida[0]~0_combout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~81_regout\))) # (!\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~49_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~49_regout\,
	datad => \MEM|MEM~81_regout\,
	combout => \MEM|MEM~359_combout\);

-- Location: LCFF_X23_Y17_N7
\MEM|MEM~210\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(14),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~210_regout\);

-- Location: LCFF_X21_Y18_N25
\MEM|MEM~242\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(14),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~242_regout\);

-- Location: LCFF_X21_Y18_N19
\MEM|MEM~178\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(14),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~178_regout\);

-- Location: LCCOMB_X21_Y18_N18
\MEM|MEM~362\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~362_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~242_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~178_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~242_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~178_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~362_combout\);

-- Location: LCFF_X22_Y18_N17
\MEM|MEM~274\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~274feeder_combout\,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~274_regout\);

-- Location: LCCOMB_X22_Y16_N10
\MEM|MEM~363\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~363_combout\ = (\MEM|MEM~362_combout\ & ((\MEM|MEM~274_regout\) # ((!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~362_combout\ & (((\MUXPC|salida[0]~0_combout\ & \MEM|MEM~210_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~274_regout\,
	datab => \MEM|MEM~362_combout\,
	datac => \MUXPC|salida[0]~0_combout\,
	datad => \MEM|MEM~210_regout\,
	combout => \MEM|MEM~363_combout\);

-- Location: LCFF_X23_Y21_N13
\MEM|MEM~82\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~82feeder_combout\,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~82_regout\);

-- Location: LCFF_X22_Y20_N13
\MEM|MEM~211\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~211feeder_combout\,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~211_regout\);

-- Location: LCFF_X23_Y18_N7
\MEM|MEM~243\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(15),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~243_regout\);

-- Location: LCFF_X22_Y19_N9
\MEM|MEM~179\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(15),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~179_regout\);

-- Location: LCCOMB_X22_Y16_N4
\MEM|MEM~367\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~367_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~243_regout\) # (\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~179_regout\ & ((!\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~179_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~243_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~367_combout\);

-- Location: LCFF_X22_Y16_N29
\MEM|MEM~275\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(15),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~275_regout\);

-- Location: LCCOMB_X22_Y16_N28
\MEM|MEM~368\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~368_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~367_combout\ & ((\MEM|MEM~275_regout\))) # (!\MEM|MEM~367_combout\ & (\MEM|MEM~211_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~211_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~275_regout\,
	datad => \MEM|MEM~367_combout\,
	combout => \MEM|MEM~368_combout\);

-- Location: LCFF_X22_Y21_N21
\MEM|MEM~83\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(15),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~83_regout\);

-- Location: LCFF_X23_Y19_N25
\MEM|MEM~51\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~51feeder_combout\,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~51_regout\);

-- Location: LCCOMB_X22_Y19_N10
\MEM|MEM~369\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~369_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~83_regout\))) # (!\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~51_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~51_regout\,
	datac => \MEM|MEM~83_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~369_combout\);

-- Location: LCFF_X22_Y18_N11
\MEM|MEM~212\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~212feeder_combout\,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~212_regout\);

-- Location: LCFF_X26_Y17_N29
\MEM|MEM~244\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~244feeder_combout\,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~244_regout\);

-- Location: LCFF_X26_Y17_N27
\MEM|MEM~245\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(17),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~245_regout\);

-- Location: LCFF_X21_Y18_N5
\MEM|MEM~181\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(17),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~181_regout\);

-- Location: LCCOMB_X25_Y18_N20
\MEM|MEM~377\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~377_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~245_regout\))) # (!\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~181_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~181_regout\,
	datab => \MEM|MEM~245_regout\,
	datac => \MUXPC|salida[0]~0_combout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~377_combout\);

-- Location: LCFF_X24_Y19_N5
\MEM|MEM~117\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~117feeder_combout\,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~117_regout\);

-- Location: LCFF_X22_Y21_N13
\MEM|MEM~85\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~85feeder_combout\,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~85_regout\);

-- Location: LCFF_X23_Y19_N23
\MEM|MEM~53\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~463_combout\,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~53_regout\);

-- Location: LCCOMB_X23_Y19_N18
\MEM|MEM~379\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~379_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~85_regout\) # ((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((!\MUXPC|salida[1]~1_combout\ & !\MEM|MEM~53_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~85_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MUXPC|salida[1]~1_combout\,
	datad => \MEM|MEM~53_regout\,
	combout => \MEM|MEM~379_combout\);

-- Location: LCFF_X24_Y19_N15
\MEM|MEM~149\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~149feeder_combout\,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~149_regout\);

-- Location: LCCOMB_X23_Y19_N8
\MEM|MEM~380\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~380_combout\ = (\MEM|MEM~379_combout\ & (((\MEM|MEM~149_regout\) # (!\MUXPC|salida[1]~1_combout\)))) # (!\MEM|MEM~379_combout\ & (\MEM|MEM~117_regout\ & ((\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~117_regout\,
	datab => \MEM|MEM~379_combout\,
	datac => \MEM|MEM~149_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~380_combout\);

-- Location: LCFF_X24_Y17_N13
\MEM|MEM~246\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(18),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~246_regout\);

-- Location: LCFF_X21_Y19_N5
\MEM|MEM~182\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(18),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~182_regout\);

-- Location: LCCOMB_X24_Y17_N12
\MEM|MEM~382\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~382_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~246_regout\) # (\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~182_regout\ & ((!\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~182_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~246_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~382_combout\);

-- Location: LCFF_X23_Y18_N5
\MEM|MEM~118\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~464_combout\,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~118_regout\);

-- Location: LCFF_X23_Y21_N15
\MEM|MEM~86\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(18),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~86_regout\);

-- Location: LCFF_X26_Y17_N1
\MEM|MEM~247\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~247feeder_combout\,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~247_regout\);

-- Location: LCFF_X24_Y18_N15
\MEM|MEM~279\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(19),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~279_regout\);

-- Location: LCFF_X22_Y21_N19
\MEM|MEM~87\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(19),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~87_regout\);

-- Location: LCFF_X24_Y19_N7
\MEM|MEM~151\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(19),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~151_regout\);

-- Location: LCFF_X26_Y17_N11
\MEM|MEM~248\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~248feeder_combout\,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~248_regout\);

-- Location: LCFF_X21_Y19_N19
\MEM|MEM~184\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~184feeder_combout\,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~184_regout\);

-- Location: LCCOMB_X25_Y18_N10
\MEM|MEM~392\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~392_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~248_regout\))) # (!\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~184_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~184_regout\,
	datab => \MEM|MEM~248_regout\,
	datac => \MUXPC|salida[0]~0_combout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~392_combout\);

-- Location: LCFF_X22_Y21_N5
\MEM|MEM~88\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(20),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~88_regout\);

-- Location: LCFF_X23_Y20_N23
\MEM|MEM~152\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(20),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~152_regout\);

-- Location: LCFF_X26_Y17_N21
\MEM|MEM~249\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(21),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~249_regout\);

-- Location: LCFF_X24_Y18_N1
\MEM|MEM~281\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(21),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~281_regout\);

-- Location: LCFF_X24_Y21_N15
\MEM|MEM~121\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~465_combout\,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~121_regout\);

-- Location: LCFF_X22_Y18_N1
\MEM|MEM~218\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(22),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~218_regout\);

-- Location: LCFF_X26_Y17_N7
\MEM|MEM~250\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(22),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~250_regout\);

-- Location: LCFF_X23_Y18_N3
\MEM|MEM~122\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~467_combout\,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~122_regout\);

-- Location: LCFF_X22_Y21_N17
\MEM|MEM~90\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~468_combout\,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~90_regout\);

-- Location: LCFF_X24_Y20_N25
\MEM|MEM~219\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~219feeder_combout\,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~219_regout\);

-- Location: LCFF_X26_Y17_N15
\MEM|MEM~251\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(23),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~251_regout\);

-- Location: LCFF_X22_Y18_N7
\MEM|MEM~220\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~220feeder_combout\,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~220_regout\);

-- Location: LCFF_X21_Y19_N9
\MEM|MEM~252\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(24),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~252_regout\);

-- Location: LCFF_X21_Y19_N27
\MEM|MEM~188\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(24),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~188_regout\);

-- Location: LCCOMB_X21_Y19_N26
\MEM|MEM~412\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~412_combout\ = (\MUXPC|salida[0]~0_combout\ & (\MUXPC|salida[1]~1_combout\)) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~252_regout\))) # (!\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~188_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~188_regout\,
	datad => \MEM|MEM~252_regout\,
	combout => \MEM|MEM~412_combout\);

-- Location: LCFF_X25_Y19_N25
\MEM|MEM~284\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(24),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~284_regout\);

-- Location: LCCOMB_X25_Y19_N24
\MEM|MEM~413\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~413_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~412_combout\ & ((\MEM|MEM~284_regout\))) # (!\MEM|MEM~412_combout\ & (\MEM|MEM~220_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~220_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~284_regout\,
	datad => \MEM|MEM~412_combout\,
	combout => \MEM|MEM~413_combout\);

-- Location: LCFF_X24_Y20_N23
\MEM|MEM~221\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~221feeder_combout\,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~221_regout\);

-- Location: LCFF_X26_Y17_N31
\MEM|MEM~253\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(25),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~253_regout\);

-- Location: LCFF_X21_Y19_N29
\MEM|MEM~189\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(25),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~189_regout\);

-- Location: LCCOMB_X21_Y19_N28
\MEM|MEM~417\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~417_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~253_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~189_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~253_regout\,
	datac => \MEM|MEM~189_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~417_combout\);

-- Location: LCFF_X25_Y19_N7
\MEM|MEM~285\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(25),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~285_regout\);

-- Location: LCCOMB_X25_Y19_N6
\MEM|MEM~418\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~418_combout\ = (\MEM|MEM~417_combout\ & (((\MEM|MEM~285_regout\) # (!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~417_combout\ & (\MEM|MEM~221_regout\ & ((\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~417_combout\,
	datab => \MEM|MEM~221_regout\,
	datac => \MEM|MEM~285_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~418_combout\);

-- Location: LCFF_X25_Y20_N17
\MEM|MEM~157\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~157feeder_combout\,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~157_regout\);

-- Location: LCFF_X25_Y18_N7
\MEM|MEM~222\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~222feeder_combout\,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~222_regout\);

-- Location: LCFF_X21_Y19_N7
\MEM|MEM~254\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(26),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~254_regout\);

-- Location: LCFF_X21_Y19_N25
\MEM|MEM~190\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(26),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~190_regout\);

-- Location: LCCOMB_X21_Y19_N24
\MEM|MEM~422\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~422_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~254_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~190_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~254_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~190_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~422_combout\);

-- Location: LCFF_X25_Y19_N13
\MEM|MEM~286\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(26),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~286_regout\);

-- Location: LCCOMB_X25_Y19_N12
\MEM|MEM~423\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~423_combout\ = (\MEM|MEM~422_combout\ & (((\MEM|MEM~286_regout\) # (!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~422_combout\ & (\MEM|MEM~222_regout\ & ((\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~222_regout\,
	datab => \MEM|MEM~422_combout\,
	datac => \MEM|MEM~286_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~423_combout\);

-- Location: LCFF_X25_Y20_N23
\MEM|MEM~158\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~158feeder_combout\,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~158_regout\);

-- Location: LCFF_X22_Y18_N13
\MEM|MEM~223\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(27),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~223_regout\);

-- Location: LCFF_X21_Y19_N3
\MEM|MEM~255\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(27),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~255_regout\);

-- Location: LCFF_X26_Y19_N29
\MEM|MEM~224\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(28),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~224_regout\);

-- Location: LCFF_X21_Y19_N1
\MEM|MEM~256\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(28),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~256_regout\);

-- Location: LCFF_X24_Y21_N31
\MEM|MEM~128\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~128feeder_combout\,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~128_regout\);

-- Location: LCFF_X23_Y21_N23
\MEM|MEM~96\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~96feeder_combout\,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~96_regout\);

-- Location: LCFF_X24_Y17_N11
\MEM|MEM~64\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(28),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~64_regout\);

-- Location: LCCOMB_X24_Y17_N10
\MEM|MEM~434\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~434_combout\ = (\MUXPC|salida[1]~1_combout\ & (\MUXPC|salida[0]~0_combout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~96_regout\))) # (!\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~64_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~64_regout\,
	datad => \MEM|MEM~96_regout\,
	combout => \MEM|MEM~434_combout\);

-- Location: LCFF_X24_Y21_N13
\MEM|MEM~160\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~160feeder_combout\,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~160_regout\);

-- Location: LCCOMB_X25_Y17_N14
\MEM|MEM~435\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~435_combout\ = (\MEM|MEM~434_combout\ & (((\MEM|MEM~160_regout\)) # (!\MUXPC|salida[1]~1_combout\))) # (!\MEM|MEM~434_combout\ & (\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~128_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~434_combout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~128_regout\,
	datad => \MEM|MEM~160_regout\,
	combout => \MEM|MEM~435_combout\);

-- Location: LCFF_X24_Y20_N29
\MEM|MEM~225\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~225feeder_combout\,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~225_regout\);

-- Location: LCFF_X21_Y19_N17
\MEM|MEM~257\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(29),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~257_regout\);

-- Location: LCFF_X22_Y21_N29
\MEM|MEM~97\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~473_combout\,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~97_regout\);

-- Location: LCFF_X24_Y17_N9
\MEM|MEM~65\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(29),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~65_regout\);

-- Location: LCCOMB_X24_Y17_N8
\MEM|MEM~439\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~439_combout\ = (\MUXPC|salida[1]~1_combout\ & (\MUXPC|salida[0]~0_combout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & ((!\MEM|MEM~97_regout\))) # (!\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~65_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~65_regout\,
	datad => \MEM|MEM~97_regout\,
	combout => \MEM|MEM~439_combout\);

-- Location: LCFF_X26_Y19_N25
\MEM|MEM~226\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~226feeder_combout\,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~226_regout\);

-- Location: LCFF_X21_Y19_N31
\MEM|MEM~195\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~195feeder_combout\,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~195_regout\);

-- Location: LCFF_X26_Y19_N7
\MEM|MEM~291\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(31),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~291_regout\);

-- Location: LCFF_X21_Y21_N21
\MEM|MEM~99\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~99feeder_combout\,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~99_regout\);

-- Location: LCFF_X24_Y17_N19
\MEM|MEM~67\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~67feeder_combout\,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~67_regout\);

-- Location: LCCOMB_X25_Y17_N30
\MEM|MEM~449\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~449_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\) # ((!\MEM|MEM~99_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~67_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~99_regout\,
	datad => \MEM|MEM~67_regout\,
	combout => \MEM|MEM~449_combout\);

-- Location: LCCOMB_X15_Y15_N20
\REGFILE|MEM~319\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~319_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~98_regout\) # ((\INSTREG|r2_out\(1))))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~66_regout\ & !\INSTREG|r2_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~98_regout\,
	datac => \REGFILE|MEM~66_regout\,
	datad => \INSTREG|r2_out\(1),
	combout => \REGFILE|MEM~319_combout\);

-- Location: LCCOMB_X15_Y15_N4
\REGFILE|MEM~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~320_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~319_combout\ & ((\REGFILE|MEM~162_regout\))) # (!\REGFILE|MEM~319_combout\ & (\REGFILE|MEM~130_regout\)))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \REGFILE|MEM~130_regout\,
	datac => \REGFILE|MEM~162_regout\,
	datad => \REGFILE|MEM~319_combout\,
	combout => \REGFILE|MEM~320_combout\);

-- Location: LCCOMB_X15_Y14_N16
\REGFILE|MEM~337\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~337_combout\ = (\INSTREG|r2_out\(0) & (((\INSTREG|r2_out\(1))))) # (!\INSTREG|r2_out\(0) & ((\INSTREG|r2_out\(1) & (\REGFILE|MEM~256_regout\)) # (!\INSTREG|r2_out\(1) & ((\REGFILE|MEM~192_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~256_regout\,
	datac => \REGFILE|MEM~192_regout\,
	datad => \INSTREG|r2_out\(1),
	combout => \REGFILE|MEM~337_combout\);

-- Location: LCCOMB_X15_Y14_N24
\REGFILE|MEM~347\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~347_combout\ = (\INSTREG|r2_out\(1) & ((\INSTREG|r2_out\(0)) # ((\REGFILE|MEM~255_regout\)))) # (!\INSTREG|r2_out\(1) & (!\INSTREG|r2_out\(0) & (\REGFILE|MEM~191_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~191_regout\,
	datad => \REGFILE|MEM~255_regout\,
	combout => \REGFILE|MEM~347_combout\);

-- Location: LCFF_X18_Y17_N27
\REGFILE|MEM~221\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[25]~25_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~221_regout\);

-- Location: LCFF_X19_Y17_N31
\REGFILE|MEM~253\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[25]~25_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~253_regout\);

-- Location: LCFF_X18_Y17_N29
\REGFILE|MEM~189\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[25]~25_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~189_regout\);

-- Location: LCCOMB_X19_Y17_N30
\REGFILE|MEM~362\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~362_combout\ = (\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0)) # ((\REGFILE|MEM~253_regout\)))) # (!\INSTREG|r1_out\(1) & (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~189_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~253_regout\,
	datad => \REGFILE|MEM~189_regout\,
	combout => \REGFILE|MEM~362_combout\);

-- Location: LCFF_X19_Y17_N5
\REGFILE|MEM~285\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[25]~25_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~285_regout\);

-- Location: LCCOMB_X18_Y17_N26
\REGFILE|MEM~363\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~363_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~362_combout\ & (\REGFILE|MEM~285_regout\)) # (!\REGFILE|MEM~362_combout\ & ((\REGFILE|MEM~221_regout\))))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \REGFILE|MEM~285_regout\,
	datac => \REGFILE|MEM~221_regout\,
	datad => \REGFILE|MEM~362_combout\,
	combout => \REGFILE|MEM~363_combout\);

-- Location: LCCOMB_X15_Y16_N26
\REGFILE|MEM~364\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~364_combout\ = (\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1)) # ((\REGFILE|MEM~93_regout\)))) # (!\INSTREG|r1_out\(0) & (!\INSTREG|r1_out\(1) & ((\REGFILE|MEM~61_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~93_regout\,
	datad => \REGFILE|MEM~61_regout\,
	combout => \REGFILE|MEM~364_combout\);

-- Location: LCCOMB_X15_Y16_N16
\REGFILE|MEM~365\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~365_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~364_combout\ & (\REGFILE|MEM~157_regout\)) # (!\REGFILE|MEM~364_combout\ & ((\REGFILE|MEM~125_regout\))))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~157_regout\,
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~125_regout\,
	datad => \REGFILE|MEM~364_combout\,
	combout => \REGFILE|MEM~365_combout\);

-- Location: LCCOMB_X18_Y16_N26
\REGFILE|MEM~366\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~366_combout\ = (\INSTREG|r1_out\(2) & ((\REGFILE|MEM~363_combout\))) # (!\INSTREG|r1_out\(2) & (\REGFILE|MEM~365_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~365_combout\,
	datad => \REGFILE|MEM~363_combout\,
	combout => \REGFILE|MEM~366_combout\);

-- Location: LCCOMB_X18_Y17_N28
\REGFILE|MEM~367\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~367_combout\ = (\INSTREG|r2_out\(1) & ((\INSTREG|r2_out\(0)) # ((\REGFILE|MEM~253_regout\)))) # (!\INSTREG|r2_out\(1) & (!\INSTREG|r2_out\(0) & (\REGFILE|MEM~189_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~189_regout\,
	datad => \REGFILE|MEM~253_regout\,
	combout => \REGFILE|MEM~367_combout\);

-- Location: LCCOMB_X19_Y17_N4
\REGFILE|MEM~368\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~368_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~367_combout\ & ((\REGFILE|MEM~285_regout\))) # (!\REGFILE|MEM~367_combout\ & (\REGFILE|MEM~221_regout\)))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~221_regout\,
	datac => \REGFILE|MEM~285_regout\,
	datad => \REGFILE|MEM~367_combout\,
	combout => \REGFILE|MEM~368_combout\);

-- Location: LCCOMB_X19_Y19_N26
\REGFILE|MEM~412\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~412_combout\ = (\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0)) # ((\REGFILE|MEM~248_regout\)))) # (!\INSTREG|r1_out\(1) & (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~184_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~248_regout\,
	datad => \REGFILE|MEM~184_regout\,
	combout => \REGFILE|MEM~412_combout\);

-- Location: LCFF_X19_Y17_N11
\REGFILE|MEM~280\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[20]~20_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~280_regout\);

-- Location: LCCOMB_X19_Y19_N8
\REGFILE|MEM~413\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~413_combout\ = (\REGFILE|MEM~412_combout\ & (((\REGFILE|MEM~280_regout\) # (!\INSTREG|r1_out\(0))))) # (!\REGFILE|MEM~412_combout\ & (\REGFILE|MEM~216_regout\ & ((\INSTREG|r1_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~216_regout\,
	datab => \REGFILE|MEM~412_combout\,
	datac => \REGFILE|MEM~280_regout\,
	datad => \INSTREG|r1_out\(0),
	combout => \REGFILE|MEM~413_combout\);

-- Location: LCFF_X16_Y15_N5
\REGFILE|MEM~120\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[20]~20_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~120_regout\);

-- Location: LCCOMB_X16_Y15_N6
\REGFILE|MEM~414\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~414_combout\ = (\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1)) # ((\REGFILE|MEM~88_regout\)))) # (!\INSTREG|r1_out\(0) & (!\INSTREG|r1_out\(1) & ((\REGFILE|MEM~56_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~88_regout\,
	datad => \REGFILE|MEM~56_regout\,
	combout => \REGFILE|MEM~414_combout\);

-- Location: LCCOMB_X16_Y15_N4
\REGFILE|MEM~415\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~415_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~414_combout\ & (\REGFILE|MEM~152_regout\)) # (!\REGFILE|MEM~414_combout\ & ((\REGFILE|MEM~120_regout\))))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~152_regout\,
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~120_regout\,
	datad => \REGFILE|MEM~414_combout\,
	combout => \REGFILE|MEM~415_combout\);

-- Location: LCCOMB_X16_Y19_N24
\REGFILE|MEM~416\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~416_combout\ = (\INSTREG|r1_out\(2) & ((\REGFILE|MEM~413_combout\))) # (!\INSTREG|r1_out\(2) & (\REGFILE|MEM~415_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~415_combout\,
	datab => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~413_combout\,
	combout => \REGFILE|MEM~416_combout\);

-- Location: LCFF_X15_Y16_N9
\REGFILE|MEM~119\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~119feeder_combout\,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~119_regout\);

-- Location: LCCOMB_X16_Y16_N30
\REGFILE|MEM~429\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~429_combout\ = (\INSTREG|r2_out\(1) & (((\INSTREG|r2_out\(0))))) # (!\INSTREG|r2_out\(1) & ((\INSTREG|r2_out\(0) & (\REGFILE|MEM~87_regout\)) # (!\INSTREG|r2_out\(0) & ((\REGFILE|MEM~55_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~87_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~55_regout\,
	datad => \INSTREG|r2_out\(0),
	combout => \REGFILE|MEM~429_combout\);

-- Location: LCCOMB_X16_Y16_N16
\REGFILE|MEM~430\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~430_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~429_combout\ & ((\REGFILE|MEM~151_regout\))) # (!\REGFILE|MEM~429_combout\ & (\REGFILE|MEM~119_regout\)))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~119_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~151_regout\,
	datad => \REGFILE|MEM~429_combout\,
	combout => \REGFILE|MEM~430_combout\);

-- Location: LCCOMB_X19_Y19_N22
\REGFILE|MEM~432\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~432_combout\ = (\INSTREG|r1_out\(1) & (((\REGFILE|MEM~246_regout\) # (\INSTREG|r1_out\(0))))) # (!\INSTREG|r1_out\(1) & (\REGFILE|MEM~182_regout\ & ((!\INSTREG|r1_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \REGFILE|MEM~182_regout\,
	datac => \REGFILE|MEM~246_regout\,
	datad => \INSTREG|r1_out\(0),
	combout => \REGFILE|MEM~432_combout\);

-- Location: LCCOMB_X19_Y16_N20
\REGFILE|MEM~459\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~459_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~84_regout\) # ((\INSTREG|r2_out\(1))))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~52_regout\ & !\INSTREG|r2_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~84_regout\,
	datac => \REGFILE|MEM~52_regout\,
	datad => \INSTREG|r2_out\(1),
	combout => \REGFILE|MEM~459_combout\);

-- Location: LCFF_X20_Y16_N23
\REGFILE|MEM~114\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[14]~14_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~114_regout\);

-- Location: LCCOMB_X20_Y16_N20
\REGFILE|MEM~474\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~474_combout\ = (\INSTREG|r1_out\(1) & (((\INSTREG|r1_out\(0))))) # (!\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0) & ((\REGFILE|MEM~82_regout\))) # (!\INSTREG|r1_out\(0) & (\REGFILE|MEM~50_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~50_regout\,
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~82_regout\,
	datad => \INSTREG|r1_out\(0),
	combout => \REGFILE|MEM~474_combout\);

-- Location: LCCOMB_X20_Y16_N22
\REGFILE|MEM~475\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~475_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~474_combout\ & ((\REGFILE|MEM~146_regout\))) # (!\REGFILE|MEM~474_combout\ & (\REGFILE|MEM~114_regout\)))) # (!\INSTREG|r1_out\(1) & (\REGFILE|MEM~474_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \REGFILE|MEM~474_combout\,
	datac => \REGFILE|MEM~114_regout\,
	datad => \REGFILE|MEM~146_regout\,
	combout => \REGFILE|MEM~475_combout\);

-- Location: LCCOMB_X20_Y16_N10
\REGFILE|MEM~484\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~484_combout\ = (\INSTREG|r1_out\(1) & (\INSTREG|r1_out\(0))) # (!\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0) & ((\REGFILE|MEM~81_regout\))) # (!\INSTREG|r1_out\(0) & (\REGFILE|MEM~49_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~49_regout\,
	datad => \REGFILE|MEM~81_regout\,
	combout => \REGFILE|MEM~484_combout\);

-- Location: LCCOMB_X18_Y15_N12
\REGFILE|MEM~509\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~509_combout\ = (\INSTREG|r2_out\(1) & (((\INSTREG|r2_out\(0))))) # (!\INSTREG|r2_out\(1) & ((\INSTREG|r2_out\(0) & ((\REGFILE|MEM~79_regout\))) # (!\INSTREG|r2_out\(0) & (\REGFILE|MEM~47_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~47_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~79_regout\,
	datad => \INSTREG|r2_out\(0),
	combout => \REGFILE|MEM~509_combout\);

-- Location: LCCOMB_X19_Y16_N14
\REGFILE|MEM~519\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~519_combout\ = (\INSTREG|r2_out\(0) & ((\INSTREG|r2_out\(1)) # ((\REGFILE|MEM~78_regout\)))) # (!\INSTREG|r2_out\(0) & (!\INSTREG|r2_out\(1) & (\REGFILE|MEM~46_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~46_regout\,
	datad => \REGFILE|MEM~78_regout\,
	combout => \REGFILE|MEM~519_combout\);

-- Location: LCCOMB_X20_Y16_N14
\REGFILE|MEM~520\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~520_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~519_combout\ & (\REGFILE|MEM~142_regout\)) # (!\REGFILE|MEM~519_combout\ & ((\REGFILE|MEM~110_regout\))))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~142_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~110_regout\,
	datad => \REGFILE|MEM~519_combout\,
	combout => \REGFILE|MEM~520_combout\);

-- Location: LCFF_X18_Y14_N11
\REGFILE|MEM~171\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[7]~7_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~171_regout\);

-- Location: LCCOMB_X18_Y14_N10
\REGFILE|MEM~547\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~547_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~235_regout\) # ((\INSTREG|r2_out\(0))))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~171_regout\ & !\INSTREG|r2_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~235_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~171_regout\,
	datad => \INSTREG|r2_out\(0),
	combout => \REGFILE|MEM~547_combout\);

-- Location: LCFF_X22_Y15_N27
\REGFILE|MEM~138\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[6]~6_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~138_regout\);

-- Location: LCFF_X20_Y14_N21
\REGFILE|MEM~233\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[5]~5_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~233_regout\);

-- Location: LCCOMB_X20_Y14_N20
\REGFILE|MEM~562\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~562_combout\ = (\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0)) # ((\REGFILE|MEM~233_regout\)))) # (!\INSTREG|r1_out\(1) & (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~169_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~233_regout\,
	datad => \REGFILE|MEM~169_regout\,
	combout => \REGFILE|MEM~562_combout\);

-- Location: LCCOMB_X19_Y14_N0
\REGFILE|MEM~563\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~563_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~562_combout\ & (\REGFILE|MEM~265_regout\)) # (!\REGFILE|MEM~562_combout\ & ((\REGFILE|MEM~201_regout\))))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \REGFILE|MEM~265_regout\,
	datac => \REGFILE|MEM~201_regout\,
	datad => \REGFILE|MEM~562_combout\,
	combout => \REGFILE|MEM~563_combout\);

-- Location: LCFF_X19_Y15_N13
\REGFILE|MEM~105\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[5]~5_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~105_regout\);

-- Location: LCCOMB_X18_Y15_N0
\REGFILE|MEM~564\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~564_combout\ = (\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1)) # ((\REGFILE|MEM~73_regout\)))) # (!\INSTREG|r1_out\(0) & (!\INSTREG|r1_out\(1) & ((\REGFILE|MEM~41_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~73_regout\,
	datad => \REGFILE|MEM~41_regout\,
	combout => \REGFILE|MEM~564_combout\);

-- Location: LCCOMB_X25_Y15_N2
\REGFILE|MEM~565\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~565_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~564_combout\ & ((\REGFILE|MEM~137_regout\))) # (!\REGFILE|MEM~564_combout\ & (\REGFILE|MEM~105_regout\)))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~564_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~105_regout\,
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~564_combout\,
	datad => \REGFILE|MEM~137_regout\,
	combout => \REGFILE|MEM~565_combout\);

-- Location: LCCOMB_X25_Y15_N24
\REGFILE|MEM~566\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~566_combout\ = (\INSTREG|r1_out\(2) & ((\REGFILE|MEM~563_combout\))) # (!\INSTREG|r1_out\(2) & (\REGFILE|MEM~565_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(2),
	datab => \REGFILE|MEM~565_combout\,
	datad => \REGFILE|MEM~563_combout\,
	combout => \REGFILE|MEM~566_combout\);

-- Location: LCFF_X20_Y14_N3
\REGFILE|MEM~167\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[3]~3_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~167_regout\);

-- Location: LCCOMB_X20_Y14_N2
\REGFILE|MEM~582\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~582_combout\ = (\INSTREG|r1_out\(0) & (\INSTREG|r1_out\(1))) # (!\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1) & ((\REGFILE|MEM~231_regout\))) # (!\INSTREG|r1_out\(1) & (\REGFILE|MEM~167_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~167_regout\,
	datad => \REGFILE|MEM~231_regout\,
	combout => \REGFILE|MEM~582_combout\);

-- Location: LCFF_X24_Y15_N9
\REGFILE|MEM~263\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~263feeder_combout\,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~263_regout\);

-- Location: LCCOMB_X20_Y15_N2
\REGFILE|MEM~583\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~583_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~582_combout\ & ((\REGFILE|MEM~263_regout\))) # (!\REGFILE|MEM~582_combout\ & (\REGFILE|MEM~199_regout\)))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \REGFILE|MEM~199_regout\,
	datac => \REGFILE|MEM~263_regout\,
	datad => \REGFILE|MEM~582_combout\,
	combout => \REGFILE|MEM~583_combout\);

-- Location: LCFF_X19_Y15_N21
\REGFILE|MEM~103\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[3]~3_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~103_regout\);

-- Location: LCFF_X18_Y15_N21
\REGFILE|MEM~71\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[3]~3_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~71_regout\);

-- Location: LCCOMB_X18_Y15_N20
\REGFILE|MEM~584\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~584_combout\ = (\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1)) # ((\REGFILE|MEM~71_regout\)))) # (!\INSTREG|r1_out\(0) & (!\INSTREG|r1_out\(1) & ((\REGFILE|MEM~39_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~71_regout\,
	datad => \REGFILE|MEM~39_regout\,
	combout => \REGFILE|MEM~584_combout\);

-- Location: LCCOMB_X19_Y15_N20
\REGFILE|MEM~585\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~585_combout\ = (\REGFILE|MEM~584_combout\ & ((\REGFILE|MEM~135_regout\) # ((!\INSTREG|r1_out\(1))))) # (!\REGFILE|MEM~584_combout\ & (((\REGFILE|MEM~103_regout\ & \INSTREG|r1_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~584_combout\,
	datab => \REGFILE|MEM~135_regout\,
	datac => \REGFILE|MEM~103_regout\,
	datad => \INSTREG|r1_out\(1),
	combout => \REGFILE|MEM~585_combout\);

-- Location: LCCOMB_X20_Y15_N4
\REGFILE|MEM~586\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~586_combout\ = (\INSTREG|r1_out\(2) & ((\REGFILE|MEM~583_combout\))) # (!\INSTREG|r1_out\(2) & (\REGFILE|MEM~585_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~585_combout\,
	datad => \REGFILE|MEM~583_combout\,
	combout => \REGFILE|MEM~586_combout\);

-- Location: LCFF_X21_Y15_N23
\REGFILE|MEM~198\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~198feeder_combout\,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~198_regout\);

-- Location: LCFF_X20_Y18_N19
\REGFILE|MEM~133\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~624_combout\,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~133_regout\);

-- Location: LCCOMB_X23_Y23_N24
\CONTROLU|MemWr\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|MemWr~combout\ = LCELL((!\rst~combout\ & \CONTROLU|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \CONTROLU|Equal0~1_combout\,
	combout => \CONTROLU|MemWr~combout\);

-- Location: LCCOMB_X23_Y14_N14
\CONTROLU|RegWr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|RegWr~0_combout\ = (\NEWST|CS\(0) & ((\NEWST|CS\(1)))) # (!\NEWST|CS\(0) & (!\NEWST|CS\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(1),
	datac => \NEWST|CS\(1),
	datad => \NEWST|CS\(0),
	combout => \CONTROLU|RegWr~0_combout\);

-- Location: LCCOMB_X23_Y14_N18
\CONTROLU|RegWr\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|RegWr~combout\ = LCELL((\NEWST|CS\(2) & (\CONTROLU|RegWr~0_combout\ & (!\NEWST|CS\(3) & !\rst~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(2),
	datab => \CONTROLU|RegWr~0_combout\,
	datac => \NEWST|CS\(3),
	datad => \rst~combout\,
	combout => \CONTROLU|RegWr~combout\);

-- Location: LCCOMB_X23_Y14_N10
\ALUCOMP|Add0~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~119_combout\ = \MUXB|Mux18~0_combout\ $ (((\ALUCONTRL|op~0_combout\) # ((\CONTROLU|Equal0~6_combout\ & !\rst~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op~0_combout\,
	datab => \MUXB|Mux18~0_combout\,
	datac => \CONTROLU|Equal0~6_combout\,
	datad => \rst~combout\,
	combout => \ALUCOMP|Add0~119_combout\);

-- Location: LCCOMB_X23_Y14_N2
\ALUCOMP|Add0~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~120_combout\ = \MUXB|Mux17~0_combout\ $ (((\ALUCONTRL|op~0_combout\) # ((\CONTROLU|Equal0~6_combout\ & !\rst~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~6_combout\,
	datab => \ALUCONTRL|op~0_combout\,
	datac => \MUXB|Mux17~0_combout\,
	datad => \rst~combout\,
	combout => \ALUCOMP|Add0~120_combout\);

-- Location: LCCOMB_X23_Y14_N30
\ALUCOMP|Add0~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~123_combout\ = \MUXB|Mux14~0_combout\ $ (((\ALUCONTRL|op~0_combout\) # ((\CONTROLU|Equal0~6_combout\ & !\rst~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~6_combout\,
	datab => \MUXB|Mux14~0_combout\,
	datac => \ALUCONTRL|op~0_combout\,
	datad => \rst~combout\,
	combout => \ALUCOMP|Add0~123_combout\);

-- Location: LCCOMB_X20_Y17_N14
\ALUCOMP|Add0~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~126_combout\ = \MUXB|Mux11~0_combout\ $ (((\ALUCONTRL|op~0_combout\) # ((\CONTROLU|Equal0~6_combout\ & !\rst~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~6_combout\,
	datab => \MUXB|Mux11~0_combout\,
	datac => \ALUCONTRL|op~0_combout\,
	datad => \rst~combout\,
	combout => \ALUCOMP|Add0~126_combout\);

-- Location: LCCOMB_X23_Y13_N28
\ALUCOMP|Add0~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~127_combout\ = \MUXB|Mux10~0_combout\ $ (((\ALUCONTRL|op~0_combout\) # ((\CONTROLU|Equal0~6_combout\ & !\rst~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op~0_combout\,
	datab => \MUXB|Mux10~0_combout\,
	datac => \CONTROLU|Equal0~6_combout\,
	datad => \rst~combout\,
	combout => \ALUCOMP|Add0~127_combout\);

-- Location: LCCOMB_X21_Y17_N16
\ALUCOMP|Add0~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~128_combout\ = \MUXB|Mux9~0_combout\ $ (((\ALUCONTRL|op~0_combout\) # ((\CONTROLU|Equal0~6_combout\ & !\rst~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op~0_combout\,
	datab => \MUXB|Mux9~0_combout\,
	datac => \CONTROLU|Equal0~6_combout\,
	datad => \rst~combout\,
	combout => \ALUCOMP|Add0~128_combout\);

-- Location: LCCOMB_X23_Y12_N10
\ALUCOMP|Add0~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~131_combout\ = \MUXB|Mux6~0_combout\ $ (((\ALUCONTRL|op~0_combout\) # ((!\rst~combout\ & \CONTROLU|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \CONTROLU|Equal0~6_combout\,
	datac => \ALUCONTRL|op~0_combout\,
	datad => \MUXB|Mux6~0_combout\,
	combout => \ALUCOMP|Add0~131_combout\);

-- Location: LCCOMB_X19_Y13_N10
\ALUCOMP|Add0~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~133_combout\ = \MUXB|Mux4~0_combout\ $ (((\ALUCONTRL|op~0_combout\) # ((\CONTROLU|Equal0~6_combout\ & !\rst~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op~0_combout\,
	datab => \CONTROLU|Equal0~6_combout\,
	datac => \rst~combout\,
	datad => \MUXB|Mux4~0_combout\,
	combout => \ALUCOMP|Add0~133_combout\);

-- Location: LCCOMB_X19_Y13_N16
\ALUCOMP|Add0~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~134_combout\ = \MUXB|Mux3~0_combout\ $ (((\ALUCONTRL|op~0_combout\) # ((\CONTROLU|Equal0~6_combout\ & !\rst~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op~0_combout\,
	datab => \MUXB|Mux3~0_combout\,
	datac => \CONTROLU|Equal0~6_combout\,
	datad => \rst~combout\,
	combout => \ALUCOMP|Add0~134_combout\);

-- Location: LCCOMB_X19_Y13_N18
\ALUCOMP|Add0~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~135_combout\ = \MUXB|Mux2~0_combout\ $ (((\ALUCONTRL|op~0_combout\) # ((\CONTROLU|Equal0~6_combout\ & !\rst~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op~0_combout\,
	datab => \CONTROLU|Equal0~6_combout\,
	datac => \rst~combout\,
	datad => \MUXB|Mux2~0_combout\,
	combout => \ALUCOMP|Add0~135_combout\);

-- Location: LCCOMB_X23_Y21_N0
\MEM|MEM~460\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~460_combout\ = !\regB|dt_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(5),
	combout => \MEM|MEM~460_combout\);

-- Location: LCCOMB_X23_Y19_N4
\MEM|MEM~461\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~461_combout\ = !\regB|dt_out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(11),
	combout => \MEM|MEM~461_combout\);

-- Location: LCCOMB_X23_Y19_N22
\MEM|MEM~463\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~463_combout\ = !\regB|dt_out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(17),
	combout => \MEM|MEM~463_combout\);

-- Location: LCCOMB_X23_Y18_N4
\MEM|MEM~464\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~464_combout\ = !\regB|dt_out\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(18),
	combout => \MEM|MEM~464_combout\);

-- Location: LCCOMB_X24_Y21_N14
\MEM|MEM~465\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~465_combout\ = !\regB|dt_out\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(21),
	combout => \MEM|MEM~465_combout\);

-- Location: LCCOMB_X23_Y18_N2
\MEM|MEM~467\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~467_combout\ = !\regB|dt_out\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(22),
	combout => \MEM|MEM~467_combout\);

-- Location: LCCOMB_X22_Y21_N16
\MEM|MEM~468\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~468_combout\ = !\regB|dt_out\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(22),
	combout => \MEM|MEM~468_combout\);

-- Location: LCCOMB_X22_Y21_N28
\MEM|MEM~473\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~473_combout\ = !\regB|dt_out\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(29),
	combout => \MEM|MEM~473_combout\);

-- Location: LCCOMB_X21_Y19_N4
\MEM|MEM~475\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~475_combout\ = !\regB|dt_out\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(31),
	combout => \MEM|MEM~475_combout\);

-- Location: LCCOMB_X20_Y18_N18
\REGFILE|MEM~624\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~624_combout\ = !\MUXMemReg|salida[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUXMemReg|salida[1]~1_combout\,
	combout => \REGFILE|MEM~624_combout\);

-- Location: LCCOMB_X24_Y18_N6
\INSTREG|imm_out[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|imm_out\(4) = (\CONTROLU|ALUsrcB[0]~0_combout\ & ((\MEM|dataOut\(4)))) # (!\CONTROLU|ALUsrcB[0]~0_combout\ & (\INSTREG|imm_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|imm_out\(4),
	datab => \MEM|dataOut\(4),
	datac => \CONTROLU|ALUsrcB[0]~0_combout\,
	combout => \INSTREG|imm_out\(4));

-- Location: LCCOMB_X25_Y17_N22
\INSTREG|op_out[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|op_out\(3) = (GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & (\MEM|dataOut\(29))) # (!GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & ((\INSTREG|op_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|dataOut\(29),
	datab => \INSTREG|op_out\(3),
	datad => \CONTROLU|ALUsrcB[0]~0clkctrl_outclk\,
	combout => \INSTREG|op_out\(3));

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk,
	combout => \clk~combout\);

-- Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(7),
	combout => \MemDir~combout\(7));

-- Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(8),
	combout => \MemDir~combout\(8));

-- Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(10),
	combout => \MemDir~combout\(10));

-- Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(11),
	combout => \MemDir~combout\(11));

-- Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(13),
	combout => \MemDir~combout\(13));

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(15),
	combout => \MemDir~combout\(15));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(21),
	combout => \MemDir~combout\(21));

-- Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(25),
	combout => \MemDir~combout\(25));

-- Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(28),
	combout => \MemDir~combout\(28));

-- Location: CLKCTRL_G3
\clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~clkctrl_outclk\);

-- Location: CLKCTRL_G4
\CONTROLU|RegWr~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CONTROLU|RegWr~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CONTROLU|RegWr~clkctrl_outclk\);

-- Location: CLKCTRL_G9
\CONTROLU|MemWr~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CONTROLU|MemWr~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CONTROLU|MemWr~clkctrl_outclk\);

-- Location: LCCOMB_X25_Y20_N10
\MDR|dt_out[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MDR|dt_out[6]~feeder_combout\ = \MEM|dataOut\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|dataOut\(6),
	combout => \MDR|dt_out[6]~feeder_combout\);

-- Location: LCCOMB_X26_Y18_N2
\MDR|dt_out[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MDR|dt_out[19]~feeder_combout\ = \MEM|dataOut\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|dataOut\(19),
	combout => \MDR|dt_out[19]~feeder_combout\);

-- Location: LCCOMB_X21_Y19_N12
\MEM|MEM~228feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~228feeder_combout\ = \regB|dt_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(0),
	combout => \MEM|MEM~228feeder_combout\);

-- Location: LCCOMB_X24_Y17_N18
\MEM|MEM~67feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~67feeder_combout\ = \regB|dt_out\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(31),
	combout => \MEM|MEM~67feeder_combout\);

-- Location: LCCOMB_X21_Y19_N30
\MEM|MEM~195feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~195feeder_combout\ = \regB|dt_out\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(31),
	combout => \MEM|MEM~195feeder_combout\);

-- Location: LCCOMB_X26_Y19_N24
\MEM|MEM~226feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~226feeder_combout\ = \regB|dt_out\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(30),
	combout => \MEM|MEM~226feeder_combout\);

-- Location: LCCOMB_X24_Y20_N28
\MEM|MEM~225feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~225feeder_combout\ = \regB|dt_out\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(29),
	combout => \MEM|MEM~225feeder_combout\);

-- Location: LCCOMB_X23_Y21_N22
\MEM|MEM~96feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~96feeder_combout\ = \regB|dt_out\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(28),
	combout => \MEM|MEM~96feeder_combout\);

-- Location: LCCOMB_X24_Y21_N12
\MEM|MEM~160feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~160feeder_combout\ = \regB|dt_out\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(28),
	combout => \MEM|MEM~160feeder_combout\);

-- Location: LCCOMB_X24_Y21_N30
\MEM|MEM~128feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~128feeder_combout\ = \regB|dt_out\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(28),
	combout => \MEM|MEM~128feeder_combout\);

-- Location: LCCOMB_X25_Y18_N6
\MEM|MEM~222feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~222feeder_combout\ = \regB|dt_out\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(26),
	combout => \MEM|MEM~222feeder_combout\);

-- Location: LCCOMB_X25_Y20_N22
\MEM|MEM~158feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~158feeder_combout\ = \regB|dt_out\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(26),
	combout => \MEM|MEM~158feeder_combout\);

-- Location: LCCOMB_X24_Y20_N22
\MEM|MEM~221feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~221feeder_combout\ = \regB|dt_out\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(25),
	combout => \MEM|MEM~221feeder_combout\);

-- Location: LCCOMB_X25_Y20_N16
\MEM|MEM~157feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~157feeder_combout\ = \regB|dt_out\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(25),
	combout => \MEM|MEM~157feeder_combout\);

-- Location: LCCOMB_X22_Y18_N6
\MEM|MEM~220feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~220feeder_combout\ = \regB|dt_out\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(24),
	combout => \MEM|MEM~220feeder_combout\);

-- Location: LCCOMB_X24_Y20_N24
\MEM|MEM~219feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~219feeder_combout\ = \regB|dt_out\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(23),
	combout => \MEM|MEM~219feeder_combout\);

-- Location: LCCOMB_X21_Y19_N18
\MEM|MEM~184feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~184feeder_combout\ = \regB|dt_out\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(20),
	combout => \MEM|MEM~184feeder_combout\);

-- Location: LCCOMB_X26_Y17_N10
\MEM|MEM~248feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~248feeder_combout\ = \regB|dt_out\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(20),
	combout => \MEM|MEM~248feeder_combout\);

-- Location: LCCOMB_X26_Y17_N0
\MEM|MEM~247feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~247feeder_combout\ = \regB|dt_out\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(19),
	combout => \MEM|MEM~247feeder_combout\);

-- Location: LCCOMB_X24_Y19_N14
\MEM|MEM~149feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~149feeder_combout\ = \regB|dt_out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(17),
	combout => \MEM|MEM~149feeder_combout\);

-- Location: LCCOMB_X24_Y19_N4
\MEM|MEM~117feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~117feeder_combout\ = \regB|dt_out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(17),
	combout => \MEM|MEM~117feeder_combout\);

-- Location: LCCOMB_X22_Y21_N12
\MEM|MEM~85feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~85feeder_combout\ = \regB|dt_out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(17),
	combout => \MEM|MEM~85feeder_combout\);

-- Location: LCCOMB_X22_Y18_N10
\MEM|MEM~212feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~212feeder_combout\ = \regB|dt_out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(16),
	combout => \MEM|MEM~212feeder_combout\);

-- Location: LCCOMB_X26_Y17_N28
\MEM|MEM~244feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~244feeder_combout\ = \regB|dt_out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(16),
	combout => \MEM|MEM~244feeder_combout\);

-- Location: LCCOMB_X22_Y20_N12
\MEM|MEM~211feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~211feeder_combout\ = \regB|dt_out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(15),
	combout => \MEM|MEM~211feeder_combout\);

-- Location: LCCOMB_X23_Y19_N24
\MEM|MEM~51feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~51feeder_combout\ = \regB|dt_out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(15),
	combout => \MEM|MEM~51feeder_combout\);

-- Location: LCCOMB_X22_Y18_N16
\MEM|MEM~274feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~274feeder_combout\ = \regB|dt_out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(14),
	combout => \MEM|MEM~274feeder_combout\);

-- Location: LCCOMB_X23_Y21_N12
\MEM|MEM~82feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~82feeder_combout\ = \regB|dt_out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(14),
	combout => \MEM|MEM~82feeder_combout\);

-- Location: LCCOMB_X21_Y21_N8
\MEM|MEM~81feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~81feeder_combout\ = \regB|dt_out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(13),
	combout => \MEM|MEM~81feeder_combout\);

-- Location: LCCOMB_X22_Y18_N8
\MEM|MEM~209feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~209feeder_combout\ = \regB|dt_out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(13),
	combout => \MEM|MEM~209feeder_combout\);

-- Location: LCCOMB_X23_Y18_N26
\MEM|MEM~112feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~112feeder_combout\ = \regB|dt_out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(12),
	combout => \MEM|MEM~112feeder_combout\);

-- Location: LCCOMB_X24_Y17_N14
\MEM|MEM~48feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~48feeder_combout\ = \regB|dt_out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(12),
	combout => \MEM|MEM~48feeder_combout\);

-- Location: LCCOMB_X21_Y21_N2
\MEM|MEM~80feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~80feeder_combout\ = \regB|dt_out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(12),
	combout => \MEM|MEM~80feeder_combout\);

-- Location: LCCOMB_X24_Y17_N28
\MEM|MEM~44feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~44feeder_combout\ = \regB|dt_out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(8),
	combout => \MEM|MEM~44feeder_combout\);

-- Location: LCCOMB_X23_Y18_N28
\MEM|MEM~108feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~108feeder_combout\ = \regB|dt_out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(8),
	combout => \MEM|MEM~108feeder_combout\);

-- Location: LCCOMB_X23_Y20_N26
\MEM|MEM~139feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~139feeder_combout\ = \regB|dt_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(7),
	combout => \MEM|MEM~139feeder_combout\);

-- Location: LCCOMB_X22_Y21_N24
\MEM|MEM~75feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~75feeder_combout\ = \regB|dt_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(7),
	combout => \MEM|MEM~75feeder_combout\);

-- Location: LCCOMB_X21_Y19_N10
\MEM|MEM~170feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~170feeder_combout\ = \regB|dt_out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(6),
	combout => \MEM|MEM~170feeder_combout\);

-- Location: LCCOMB_X21_Y20_N26
\MEM|MEM~234feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~234feeder_combout\ = \regB|dt_out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(6),
	combout => \MEM|MEM~234feeder_combout\);

-- Location: LCCOMB_X22_Y20_N8
\MEM|MEM~265feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~265feeder_combout\ = \regB|dt_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(5),
	combout => \MEM|MEM~265feeder_combout\);

-- Location: LCCOMB_X22_Y19_N2
\MEM|MEM~168feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~168feeder_combout\ = \regB|dt_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(4),
	combout => \MEM|MEM~168feeder_combout\);

-- Location: LCCOMB_X22_Y21_N8
\MEM|MEM~71feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~71feeder_combout\ = \regB|dt_out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(3),
	combout => \MEM|MEM~71feeder_combout\);

-- Location: LCCOMB_X21_Y15_N22
\REGFILE|MEM~198feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~198feeder_combout\ = \MUXMemReg|salida[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[2]~2_combout\,
	combout => \REGFILE|MEM~198feeder_combout\);

-- Location: LCCOMB_X24_Y15_N8
\REGFILE|MEM~263feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~263feeder_combout\ = \MUXMemReg|salida[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUXMemReg|salida[3]~3_combout\,
	combout => \REGFILE|MEM~263feeder_combout\);

-- Location: LCCOMB_X15_Y16_N8
\REGFILE|MEM~119feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~119feeder_combout\ = \MUXMemReg|salida[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXMemReg|salida[19]~19_combout\,
	combout => \REGFILE|MEM~119feeder_combout\);

-- Location: LCCOMB_X21_Y21_N20
\MEM|MEM~99feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~99feeder_combout\ = \MEM|MEM~475_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|MEM~475_combout\,
	combout => \MEM|MEM~99feeder_combout\);

-- Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\rst~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_rst,
	combout => \rst~combout\);

-- Location: LCCOMB_X23_Y19_N14
\CONTROLU|nxt_st[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[1]~6_combout\ = (\CONTROLU|ALUsrcB~1_combout\ & (!\CONTROLU|Equal0~2_combout\ & !\rst~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcB~1_combout\,
	datab => \CONTROLU|Equal0~2_combout\,
	datad => \rst~combout\,
	combout => \CONTROLU|nxt_st[1]~6_combout\);

-- Location: CLKCTRL_G11
\CONTROLU|nxt_st[1]~6clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CONTROLU|nxt_st[1]~6clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CONTROLU|nxt_st[1]~6clkctrl_outclk\);

-- Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(2),
	combout => \MemDir~combout\(2));

-- Location: LCCOMB_X23_Y14_N20
\CONTROLU|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|Equal0~6_combout\ = (!\NEWST|CS\(2) & (\NEWST|CS\(3) & (!\NEWST|CS\(1) & !\NEWST|CS\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(2),
	datab => \NEWST|CS\(3),
	datac => \NEWST|CS\(1),
	datad => \NEWST|CS\(0),
	combout => \CONTROLU|Equal0~6_combout\);

-- Location: LCCOMB_X23_Y16_N16
\CONTROLU|ALUsrcB[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|ALUsrcB[0]~0_combout\ = (\CONTROLU|Equal0~2_combout\ & !\rst~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLU|Equal0~2_combout\,
	datad => \rst~combout\,
	combout => \CONTROLU|ALUsrcB[0]~0_combout\);

-- Location: LCCOMB_X22_Y15_N28
\INSTREG|imm_out[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|imm_out\(0) = (\CONTROLU|ALUsrcB[0]~0_combout\ & (\MEM|dataOut\(0))) # (!\CONTROLU|ALUsrcB[0]~0_combout\ & ((\INSTREG|imm_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|dataOut\(0),
	datab => \INSTREG|imm_out\(0),
	datad => \CONTROLU|ALUsrcB[0]~0_combout\,
	combout => \INSTREG|imm_out\(0));

-- Location: LCCOMB_X23_Y13_N22
\ALUCONTRL|op[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCONTRL|op[0]~1_combout\ = (\CONTROLU|Equal0~5_combout\ & (!\rst~combout\ & ((\INSTREG|func_out\(3)) # (\INSTREG|imm_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|func_out\(3),
	datab => \CONTROLU|Equal0~5_combout\,
	datac => \INSTREG|imm_out\(0),
	datad => \rst~combout\,
	combout => \ALUCONTRL|op[0]~1_combout\);

-- Location: CLKCTRL_G8
\CONTROLU|ALUsrcB[0]~0clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CONTROLU|ALUsrcB[0]~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CONTROLU|ALUsrcB[0]~0clkctrl_outclk\);

-- Location: LCCOMB_X19_Y16_N18
\INSTREG|r2_out[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|r2_out\(1) = (GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & (\MEM|dataOut\(17))) # (!GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & ((\INSTREG|r2_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|dataOut\(17),
	datab => \INSTREG|r2_out\(1),
	datad => \CONTROLU|ALUsrcB[0]~0clkctrl_outclk\,
	combout => \INSTREG|r2_out\(1));

-- Location: LCCOMB_X26_Y18_N28
\MDR|dt_out[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MDR|dt_out[18]~feeder_combout\ = \MEM|dataOut\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|dataOut\(18),
	combout => \MDR|dt_out[18]~feeder_combout\);

-- Location: LCFF_X26_Y18_N29
\MDR|dt_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MDR|dt_out[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(18));

-- Location: LCCOMB_X21_Y16_N8
\CONTROLU|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|Equal0~8_combout\ = (!\NEWST|CS\(0) & (!\NEWST|CS\(3) & (!\NEWST|CS\(1) & \NEWST|CS\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(0),
	datab => \NEWST|CS\(3),
	datac => \NEWST|CS\(1),
	datad => \NEWST|CS\(2),
	combout => \CONTROLU|Equal0~8_combout\);

-- Location: LCCOMB_X15_Y16_N12
\MUXMemReg|salida[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[18]~18_combout\ = (\rst~combout\ & (\regALU|dt_out\(18))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & ((\MDR|dt_out\(18)))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(18),
	datab => \MDR|dt_out\(18),
	datac => \rst~combout\,
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[18]~18_combout\);

-- Location: LCFF_X24_Y16_N23
\MDR|dt_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(23));

-- Location: LCCOMB_X24_Y16_N22
\MUXMemReg|salida[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[23]~23_combout\ = (\rst~combout\ & (\regALU|dt_out\(23))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & ((\MDR|dt_out\(23)))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(23),
	datab => \rst~combout\,
	datac => \MDR|dt_out\(23),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[23]~23_combout\);

-- Location: LCCOMB_X21_Y17_N10
\CONTROLU|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|Equal0~7_combout\ = (!\NEWST|CS\(3) & (\NEWST|CS\(1) & (\NEWST|CS\(0) & \NEWST|CS\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(3),
	datab => \NEWST|CS\(1),
	datac => \NEWST|CS\(0),
	datad => \NEWST|CS\(2),
	combout => \CONTROLU|Equal0~7_combout\);

-- Location: LCCOMB_X19_Y15_N8
\MUXRegDst|salida[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXRegDst|salida[1]~1_combout\ = (\CONTROLU|Equal0~7_combout\ & ((\rst~combout\ & ((\INSTREG|r2_out\(1)))) # (!\rst~combout\ & (\INSTREG|imm_out\(12))))) # (!\CONTROLU|Equal0~7_combout\ & (((\INSTREG|r2_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|imm_out\(12),
	datab => \INSTREG|r2_out\(1),
	datac => \CONTROLU|Equal0~7_combout\,
	datad => \rst~combout\,
	combout => \MUXRegDst|salida[1]~1_combout\);

-- Location: LCFF_X21_Y16_N21
\MDR|dt_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(11));

-- Location: LCCOMB_X21_Y16_N20
\MUXMemReg|salida[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[11]~11_combout\ = (\CONTROLU|Equal0~8_combout\ & ((\rst~combout\ & (\regALU|dt_out\(11))) # (!\rst~combout\ & ((\MDR|dt_out\(11)))))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(11),
	datab => \CONTROLU|Equal0~8_combout\,
	datac => \MDR|dt_out\(11),
	datad => \rst~combout\,
	combout => \MUXMemReg|salida[11]~11_combout\);

-- Location: LCCOMB_X19_Y15_N22
\REGFILE|MEM~616\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~616_combout\ = (!\MUXRegDst|salida[2]~2_combout\ & (\MUXRegDst|salida[1]~1_combout\ & !\MUXRegDst|salida[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXRegDst|salida[2]~2_combout\,
	datac => \MUXRegDst|salida[1]~1_combout\,
	datad => \MUXRegDst|salida[0]~0_combout\,
	combout => \REGFILE|MEM~616_combout\);

-- Location: LCFF_X19_Y15_N1
\REGFILE|MEM~111\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[11]~11_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~111_regout\);

-- Location: LCCOMB_X25_Y14_N8
\REGFILE|MEM~143feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~143feeder_combout\ = \MUXMemReg|salida[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[11]~11_combout\,
	combout => \REGFILE|MEM~143feeder_combout\);

-- Location: LCCOMB_X18_Y16_N10
\REGFILE|MEM~619\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~619_combout\ = (\MUXRegDst|salida[0]~0_combout\ & (\MUXRegDst|salida[1]~1_combout\ & !\MUXRegDst|salida[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegDst|salida[0]~0_combout\,
	datac => \MUXRegDst|salida[1]~1_combout\,
	datad => \MUXRegDst|salida[2]~2_combout\,
	combout => \REGFILE|MEM~619_combout\);

-- Location: LCFF_X25_Y14_N9
\REGFILE|MEM~143\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~143feeder_combout\,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~143_regout\);

-- Location: LCCOMB_X18_Y16_N4
\REGFILE|MEM~510\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~510_combout\ = (\REGFILE|MEM~509_combout\ & (((\REGFILE|MEM~143_regout\)) # (!\INSTREG|r2_out\(1)))) # (!\REGFILE|MEM~509_combout\ & (\INSTREG|r2_out\(1) & (\REGFILE|MEM~111_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~509_combout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~111_regout\,
	datad => \REGFILE|MEM~143_regout\,
	combout => \REGFILE|MEM~510_combout\);

-- Location: LCFF_X20_Y18_N15
\MDR|dt_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(16));

-- Location: LCCOMB_X20_Y18_N14
\MUXMemReg|salida[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[16]~16_combout\ = (\rst~combout\ & (\regALU|dt_out\(16))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & ((\MDR|dt_out\(16)))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(16),
	datab => \rst~combout\,
	datac => \MDR|dt_out\(16),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[16]~16_combout\);

-- Location: LCFF_X19_Y16_N27
\REGFILE|MEM~148\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[16]~16_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~148_regout\);

-- Location: LCFF_X19_Y18_N25
\REGFILE|MEM~116\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[16]~16_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~116_regout\);

-- Location: LCCOMB_X19_Y16_N26
\REGFILE|MEM~460\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~460_combout\ = (\REGFILE|MEM~459_combout\ & (((\REGFILE|MEM~148_regout\)) # (!\INSTREG|r2_out\(1)))) # (!\REGFILE|MEM~459_combout\ & (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~116_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~459_combout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~148_regout\,
	datad => \REGFILE|MEM~116_regout\,
	combout => \REGFILE|MEM~460_combout\);

-- Location: LCCOMB_X19_Y19_N0
\REGFILE|MEM~276feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~276feeder_combout\ = \MUXMemReg|salida[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[16]~16_combout\,
	combout => \REGFILE|MEM~276feeder_combout\);

-- Location: LCCOMB_X19_Y15_N12
\REGFILE|MEM~615\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~615_combout\ = (\MUXRegDst|salida[2]~2_combout\ & (\MUXRegDst|salida[1]~1_combout\ & \MUXRegDst|salida[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegDst|salida[2]~2_combout\,
	datab => \MUXRegDst|salida[1]~1_combout\,
	datad => \MUXRegDst|salida[0]~0_combout\,
	combout => \REGFILE|MEM~615_combout\);

-- Location: LCFF_X19_Y19_N1
\REGFILE|MEM~276\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~276feeder_combout\,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~276_regout\);

-- Location: LCCOMB_X19_Y19_N24
\REGFILE|MEM~244feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~244feeder_combout\ = \MUXMemReg|salida[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[16]~16_combout\,
	combout => \REGFILE|MEM~244feeder_combout\);

-- Location: LCCOMB_X19_Y15_N0
\REGFILE|MEM~613\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~613_combout\ = (\MUXRegDst|salida[2]~2_combout\ & (\MUXRegDst|salida[1]~1_combout\ & !\MUXRegDst|salida[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegDst|salida[2]~2_combout\,
	datab => \MUXRegDst|salida[1]~1_combout\,
	datad => \MUXRegDst|salida[0]~0_combout\,
	combout => \REGFILE|MEM~613_combout\);

-- Location: LCFF_X19_Y19_N25
\REGFILE|MEM~244\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~244feeder_combout\,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~244_regout\);

-- Location: LCCOMB_X18_Y19_N28
\REGFILE|MEM~457\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~457_combout\ = (\INSTREG|r2_out\(0) & (((\INSTREG|r2_out\(1))))) # (!\INSTREG|r2_out\(0) & ((\INSTREG|r2_out\(1) & ((\REGFILE|MEM~244_regout\))) # (!\INSTREG|r2_out\(1) & (\REGFILE|MEM~180_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~180_regout\,
	datab => \INSTREG|r2_out\(0),
	datac => \INSTREG|r2_out\(1),
	datad => \REGFILE|MEM~244_regout\,
	combout => \REGFILE|MEM~457_combout\);

-- Location: LCCOMB_X18_Y19_N6
\REGFILE|MEM~458\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~458_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~457_combout\ & ((\REGFILE|MEM~276_regout\))) # (!\REGFILE|MEM~457_combout\ & (\REGFILE|MEM~212_regout\)))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~457_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~212_regout\,
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~276_regout\,
	datad => \REGFILE|MEM~457_combout\,
	combout => \REGFILE|MEM~458_combout\);

-- Location: LCCOMB_X18_Y16_N20
\REGFILE|MEM~461\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~461_combout\ = (\INSTREG|r2_out\(2) & ((\REGFILE|MEM~458_combout\))) # (!\INSTREG|r2_out\(2) & (\REGFILE|MEM~460_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~460_combout\,
	datad => \REGFILE|MEM~458_combout\,
	combout => \REGFILE|MEM~461_combout\);

-- Location: LCFF_X18_Y16_N21
\regB|dt_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(16));

-- Location: LCCOMB_X23_Y20_N14
\MEM|MEM~459\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~459_combout\ = (\MUXPC|salida[0]~0_combout\ & (\MUXPC|salida[1]~1_combout\ & !\MUXPC|salida[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~459_combout\);

-- Location: LCFF_X24_Y19_N23
\MEM|MEM~148\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(16),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~148_regout\);

-- Location: LCCOMB_X23_Y18_N24
\MEM|MEM~456\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~456_combout\ = (\MUXPC|salida[1]~1_combout\ & (!\MUXPC|salida[0]~0_combout\ & !\MUXPC|salida[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~456_combout\);

-- Location: LCFF_X24_Y19_N25
\MEM|MEM~116\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(16),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~116_regout\);

-- Location: LCCOMB_X23_Y17_N14
\MEM|MEM~458\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~458_combout\ = (!\MUXPC|salida[0]~0_combout\ & (!\MUXPC|salida[2]~2_combout\ & !\MUXPC|salida[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MUXPC|salida[2]~2_combout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~458_combout\);

-- Location: LCFF_X23_Y19_N7
\MEM|MEM~52\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(16),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~52_regout\);

-- Location: LCCOMB_X22_Y21_N10
\MEM|MEM~462\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~462_combout\ = !\regB|dt_out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(16),
	combout => \MEM|MEM~462_combout\);

-- Location: LCCOMB_X22_Y21_N0
\MEM|MEM~457\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~457_combout\ = (!\MUXPC|salida[1]~1_combout\ & (\MUXPC|salida[0]~0_combout\ & !\MUXPC|salida[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~457_combout\);

-- Location: LCFF_X22_Y21_N11
\MEM|MEM~84\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~462_combout\,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~84_regout\);

-- Location: LCCOMB_X23_Y19_N6
\MEM|MEM~374\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~374_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\) # ((!\MEM|MEM~84_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (!\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~52_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~52_regout\,
	datad => \MEM|MEM~84_regout\,
	combout => \MEM|MEM~374_combout\);

-- Location: LCCOMB_X24_Y19_N24
\MEM|MEM~375\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~375_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~374_combout\ & (\MEM|MEM~148_regout\)) # (!\MEM|MEM~374_combout\ & ((\MEM|MEM~116_regout\))))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~148_regout\,
	datac => \MEM|MEM~116_regout\,
	datad => \MEM|MEM~374_combout\,
	combout => \MEM|MEM~375_combout\);

-- Location: LCCOMB_X22_Y18_N24
\MEM|MEM~276feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~276feeder_combout\ = \regB|dt_out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(16),
	combout => \MEM|MEM~276feeder_combout\);

-- Location: LCCOMB_X23_Y17_N30
\MEM|MEM~455\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~455_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MUXPC|salida[1]~1_combout\ & \MUXPC|salida[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[2]~2_combout\,
	datac => \MUXPC|salida[1]~1_combout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~455_combout\);

-- Location: LCFF_X22_Y18_N25
\MEM|MEM~276\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~276feeder_combout\,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~276_regout\);

-- Location: LCCOMB_X22_Y19_N8
\MEM|MEM~454\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~454_combout\ = (!\MUXPC|salida[1]~1_combout\ & (!\MUXPC|salida[0]~0_combout\ & \MUXPC|salida[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~454_combout\);

-- Location: LCFF_X26_Y18_N13
\MEM|MEM~180\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(16),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~180_regout\);

-- Location: LCCOMB_X26_Y18_N12
\MEM|MEM~372\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~372_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~244_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~180_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~244_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~180_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~372_combout\);

-- Location: LCCOMB_X25_Y18_N16
\MEM|MEM~373\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~373_combout\ = (\MEM|MEM~372_combout\ & (((\MEM|MEM~276_regout\) # (!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~372_combout\ & (\MEM|MEM~212_regout\ & ((\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~212_regout\,
	datab => \MEM|MEM~276_regout\,
	datac => \MEM|MEM~372_combout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~373_combout\);

-- Location: LCCOMB_X25_Y18_N8
\MEM|MEM~376\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~376_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~373_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~375_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[2]~2_combout\,
	datab => \MEM|MEM~375_combout\,
	datad => \MEM|MEM~373_combout\,
	combout => \MEM|MEM~376_combout\);

-- Location: LCFF_X25_Y18_N9
\MEM|dataOut[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(16));

-- Location: LCCOMB_X19_Y17_N26
\INSTREG|r2_out[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|r2_out\(0) = (GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & ((\MEM|dataOut\(16)))) # (!GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & (\INSTREG|r2_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r2_out\(0),
	datac => \MEM|dataOut\(16),
	datad => \CONTROLU|ALUsrcB[0]~0clkctrl_outclk\,
	combout => \INSTREG|r2_out\(0));

-- Location: LCFF_X19_Y14_N27
\REGFILE|MEM~271\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[11]~11_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~271_regout\);

-- Location: LCCOMB_X19_Y15_N18
\REGFILE|MEM~614\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~614_combout\ = (!\MUXRegDst|salida[1]~1_combout\ & (\MUXRegDst|salida[2]~2_combout\ & !\MUXRegDst|salida[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegDst|salida[1]~1_combout\,
	datab => \MUXRegDst|salida[2]~2_combout\,
	datad => \MUXRegDst|salida[0]~0_combout\,
	combout => \REGFILE|MEM~614_combout\);

-- Location: LCFF_X18_Y14_N3
\REGFILE|MEM~175\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[11]~11_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~175_regout\);

-- Location: LCFF_X18_Y14_N13
\REGFILE|MEM~239\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[11]~11_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~239_regout\);

-- Location: LCCOMB_X18_Y14_N2
\REGFILE|MEM~507\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~507_combout\ = (\INSTREG|r2_out\(0) & (\INSTREG|r2_out\(1))) # (!\INSTREG|r2_out\(0) & ((\INSTREG|r2_out\(1) & ((\REGFILE|MEM~239_regout\))) # (!\INSTREG|r2_out\(1) & (\REGFILE|MEM~175_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~175_regout\,
	datad => \REGFILE|MEM~239_regout\,
	combout => \REGFILE|MEM~507_combout\);

-- Location: LCCOMB_X19_Y14_N26
\REGFILE|MEM~508\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~508_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~507_combout\ & ((\REGFILE|MEM~271_regout\))) # (!\REGFILE|MEM~507_combout\ & (\REGFILE|MEM~207_regout\)))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~207_regout\,
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~271_regout\,
	datad => \REGFILE|MEM~507_combout\,
	combout => \REGFILE|MEM~508_combout\);

-- Location: LCCOMB_X18_Y16_N12
\REGFILE|MEM~511\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~511_combout\ = (\INSTREG|r2_out\(2) & ((\REGFILE|MEM~508_combout\))) # (!\INSTREG|r2_out\(2) & (\REGFILE|MEM~510_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~510_combout\,
	datad => \REGFILE|MEM~508_combout\,
	combout => \REGFILE|MEM~511_combout\);

-- Location: LCFF_X18_Y16_N13
\regB|dt_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(11));

-- Location: LCFF_X23_Y18_N9
\MEM|MEM~111\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(11),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~111_regout\);

-- Location: LCFF_X24_Y19_N27
\MEM|MEM~143\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(11),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~143_regout\);

-- Location: LCFF_X23_Y19_N27
\MEM|MEM~79\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(11),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~79_regout\);

-- Location: LCCOMB_X23_Y19_N26
\MEM|MEM~349\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~349_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~79_regout\))) # (!\MUXPC|salida[0]~0_combout\ & (!\MEM|MEM~47_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~47_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~79_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~349_combout\);

-- Location: LCCOMB_X24_Y19_N26
\MEM|MEM~350\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~350_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~349_combout\ & ((\MEM|MEM~143_regout\))) # (!\MEM|MEM~349_combout\ & (\MEM|MEM~111_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~111_regout\,
	datac => \MEM|MEM~143_regout\,
	datad => \MEM|MEM~349_combout\,
	combout => \MEM|MEM~350_combout\);

-- Location: LCCOMB_X23_Y17_N22
\MEM|MEM~351\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~351_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~348_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~350_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~348_combout\,
	datab => \MEM|MEM~350_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~351_combout\);

-- Location: LCFF_X23_Y17_N23
\MEM|dataOut[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(11));

-- Location: LCCOMB_X18_Y16_N28
\INSTREG|imm_out[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|imm_out\(11) = (\CONTROLU|ALUsrcB[0]~0_combout\ & ((\MEM|dataOut\(11)))) # (!\CONTROLU|ALUsrcB[0]~0_combout\ & (\INSTREG|imm_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|imm_out\(11),
	datac => \MEM|dataOut\(11),
	datad => \CONTROLU|ALUsrcB[0]~0_combout\,
	combout => \INSTREG|imm_out\(11));

-- Location: LCCOMB_X18_Y17_N20
\MUXRegDst|salida[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXRegDst|salida[0]~0_combout\ = (\rst~combout\ & (((\INSTREG|r2_out\(0))))) # (!\rst~combout\ & ((\CONTROLU|Equal0~7_combout\ & (\INSTREG|imm_out\(11))) # (!\CONTROLU|Equal0~7_combout\ & ((\INSTREG|r2_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \INSTREG|imm_out\(11),
	datac => \INSTREG|r2_out\(0),
	datad => \CONTROLU|Equal0~7_combout\,
	combout => \MUXRegDst|salida[0]~0_combout\);

-- Location: LCCOMB_X19_Y15_N4
\REGFILE|MEM~612\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~612_combout\ = (\MUXRegDst|salida[2]~2_combout\ & (!\MUXRegDst|salida[1]~1_combout\ & \MUXRegDst|salida[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegDst|salida[2]~2_combout\,
	datab => \MUXRegDst|salida[1]~1_combout\,
	datad => \MUXRegDst|salida[0]~0_combout\,
	combout => \REGFILE|MEM~612_combout\);

-- Location: LCFF_X18_Y17_N23
\REGFILE|MEM~219\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[23]~23_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~219_regout\);

-- Location: LCCOMB_X19_Y17_N0
\REGFILE|MEM~283feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~283feeder_combout\ = \MUXMemReg|salida[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXMemReg|salida[23]~23_combout\,
	combout => \REGFILE|MEM~283feeder_combout\);

-- Location: LCFF_X19_Y17_N1
\REGFILE|MEM~283\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~283feeder_combout\,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~283_regout\);

-- Location: LCCOMB_X19_Y17_N14
\REGFILE|MEM~251feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~251feeder_combout\ = \MUXMemReg|salida[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXMemReg|salida[23]~23_combout\,
	combout => \REGFILE|MEM~251feeder_combout\);

-- Location: LCFF_X19_Y17_N15
\REGFILE|MEM~251\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~251feeder_combout\,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~251_regout\);

-- Location: LCFF_X18_Y17_N25
\REGFILE|MEM~187\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[23]~23_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~187_regout\);

-- Location: LCCOMB_X18_Y17_N24
\REGFILE|MEM~387\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~387_combout\ = (\INSTREG|r2_out\(0) & (((\INSTREG|r2_out\(1))))) # (!\INSTREG|r2_out\(0) & ((\INSTREG|r2_out\(1) & (\REGFILE|MEM~251_regout\)) # (!\INSTREG|r2_out\(1) & ((\REGFILE|MEM~187_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~251_regout\,
	datac => \REGFILE|MEM~187_regout\,
	datad => \INSTREG|r2_out\(1),
	combout => \REGFILE|MEM~387_combout\);

-- Location: LCCOMB_X18_Y17_N0
\REGFILE|MEM~388\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~388_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~387_combout\ & ((\REGFILE|MEM~283_regout\))) # (!\REGFILE|MEM~387_combout\ & (\REGFILE|MEM~219_regout\)))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~219_regout\,
	datac => \REGFILE|MEM~283_regout\,
	datad => \REGFILE|MEM~387_combout\,
	combout => \REGFILE|MEM~388_combout\);

-- Location: LCFF_X15_Y16_N29
\REGFILE|MEM~123\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[23]~23_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~123_regout\);

-- Location: LCFF_X16_Y16_N23
\REGFILE|MEM~155\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[23]~23_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~155_regout\);

-- Location: LCFF_X16_Y16_N29
\REGFILE|MEM~59\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[23]~23_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~59_regout\);

-- Location: LCCOMB_X19_Y15_N16
\REGFILE|MEM~617\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~617_combout\ = (!\MUXRegDst|salida[2]~2_combout\ & (!\MUXRegDst|salida[1]~1_combout\ & \MUXRegDst|salida[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegDst|salida[2]~2_combout\,
	datab => \MUXRegDst|salida[1]~1_combout\,
	datad => \MUXRegDst|salida[0]~0_combout\,
	combout => \REGFILE|MEM~617_combout\);

-- Location: LCFF_X15_Y16_N3
\REGFILE|MEM~91\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[23]~23_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~91_regout\);

-- Location: LCCOMB_X16_Y16_N28
\REGFILE|MEM~389\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~389_combout\ = (\INSTREG|r2_out\(0) & ((\INSTREG|r2_out\(1)) # ((\REGFILE|MEM~91_regout\)))) # (!\INSTREG|r2_out\(0) & (!\INSTREG|r2_out\(1) & (\REGFILE|MEM~59_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~59_regout\,
	datad => \REGFILE|MEM~91_regout\,
	combout => \REGFILE|MEM~389_combout\);

-- Location: LCCOMB_X16_Y16_N22
\REGFILE|MEM~390\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~390_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~389_combout\ & ((\REGFILE|MEM~155_regout\))) # (!\REGFILE|MEM~389_combout\ & (\REGFILE|MEM~123_regout\)))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \REGFILE|MEM~123_regout\,
	datac => \REGFILE|MEM~155_regout\,
	datad => \REGFILE|MEM~389_combout\,
	combout => \REGFILE|MEM~390_combout\);

-- Location: LCCOMB_X16_Y17_N24
\REGFILE|MEM~391\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~391_combout\ = (\INSTREG|r2_out\(2) & (\REGFILE|MEM~388_combout\)) # (!\INSTREG|r2_out\(2) & ((\REGFILE|MEM~390_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~388_combout\,
	datad => \REGFILE|MEM~390_combout\,
	combout => \REGFILE|MEM~391_combout\);

-- Location: LCFF_X16_Y17_N25
\regB|dt_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(23));

-- Location: LCFF_X25_Y19_N19
\MEM|MEM~283\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(23),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~283_regout\);

-- Location: LCFF_X26_Y17_N25
\MEM|MEM~187\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(23),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~187_regout\);

-- Location: LCCOMB_X26_Y17_N24
\MEM|MEM~407\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~407_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~251_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~187_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~251_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~187_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~407_combout\);

-- Location: LCCOMB_X25_Y19_N18
\MEM|MEM~408\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~408_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~407_combout\ & ((\MEM|MEM~283_regout\))) # (!\MEM|MEM~407_combout\ & (\MEM|MEM~219_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~219_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~283_regout\,
	datad => \MEM|MEM~407_combout\,
	combout => \MEM|MEM~408_combout\);

-- Location: LCFF_X24_Y21_N23
\MEM|MEM~123\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(23),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~123_regout\);

-- Location: LCFF_X24_Y21_N1
\MEM|MEM~155\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(23),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~155_regout\);

-- Location: LCFF_X23_Y21_N3
\MEM|MEM~91\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(23),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~91_regout\);

-- Location: LCFF_X23_Y21_N25
\MEM|MEM~59\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(23),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~59_regout\);

-- Location: LCCOMB_X23_Y21_N24
\MEM|MEM~409\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~409_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~91_regout\) # ((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~59_regout\ & !\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~91_regout\,
	datac => \MEM|MEM~59_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~409_combout\);

-- Location: LCCOMB_X24_Y21_N0
\MEM|MEM~410\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~410_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~409_combout\ & ((\MEM|MEM~155_regout\))) # (!\MEM|MEM~409_combout\ & (\MEM|MEM~123_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~123_regout\,
	datac => \MEM|MEM~155_regout\,
	datad => \MEM|MEM~409_combout\,
	combout => \MEM|MEM~410_combout\);

-- Location: LCCOMB_X25_Y19_N26
\MEM|MEM~411\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~411_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~408_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~410_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|MEM~408_combout\,
	datac => \MUXPC|salida[2]~2_combout\,
	datad => \MEM|MEM~410_combout\,
	combout => \MEM|MEM~411_combout\);

-- Location: LCFF_X25_Y19_N27
\MEM|dataOut[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(23));

-- Location: LCCOMB_X19_Y14_N24
\INSTREG|r1_out[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|r1_out\(2) = (GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & ((\MEM|dataOut\(23)))) # (!GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & (\INSTREG|r1_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(2),
	datab => \MEM|dataOut\(23),
	datad => \CONTROLU|ALUsrcB[0]~0clkctrl_outclk\,
	combout => \INSTREG|r1_out\(2));

-- Location: LCFF_X18_Y15_N5
\REGFILE|MEM~69\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[1]~1_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~69_regout\);

-- Location: LCFF_X18_Y15_N31
\REGFILE|MEM~37\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[1]~1_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~37_regout\);

-- Location: LCCOMB_X18_Y15_N30
\REGFILE|MEM~609\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~609_combout\ = (\INSTREG|r2_out\(1) & (((\INSTREG|r2_out\(0))))) # (!\INSTREG|r2_out\(1) & ((\INSTREG|r2_out\(0) & (\REGFILE|MEM~69_regout\)) # (!\INSTREG|r2_out\(0) & ((\REGFILE|MEM~37_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \REGFILE|MEM~69_regout\,
	datac => \REGFILE|MEM~37_regout\,
	datad => \INSTREG|r2_out\(0),
	combout => \REGFILE|MEM~609_combout\);

-- Location: LCCOMB_X18_Y18_N4
\REGFILE|MEM~610\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~610_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~609_combout\ & (!\REGFILE|MEM~133_regout\)) # (!\REGFILE|MEM~609_combout\ & ((\REGFILE|MEM~101_regout\))))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~133_regout\,
	datab => \REGFILE|MEM~101_regout\,
	datac => \INSTREG|r2_out\(1),
	datad => \REGFILE|MEM~609_combout\,
	combout => \REGFILE|MEM~610_combout\);

-- Location: LCFF_X19_Y14_N23
\REGFILE|MEM~261\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[1]~1_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~261_regout\);

-- Location: LCFF_X20_Y14_N29
\REGFILE|MEM~229\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[1]~1_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~229_regout\);

-- Location: LCFF_X20_Y14_N31
\REGFILE|MEM~165\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[1]~1_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~165_regout\);

-- Location: LCCOMB_X20_Y14_N28
\REGFILE|MEM~607\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~607_combout\ = (\INSTREG|r2_out\(1) & ((\INSTREG|r2_out\(0)) # ((\REGFILE|MEM~229_regout\)))) # (!\INSTREG|r2_out\(1) & (!\INSTREG|r2_out\(0) & ((\REGFILE|MEM~165_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~229_regout\,
	datad => \REGFILE|MEM~165_regout\,
	combout => \REGFILE|MEM~607_combout\);

-- Location: LCCOMB_X19_Y14_N22
\REGFILE|MEM~608\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~608_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~607_combout\ & ((\REGFILE|MEM~261_regout\))) # (!\REGFILE|MEM~607_combout\ & (\REGFILE|MEM~197_regout\)))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~607_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~197_regout\,
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~261_regout\,
	datad => \REGFILE|MEM~607_combout\,
	combout => \REGFILE|MEM~608_combout\);

-- Location: LCCOMB_X18_Y18_N6
\REGFILE|MEM~611\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~611_combout\ = (\INSTREG|r2_out\(2) & ((\REGFILE|MEM~608_combout\))) # (!\INSTREG|r2_out\(2) & (\REGFILE|MEM~610_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~610_combout\,
	datad => \REGFILE|MEM~608_combout\,
	combout => \REGFILE|MEM~611_combout\);

-- Location: LCFF_X18_Y18_N7
\regB|dt_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~611_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(1));

-- Location: LCFF_X22_Y20_N3
\MEM|MEM~261\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(1),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~261_regout\);

-- Location: LCFF_X21_Y20_N15
\MEM|MEM~165\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(1),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~165_regout\);

-- Location: LCCOMB_X21_Y20_N14
\MEM|MEM~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~297_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~229_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~165_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~229_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~165_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~297_combout\);

-- Location: LCCOMB_X22_Y20_N2
\MEM|MEM~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~298_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~297_combout\ & ((\MEM|MEM~261_regout\))) # (!\MEM|MEM~297_combout\ & (\MEM|MEM~197_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~197_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~261_regout\,
	datad => \MEM|MEM~297_combout\,
	combout => \MEM|MEM~298_combout\);

-- Location: LCCOMB_X25_Y16_N16
\MEM|MEM~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~301_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~298_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~300_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~300_combout\,
	datac => \MEM|MEM~298_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~301_combout\);

-- Location: LCFF_X25_Y16_N17
\MEM|dataOut[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(1));

-- Location: LCFF_X25_Y16_N31
\MDR|dt_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(1));

-- Location: LCCOMB_X25_Y16_N30
\MUXMemReg|salida[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[1]~1_combout\ = (\rst~combout\ & (\regALU|dt_out\(1))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & ((\MDR|dt_out\(1)))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \regALU|dt_out\(1),
	datac => \MDR|dt_out\(1),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[1]~1_combout\);

-- Location: LCFF_X18_Y18_N23
\REGFILE|MEM~101\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[1]~1_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~101_regout\);

-- Location: LCCOMB_X19_Y17_N16
\INSTREG|r1_out[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|r1_out\(1) = (GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & (\MEM|dataOut\(22))) # (!GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & ((\INSTREG|r1_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|dataOut\(22),
	datac => \INSTREG|r1_out\(1),
	datad => \CONTROLU|ALUsrcB[0]~0clkctrl_outclk\,
	combout => \INSTREG|r1_out\(1));

-- Location: LCCOMB_X26_Y18_N18
\MDR|dt_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MDR|dt_out[21]~feeder_combout\ = \MEM|dataOut\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|dataOut\(21),
	combout => \MDR|dt_out[21]~feeder_combout\);

-- Location: LCFF_X26_Y18_N19
\MDR|dt_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MDR|dt_out[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(21));

-- Location: LCCOMB_X15_Y16_N14
\MUXMemReg|salida[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[21]~21_combout\ = (\rst~combout\ & (\regALU|dt_out\(21))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & ((\MDR|dt_out\(21)))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(21),
	datab => \MDR|dt_out\(21),
	datac => \rst~combout\,
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[21]~21_combout\);

-- Location: LCFF_X16_Y16_N21
\REGFILE|MEM~153\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[21]~21_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~153_regout\);

-- Location: LCFF_X15_Y16_N7
\REGFILE|MEM~89\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[21]~21_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~89_regout\);

-- Location: LCFF_X16_Y16_N7
\REGFILE|MEM~57\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[21]~21_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~57_regout\);

-- Location: LCCOMB_X16_Y16_N6
\REGFILE|MEM~409\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~409_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~89_regout\) # ((\INSTREG|r2_out\(1))))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~57_regout\ & !\INSTREG|r2_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~89_regout\,
	datac => \REGFILE|MEM~57_regout\,
	datad => \INSTREG|r2_out\(1),
	combout => \REGFILE|MEM~409_combout\);

-- Location: LCCOMB_X16_Y16_N20
\REGFILE|MEM~410\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~410_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~409_combout\ & ((\REGFILE|MEM~153_regout\))) # (!\REGFILE|MEM~409_combout\ & (\REGFILE|MEM~121_regout\)))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~121_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~153_regout\,
	datad => \REGFILE|MEM~409_combout\,
	combout => \REGFILE|MEM~410_combout\);

-- Location: LCFF_X19_Y17_N29
\REGFILE|MEM~281\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[21]~21_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~281_regout\);

-- Location: LCFF_X18_Y17_N9
\REGFILE|MEM~185\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[21]~21_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~185_regout\);

-- Location: LCFF_X19_Y17_N3
\REGFILE|MEM~249\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[21]~21_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~249_regout\);

-- Location: LCCOMB_X18_Y17_N14
\REGFILE|MEM~407\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~407_combout\ = (\INSTREG|r2_out\(1) & ((\INSTREG|r2_out\(0)) # ((\REGFILE|MEM~249_regout\)))) # (!\INSTREG|r2_out\(1) & (!\INSTREG|r2_out\(0) & (\REGFILE|MEM~185_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~185_regout\,
	datad => \REGFILE|MEM~249_regout\,
	combout => \REGFILE|MEM~407_combout\);

-- Location: LCCOMB_X19_Y17_N28
\REGFILE|MEM~408\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~408_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~407_combout\ & ((\REGFILE|MEM~281_regout\))) # (!\REGFILE|MEM~407_combout\ & (\REGFILE|MEM~217_regout\)))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~217_regout\,
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~281_regout\,
	datad => \REGFILE|MEM~407_combout\,
	combout => \REGFILE|MEM~408_combout\);

-- Location: LCCOMB_X16_Y17_N14
\REGFILE|MEM~411\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~411_combout\ = (\INSTREG|r2_out\(2) & ((\REGFILE|MEM~408_combout\))) # (!\INSTREG|r2_out\(2) & (\REGFILE|MEM~410_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~410_combout\,
	datad => \REGFILE|MEM~408_combout\,
	combout => \REGFILE|MEM~411_combout\);

-- Location: LCFF_X16_Y17_N15
\regB|dt_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(21));

-- Location: LCFF_X24_Y21_N5
\MEM|MEM~153\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(21),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~153_regout\);

-- Location: LCFF_X23_Y21_N17
\MEM|MEM~57\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(21),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~57_regout\);

-- Location: LCCOMB_X22_Y21_N30
\MEM|MEM~466\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~466_combout\ = !\regB|dt_out\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(21),
	combout => \MEM|MEM~466_combout\);

-- Location: LCFF_X22_Y21_N31
\MEM|MEM~89\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~466_combout\,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~89_regout\);

-- Location: LCCOMB_X23_Y21_N16
\MEM|MEM~399\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~399_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\) # ((!\MEM|MEM~89_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (!\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~57_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~57_regout\,
	datad => \MEM|MEM~89_regout\,
	combout => \MEM|MEM~399_combout\);

-- Location: LCCOMB_X24_Y21_N4
\MEM|MEM~400\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~400_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~399_combout\ & ((\MEM|MEM~153_regout\))) # (!\MEM|MEM~399_combout\ & (!\MEM|MEM~121_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~121_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~153_regout\,
	datad => \MEM|MEM~399_combout\,
	combout => \MEM|MEM~400_combout\);

-- Location: LCFF_X21_Y18_N27
\MEM|MEM~185\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(21),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~185_regout\);

-- Location: LCCOMB_X21_Y18_N26
\MEM|MEM~397\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~397_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~249_regout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~185_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~249_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~185_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~397_combout\);

-- Location: LCCOMB_X23_Y17_N0
\MEM|MEM~452\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~452_combout\ = (\MUXPC|salida[2]~2_combout\ & (!\MUXPC|salida[1]~1_combout\ & \MUXPC|salida[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[2]~2_combout\,
	datac => \MUXPC|salida[1]~1_combout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~452_combout\);

-- Location: LCFF_X25_Y18_N13
\MEM|MEM~217\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(21),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~217_regout\);

-- Location: LCCOMB_X25_Y18_N12
\MEM|MEM~398\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~398_combout\ = (\MEM|MEM~397_combout\ & ((\MEM|MEM~281_regout\) # ((!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~397_combout\ & (((\MEM|MEM~217_regout\ & \MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~281_regout\,
	datab => \MEM|MEM~397_combout\,
	datac => \MEM|MEM~217_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~398_combout\);

-- Location: LCCOMB_X25_Y18_N22
\MEM|MEM~401\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~401_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~398_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~400_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|MEM~400_combout\,
	datac => \MEM|MEM~398_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~401_combout\);

-- Location: LCFF_X25_Y18_N23
\MEM|dataOut[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(21));

-- Location: LCCOMB_X19_Y17_N6
\INSTREG|r1_out[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|r1_out\(0) = (GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & (\MEM|dataOut\(21))) # (!GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & ((\INSTREG|r1_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|dataOut\(21),
	datac => \INSTREG|r1_out\(0),
	datad => \CONTROLU|ALUsrcB[0]~0clkctrl_outclk\,
	combout => \INSTREG|r1_out\(0));

-- Location: LCCOMB_X18_Y15_N4
\REGFILE|MEM~604\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~604_combout\ = (\INSTREG|r1_out\(1) & (\INSTREG|r1_out\(0))) # (!\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0) & (\REGFILE|MEM~69_regout\)) # (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~37_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~69_regout\,
	datad => \REGFILE|MEM~37_regout\,
	combout => \REGFILE|MEM~604_combout\);

-- Location: LCCOMB_X18_Y18_N24
\REGFILE|MEM~605\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~605_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~604_combout\ & (!\REGFILE|MEM~133_regout\)) # (!\REGFILE|MEM~604_combout\ & ((\REGFILE|MEM~101_regout\))))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~604_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~133_regout\,
	datab => \REGFILE|MEM~101_regout\,
	datac => \INSTREG|r1_out\(1),
	datad => \REGFILE|MEM~604_combout\,
	combout => \REGFILE|MEM~605_combout\);

-- Location: LCFF_X19_Y14_N21
\REGFILE|MEM~197\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[1]~1_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~197_regout\);

-- Location: LCCOMB_X20_Y14_N30
\REGFILE|MEM~602\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~602_combout\ = (\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0)) # ((\REGFILE|MEM~229_regout\)))) # (!\INSTREG|r1_out\(1) & (!\INSTREG|r1_out\(0) & (\REGFILE|MEM~165_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~165_regout\,
	datad => \REGFILE|MEM~229_regout\,
	combout => \REGFILE|MEM~602_combout\);

-- Location: LCCOMB_X19_Y14_N20
\REGFILE|MEM~603\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~603_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~602_combout\ & (\REGFILE|MEM~261_regout\)) # (!\REGFILE|MEM~602_combout\ & ((\REGFILE|MEM~197_regout\))))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~602_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \REGFILE|MEM~261_regout\,
	datac => \REGFILE|MEM~197_regout\,
	datad => \REGFILE|MEM~602_combout\,
	combout => \REGFILE|MEM~603_combout\);

-- Location: LCCOMB_X18_Y18_N16
\REGFILE|MEM~606\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~606_combout\ = (\INSTREG|r1_out\(2) & ((\REGFILE|MEM~603_combout\))) # (!\INSTREG|r1_out\(2) & (\REGFILE|MEM~605_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~605_combout\,
	datad => \REGFILE|MEM~603_combout\,
	combout => \REGFILE|MEM~606_combout\);

-- Location: LCFF_X18_Y18_N17
\regA|dt_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~606_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(1));

-- Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(1),
	combout => \MemDir~combout\(1));

-- Location: LCCOMB_X22_Y17_N6
\PROGCOUNT|addr_out[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(1) = (GLOBAL(\PCwrite~clkctrl_outclk\) & ((\MemDir~combout\(1)))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & (\PROGCOUNT|addr_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(1),
	datac => \MemDir~combout\(1),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(1));

-- Location: LCCOMB_X21_Y13_N24
\MUXA|salida[1]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[1]~31_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & ((\PROGCOUNT|addr_out\(1)))) # (!\rst~combout\ & (\regA|dt_out\(1))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (((\PROGCOUNT|addr_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcA~0_combout\,
	datab => \regA|dt_out\(1),
	datac => \rst~combout\,
	datad => \PROGCOUNT|addr_out\(1),
	combout => \MUXA|salida[1]~31_combout\);

-- Location: LCCOMB_X18_Y15_N8
\REGFILE|MEM~621\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~621_combout\ = !\MUXMemReg|salida[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUXMemReg|salida[0]~0_combout\,
	combout => \REGFILE|MEM~621_combout\);

-- Location: LCFF_X18_Y15_N9
\REGFILE|MEM~68\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~621_combout\,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~68_regout\);

-- Location: LCCOMB_X18_Y15_N2
\REGFILE|MEM~622\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~622_combout\ = !\MUXMemReg|salida[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUXMemReg|salida[0]~0_combout\,
	combout => \REGFILE|MEM~622_combout\);

-- Location: LCFF_X18_Y15_N3
\REGFILE|MEM~36\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~622_combout\,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~36_regout\);

-- Location: LCCOMB_X22_Y15_N8
\REGFILE|MEM~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~294_combout\ = (\INSTREG|r2_out\(0) & (((\INSTREG|r2_out\(1))) # (!\REGFILE|MEM~68_regout\))) # (!\INSTREG|r2_out\(0) & (((!\INSTREG|r2_out\(1) & !\REGFILE|MEM~36_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~68_regout\,
	datac => \INSTREG|r2_out\(1),
	datad => \REGFILE|MEM~36_regout\,
	combout => \REGFILE|MEM~294_combout\);

-- Location: LCCOMB_X18_Y13_N0
\REGFILE|MEM~620\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~620_combout\ = !\MUXMemReg|salida[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXMemReg|salida[0]~0_combout\,
	combout => \REGFILE|MEM~620_combout\);

-- Location: LCFF_X18_Y13_N1
\REGFILE|MEM~100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~620_combout\,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~100_regout\);

-- Location: LCCOMB_X22_Y15_N14
\REGFILE|MEM~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~295_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~294_combout\ & (!\REGFILE|MEM~132_regout\)) # (!\REGFILE|MEM~294_combout\ & ((!\REGFILE|MEM~100_regout\))))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~132_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~294_combout\,
	datad => \REGFILE|MEM~100_regout\,
	combout => \REGFILE|MEM~295_combout\);

-- Location: LCFF_X16_Y14_N23
\REGFILE|MEM~260\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[0]~0_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~260_regout\);

-- Location: LCFF_X15_Y14_N11
\REGFILE|MEM~164\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[0]~0_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~164_regout\);

-- Location: LCCOMB_X15_Y14_N10
\REGFILE|MEM~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~292_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~228_regout\) # ((\INSTREG|r2_out\(0))))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~164_regout\ & !\INSTREG|r2_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~228_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~164_regout\,
	datad => \INSTREG|r2_out\(0),
	combout => \REGFILE|MEM~292_combout\);

-- Location: LCCOMB_X15_Y14_N0
\REGFILE|MEM~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~293_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~292_combout\ & (\REGFILE|MEM~260_regout\)) # (!\REGFILE|MEM~292_combout\ & ((\REGFILE|MEM~196_regout\))))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~260_regout\,
	datac => \REGFILE|MEM~196_regout\,
	datad => \REGFILE|MEM~292_combout\,
	combout => \REGFILE|MEM~293_combout\);

-- Location: LCCOMB_X21_Y15_N30
\REGFILE|MEM~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~296_combout\ = (\INSTREG|r2_out\(2) & ((\REGFILE|MEM~293_combout\))) # (!\INSTREG|r2_out\(2) & (\REGFILE|MEM~295_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~295_combout\,
	datad => \REGFILE|MEM~293_combout\,
	combout => \REGFILE|MEM~296_combout\);

-- Location: LCFF_X21_Y15_N31
\regB|dt_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(0));

-- Location: LCFF_X23_Y19_N15
\MEM|MEM~36\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(0),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~36_regout\);

-- Location: LCFF_X22_Y21_N1
\MEM|MEM~68\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(0),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~68_regout\);

-- Location: LCCOMB_X22_Y19_N30
\MEM|MEM~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~294_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~68_regout\))) # (!\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~36_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~36_regout\,
	datac => \MEM|MEM~68_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~294_combout\);

-- Location: LCFF_X22_Y19_N5
\MEM|MEM~132\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(0),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~132_regout\);

-- Location: LCCOMB_X22_Y19_N6
\MEM|MEM~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~295_combout\ = (\MEM|MEM~294_combout\ & (((\MEM|MEM~132_regout\) # (!\MUXPC|salida[1]~1_combout\)))) # (!\MEM|MEM~294_combout\ & (\MEM|MEM~100_regout\ & ((\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~100_regout\,
	datab => \MEM|MEM~294_combout\,
	datac => \MEM|MEM~132_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~295_combout\);

-- Location: LCCOMB_X23_Y17_N2
\MEM|MEM~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~296_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~293_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~295_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~293_combout\,
	datab => \MEM|MEM~295_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~296_combout\);

-- Location: LCFF_X23_Y17_N3
\MEM|dataOut[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(0));

-- Location: LCFF_X27_Y17_N9
\MDR|dt_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(0));

-- Location: LCCOMB_X16_Y14_N24
\MUXMemReg|salida[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[0]~0_combout\ = (\rst~combout\ & (\regALU|dt_out\(0))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & ((\MDR|dt_out\(0)))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(0),
	datab => \MDR|dt_out\(0),
	datac => \rst~combout\,
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[0]~0_combout\);

-- Location: LCFF_X15_Y14_N1
\REGFILE|MEM~196\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[0]~0_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~196_regout\);

-- Location: LCFF_X16_Y14_N1
\REGFILE|MEM~228\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[0]~0_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~228_regout\);

-- Location: LCCOMB_X16_Y14_N0
\REGFILE|MEM~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~297_combout\ = (\INSTREG|r1_out\(0) & (((\INSTREG|r1_out\(1))))) # (!\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1) & ((\REGFILE|MEM~228_regout\))) # (!\INSTREG|r1_out\(1) & (\REGFILE|MEM~164_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~164_regout\,
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~228_regout\,
	datad => \INSTREG|r1_out\(1),
	combout => \REGFILE|MEM~297_combout\);

-- Location: LCCOMB_X16_Y14_N22
\REGFILE|MEM~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~298_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~297_combout\ & ((\REGFILE|MEM~260_regout\))) # (!\REGFILE|MEM~297_combout\ & (\REGFILE|MEM~196_regout\)))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \REGFILE|MEM~196_regout\,
	datac => \REGFILE|MEM~260_regout\,
	datad => \REGFILE|MEM~297_combout\,
	combout => \REGFILE|MEM~298_combout\);

-- Location: LCCOMB_X22_Y15_N30
\REGFILE|MEM~623\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~623_combout\ = !\MUXMemReg|salida[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[0]~0_combout\,
	combout => \REGFILE|MEM~623_combout\);

-- Location: LCFF_X22_Y15_N31
\REGFILE|MEM~132\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~623_combout\,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~132_regout\);

-- Location: LCCOMB_X18_Y13_N30
\REGFILE|MEM~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~299_combout\ = (\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1)) # ((!\REGFILE|MEM~68_regout\)))) # (!\INSTREG|r1_out\(0) & (!\INSTREG|r1_out\(1) & (!\REGFILE|MEM~36_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~36_regout\,
	datad => \REGFILE|MEM~68_regout\,
	combout => \REGFILE|MEM~299_combout\);

-- Location: LCCOMB_X18_Y13_N18
\REGFILE|MEM~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~300_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~299_combout\ & ((!\REGFILE|MEM~132_regout\))) # (!\REGFILE|MEM~299_combout\ & (!\REGFILE|MEM~100_regout\)))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \REGFILE|MEM~100_regout\,
	datac => \REGFILE|MEM~132_regout\,
	datad => \REGFILE|MEM~299_combout\,
	combout => \REGFILE|MEM~300_combout\);

-- Location: LCCOMB_X21_Y14_N28
\REGFILE|MEM~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~301_combout\ = (\INSTREG|r1_out\(2) & (\REGFILE|MEM~298_combout\)) # (!\INSTREG|r1_out\(2) & ((\REGFILE|MEM~300_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~298_combout\,
	datad => \REGFILE|MEM~300_combout\,
	combout => \REGFILE|MEM~301_combout\);

-- Location: LCFF_X21_Y14_N29
\regA|dt_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(0));

-- Location: LCCOMB_X21_Y13_N0
\CONTROLU|ALUsrcA~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|ALUsrcA~0_combout\ = (!\NEWST|CS\(0) & ((\NEWST|CS\(3) & (!\NEWST|CS\(1) & !\NEWST|CS\(2))) # (!\NEWST|CS\(3) & (\NEWST|CS\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(3),
	datab => \NEWST|CS\(0),
	datac => \NEWST|CS\(1),
	datad => \NEWST|CS\(2),
	combout => \CONTROLU|ALUsrcA~0_combout\);

-- Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(0),
	combout => \MemDir~combout\(0));

-- Location: LCCOMB_X22_Y17_N26
\PROGCOUNT|addr_out[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(0) = (GLOBAL(\PCwrite~clkctrl_outclk\) & ((\MemDir~combout\(0)))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & (\PROGCOUNT|addr_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PROGCOUNT|addr_out\(0),
	datac => \MemDir~combout\(0),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(0));

-- Location: LCCOMB_X21_Y14_N0
\MUXA|salida[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[0]~0_combout\ = (\rst~combout\ & (((\PROGCOUNT|addr_out\(0))))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & (\regA|dt_out\(0))) # (!\CONTROLU|ALUsrcA~0_combout\ & ((\PROGCOUNT|addr_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \regA|dt_out\(0),
	datac => \CONTROLU|ALUsrcA~0_combout\,
	datad => \PROGCOUNT|addr_out\(0),
	combout => \MUXA|salida[0]~0_combout\);

-- Location: LCCOMB_X23_Y14_N0
\CONTROLU|ALUop[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|ALUop[0]~0_combout\ = (\CONTROLU|Equal0~6_combout\ & !\rst~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CONTROLU|Equal0~6_combout\,
	datad => \rst~combout\,
	combout => \CONTROLU|ALUop[0]~0_combout\);

-- Location: LCCOMB_X24_Y15_N16
\ALUCOMP|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~42_cout\ = CARRY((\ALUCONTRL|op~0_combout\) # (\CONTROLU|ALUop[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datad => VCC,
	cout => \ALUCOMP|Add0~42_cout\);

-- Location: LCCOMB_X24_Y15_N18
\ALUCOMP|Add0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~43_combout\ = (\ALUCOMP|Add0~40_combout\ & ((\MUXA|salida[0]~0_combout\ & (\ALUCOMP|Add0~42_cout\ & VCC)) # (!\MUXA|salida[0]~0_combout\ & (!\ALUCOMP|Add0~42_cout\)))) # (!\ALUCOMP|Add0~40_combout\ & ((\MUXA|salida[0]~0_combout\ & 
-- (!\ALUCOMP|Add0~42_cout\)) # (!\MUXA|salida[0]~0_combout\ & ((\ALUCOMP|Add0~42_cout\) # (GND)))))
-- \ALUCOMP|Add0~44\ = CARRY((\ALUCOMP|Add0~40_combout\ & (!\MUXA|salida[0]~0_combout\ & !\ALUCOMP|Add0~42_cout\)) # (!\ALUCOMP|Add0~40_combout\ & ((!\ALUCOMP|Add0~42_cout\) # (!\MUXA|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~40_combout\,
	datab => \MUXA|salida[0]~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~42_cout\,
	combout => \ALUCOMP|Add0~43_combout\,
	cout => \ALUCOMP|Add0~44\);

-- Location: LCCOMB_X24_Y15_N20
\ALUCOMP|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~46_combout\ = ((\ALUCOMP|Add0~45_combout\ $ (\MUXA|salida[1]~31_combout\ $ (!\ALUCOMP|Add0~44\)))) # (GND)
-- \ALUCOMP|Add0~47\ = CARRY((\ALUCOMP|Add0~45_combout\ & ((\MUXA|salida[1]~31_combout\) # (!\ALUCOMP|Add0~44\))) # (!\ALUCOMP|Add0~45_combout\ & (\MUXA|salida[1]~31_combout\ & !\ALUCOMP|Add0~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~45_combout\,
	datab => \MUXA|salida[1]~31_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~44\,
	combout => \ALUCOMP|Add0~46_combout\,
	cout => \ALUCOMP|Add0~47\);

-- Location: LCFF_X26_Y19_N1
\MEM|MEM~227\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(31),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~227_regout\);

-- Location: LCCOMB_X24_Y17_N16
\MEM|MEM~259feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~259feeder_combout\ = \regB|dt_out\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(31),
	combout => \MEM|MEM~259feeder_combout\);

-- Location: LCCOMB_X23_Y17_N18
\MEM|MEM~453\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~453_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MUXPC|salida[1]~1_combout\ & !\MUXPC|salida[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[2]~2_combout\,
	datac => \MUXPC|salida[1]~1_combout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~453_combout\);

-- Location: LCFF_X24_Y17_N17
\MEM|MEM~259\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~259feeder_combout\,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~259_regout\);

-- Location: LCCOMB_X22_Y19_N14
\MEM|MEM~447\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~447_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~259_regout\))) # (!\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~195_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~195_regout\,
	datab => \MEM|MEM~259_regout\,
	datac => \MUXPC|salida[0]~0_combout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~447_combout\);

-- Location: LCCOMB_X26_Y19_N0
\MEM|MEM~448\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~448_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~447_combout\ & (\MEM|MEM~291_regout\)) # (!\MEM|MEM~447_combout\ & ((\MEM|MEM~227_regout\))))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~291_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~227_regout\,
	datad => \MEM|MEM~447_combout\,
	combout => \MEM|MEM~448_combout\);

-- Location: LCFF_X25_Y17_N1
\MEM|MEM~163\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(31),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~163_regout\);

-- Location: LCCOMB_X23_Y18_N22
\MEM|MEM~474\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~474_combout\ = !\regB|dt_out\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(31),
	combout => \MEM|MEM~474_combout\);

-- Location: LCFF_X23_Y18_N23
\MEM|MEM~131\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~474_combout\,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~131_regout\);

-- Location: LCCOMB_X25_Y17_N0
\MEM|MEM~450\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~450_combout\ = (\MEM|MEM~449_combout\ & (((\MEM|MEM~163_regout\)) # (!\MUXPC|salida[1]~1_combout\))) # (!\MEM|MEM~449_combout\ & (\MUXPC|salida[1]~1_combout\ & ((!\MEM|MEM~131_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~449_combout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~163_regout\,
	datad => \MEM|MEM~131_regout\,
	combout => \MEM|MEM~450_combout\);

-- Location: LCCOMB_X25_Y17_N10
\MEM|MEM~451\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~451_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~448_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~450_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[2]~2_combout\,
	datac => \MEM|MEM~448_combout\,
	datad => \MEM|MEM~450_combout\,
	combout => \MEM|MEM~451_combout\);

-- Location: LCFF_X25_Y17_N11
\MEM|dataOut[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(31));

-- Location: LCCOMB_X29_Y17_N12
\MDR|dt_out[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MDR|dt_out[31]~feeder_combout\ = \MEM|dataOut\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|dataOut\(31),
	combout => \MDR|dt_out[31]~feeder_combout\);

-- Location: LCFF_X29_Y17_N13
\MDR|dt_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MDR|dt_out[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(31));

-- Location: LCFF_X15_Y14_N9
\REGFILE|MEM~227\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[31]~31_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~227_regout\);

-- Location: LCFF_X15_Y14_N19
\REGFILE|MEM~195\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[31]~31_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~195_regout\);

-- Location: LCFF_X16_Y14_N5
\REGFILE|MEM~259\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[31]~31_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~259_regout\);

-- Location: LCCOMB_X16_Y14_N4
\REGFILE|MEM~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~302_combout\ = (\INSTREG|r1_out\(0) & (((\INSTREG|r1_out\(1))))) # (!\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1) & ((\REGFILE|MEM~259_regout\))) # (!\INSTREG|r1_out\(1) & (\REGFILE|MEM~195_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \REGFILE|MEM~195_regout\,
	datac => \REGFILE|MEM~259_regout\,
	datad => \INSTREG|r1_out\(1),
	combout => \REGFILE|MEM~302_combout\);

-- Location: LCCOMB_X18_Y13_N16
\REGFILE|MEM~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~303_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~302_combout\ & (\REGFILE|MEM~291_regout\)) # (!\REGFILE|MEM~302_combout\ & ((\REGFILE|MEM~227_regout\))))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \REGFILE|MEM~291_regout\,
	datac => \REGFILE|MEM~227_regout\,
	datad => \REGFILE|MEM~302_combout\,
	combout => \REGFILE|MEM~303_combout\);

-- Location: LCFF_X15_Y15_N23
\REGFILE|MEM~163\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[31]~31_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~163_regout\);

-- Location: LCFF_X16_Y15_N25
\REGFILE|MEM~131\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[31]~31_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~131_regout\);

-- Location: LCFF_X16_Y15_N19
\REGFILE|MEM~99\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[31]~31_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~99_regout\);

-- Location: LCFF_X15_Y15_N29
\REGFILE|MEM~67\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[31]~31_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~67_regout\);

-- Location: LCCOMB_X16_Y15_N18
\REGFILE|MEM~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~304_combout\ = (\INSTREG|r1_out\(1) & (\INSTREG|r1_out\(0))) # (!\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0) & (\REGFILE|MEM~99_regout\)) # (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~67_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~99_regout\,
	datad => \REGFILE|MEM~67_regout\,
	combout => \REGFILE|MEM~304_combout\);

-- Location: LCCOMB_X16_Y15_N24
\REGFILE|MEM~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~305_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~304_combout\ & (\REGFILE|MEM~163_regout\)) # (!\REGFILE|MEM~304_combout\ & ((\REGFILE|MEM~131_regout\))))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \REGFILE|MEM~163_regout\,
	datac => \REGFILE|MEM~131_regout\,
	datad => \REGFILE|MEM~304_combout\,
	combout => \REGFILE|MEM~305_combout\);

-- Location: LCCOMB_X18_Y13_N24
\REGFILE|MEM~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~306_combout\ = (\INSTREG|r1_out\(2) & (\REGFILE|MEM~303_combout\)) # (!\INSTREG|r1_out\(2) & ((\REGFILE|MEM~305_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~303_combout\,
	datad => \REGFILE|MEM~305_combout\,
	combout => \REGFILE|MEM~306_combout\);

-- Location: LCFF_X18_Y13_N25
\regA|dt_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(31));

-- Location: LCCOMB_X18_Y13_N22
\MUXA|salida[31]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[31]~1_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & (\PROGCOUNT|addr_out\(31))) # (!\rst~combout\ & ((\regA|dt_out\(31)))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(31),
	datab => \CONTROLU|ALUsrcA~0_combout\,
	datac => \regA|dt_out\(31),
	datad => \rst~combout\,
	combout => \MUXA|salida[31]~1_combout\);

-- Location: LCCOMB_X19_Y13_N24
\ALUCOMP|Add0~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~137_combout\ = \MUXB|Mux0~0_combout\ $ (((\ALUCONTRL|op~0_combout\) # ((\CONTROLU|Equal0~6_combout\ & !\rst~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op~0_combout\,
	datab => \CONTROLU|Equal0~6_combout\,
	datac => \rst~combout\,
	datad => \MUXB|Mux0~0_combout\,
	combout => \ALUCOMP|Add0~137_combout\);

-- Location: LCFF_X24_Y18_N25
\MEM|MEM~290\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(30),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~290_regout\);

-- Location: LCCOMB_X21_Y19_N20
\MEM|MEM~258feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~258feeder_combout\ = \regB|dt_out\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(30),
	combout => \MEM|MEM~258feeder_combout\);

-- Location: LCFF_X21_Y19_N21
\MEM|MEM~258\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~258feeder_combout\,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~258_regout\);

-- Location: LCFF_X22_Y19_N17
\MEM|MEM~194\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(30),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~194_regout\);

-- Location: LCCOMB_X22_Y19_N16
\MEM|MEM~442\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~442_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~258_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~194_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~258_regout\,
	datac => \MEM|MEM~194_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~442_combout\);

-- Location: LCCOMB_X26_Y19_N14
\MEM|MEM~443\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~443_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~442_combout\ & ((\MEM|MEM~290_regout\))) # (!\MEM|MEM~442_combout\ & (\MEM|MEM~226_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~226_regout\,
	datab => \MEM|MEM~290_regout\,
	datac => \MUXPC|salida[0]~0_combout\,
	datad => \MEM|MEM~442_combout\,
	combout => \MEM|MEM~443_combout\);

-- Location: LCFF_X24_Y19_N19
\MEM|MEM~162\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(30),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~162_regout\);

-- Location: LCFF_X24_Y19_N21
\MEM|MEM~130\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(30),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~130_regout\);

-- Location: LCFF_X22_Y21_N3
\MEM|MEM~98\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(30),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~98_regout\);

-- Location: LCFF_X24_Y17_N27
\MEM|MEM~66\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(30),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~66_regout\);

-- Location: LCCOMB_X24_Y17_N26
\MEM|MEM~444\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~444_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~98_regout\)) # (!\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~66_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~98_regout\,
	datac => \MEM|MEM~66_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~444_combout\);

-- Location: LCCOMB_X24_Y19_N20
\MEM|MEM~445\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~445_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~444_combout\ & (\MEM|MEM~162_regout\)) # (!\MEM|MEM~444_combout\ & ((\MEM|MEM~130_regout\))))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~162_regout\,
	datac => \MEM|MEM~130_regout\,
	datad => \MEM|MEM~444_combout\,
	combout => \MEM|MEM~445_combout\);

-- Location: LCCOMB_X25_Y19_N10
\MEM|MEM~446\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~446_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~443_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~445_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|MEM~443_combout\,
	datac => \MUXPC|salida[2]~2_combout\,
	datad => \MEM|MEM~445_combout\,
	combout => \MEM|MEM~446_combout\);

-- Location: LCFF_X25_Y19_N11
\MEM|dataOut[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(30));

-- Location: LCFF_X24_Y16_N9
\MDR|dt_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(30));

-- Location: LCCOMB_X24_Y16_N8
\MUXMemReg|salida[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[30]~30_combout\ = (\rst~combout\ & (\regALU|dt_out\(30))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & ((\MDR|dt_out\(30)))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(30),
	datab => \rst~combout\,
	datac => \MDR|dt_out\(30),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[30]~30_combout\);

-- Location: LCFF_X15_Y14_N13
\REGFILE|MEM~226\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[30]~30_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~226_regout\);

-- Location: LCCOMB_X16_Y14_N16
\REGFILE|MEM~290feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~290feeder_combout\ = \MUXMemReg|salida[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[30]~30_combout\,
	combout => \REGFILE|MEM~290feeder_combout\);

-- Location: LCFF_X16_Y14_N17
\REGFILE|MEM~290\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~290feeder_combout\,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~290_regout\);

-- Location: LCCOMB_X15_Y14_N2
\REGFILE|MEM~194feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~194feeder_combout\ = \MUXMemReg|salida[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[30]~30_combout\,
	combout => \REGFILE|MEM~194feeder_combout\);

-- Location: LCFF_X15_Y14_N3
\REGFILE|MEM~194\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~194feeder_combout\,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~194_regout\);

-- Location: LCFF_X16_Y14_N31
\REGFILE|MEM~258\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[30]~30_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~258_regout\);

-- Location: LCCOMB_X15_Y14_N28
\REGFILE|MEM~317\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~317_combout\ = (\INSTREG|r2_out\(0) & (((\INSTREG|r2_out\(1))))) # (!\INSTREG|r2_out\(0) & ((\INSTREG|r2_out\(1) & ((\REGFILE|MEM~258_regout\))) # (!\INSTREG|r2_out\(1) & (\REGFILE|MEM~194_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~194_regout\,
	datac => \INSTREG|r2_out\(1),
	datad => \REGFILE|MEM~258_regout\,
	combout => \REGFILE|MEM~317_combout\);

-- Location: LCCOMB_X15_Y14_N22
\REGFILE|MEM~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~318_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~317_combout\ & ((\REGFILE|MEM~290_regout\))) # (!\REGFILE|MEM~317_combout\ & (\REGFILE|MEM~226_regout\)))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~226_regout\,
	datac => \REGFILE|MEM~290_regout\,
	datad => \REGFILE|MEM~317_combout\,
	combout => \REGFILE|MEM~318_combout\);

-- Location: LCCOMB_X14_Y15_N30
\REGFILE|MEM~321\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~321_combout\ = (\INSTREG|r2_out\(2) & ((\REGFILE|MEM~318_combout\))) # (!\INSTREG|r2_out\(2) & (\REGFILE|MEM~320_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~320_combout\,
	datac => \INSTREG|r2_out\(2),
	datad => \REGFILE|MEM~318_combout\,
	combout => \REGFILE|MEM~321_combout\);

-- Location: LCFF_X14_Y15_N31
\regB|dt_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(30));

-- Location: LCCOMB_X26_Y13_N30
\MUXB|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux1~0_combout\ = (\regB|dt_out\(30) & ((\rst~combout\) # ((!\CONTROLU|Equal0~2_combout\ & !\CONTROLU|ALUsrcB~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \regB|dt_out\(30),
	datac => \CONTROLU|Equal0~2_combout\,
	datad => \CONTROLU|ALUsrcB~1_combout\,
	combout => \MUXB|Mux1~0_combout\);

-- Location: LCCOMB_X26_Y13_N26
\ALUCOMP|Add0~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~136_combout\ = \MUXB|Mux1~0_combout\ $ (((\ALUCONTRL|op~0_combout\) # ((\CONTROLU|Equal0~6_combout\ & !\rst~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op~0_combout\,
	datab => \MUXB|Mux1~0_combout\,
	datac => \CONTROLU|Equal0~6_combout\,
	datad => \rst~combout\,
	combout => \ALUCOMP|Add0~136_combout\);

-- Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(29),
	combout => \MemDir~combout\(29));

-- Location: LCCOMB_X21_Y15_N8
\PROGCOUNT|addr_out[29]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(29) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(29))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDir~combout\(29),
	datac => \PROGCOUNT|addr_out\(29),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(29));

-- Location: LCFF_X16_Y15_N23
\REGFILE|MEM~97\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[29]~29_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~97_regout\);

-- Location: LCFF_X15_Y15_N13
\REGFILE|MEM~65\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[29]~29_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~65_regout\);

-- Location: LCCOMB_X15_Y15_N12
\REGFILE|MEM~329\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~329_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~97_regout\) # ((\INSTREG|r2_out\(1))))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~65_regout\ & !\INSTREG|r2_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~97_regout\,
	datac => \REGFILE|MEM~65_regout\,
	datad => \INSTREG|r2_out\(1),
	combout => \REGFILE|MEM~329_combout\);

-- Location: LCCOMB_X15_Y15_N26
\REGFILE|MEM~330\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~330_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~329_combout\ & ((\REGFILE|MEM~161_regout\))) # (!\REGFILE|MEM~329_combout\ & (\REGFILE|MEM~129_regout\)))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~129_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~161_regout\,
	datad => \REGFILE|MEM~329_combout\,
	combout => \REGFILE|MEM~330_combout\);

-- Location: LCCOMB_X16_Y14_N12
\REGFILE|MEM~289feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~289feeder_combout\ = \MUXMemReg|salida[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[29]~29_combout\,
	combout => \REGFILE|MEM~289feeder_combout\);

-- Location: LCFF_X16_Y14_N13
\REGFILE|MEM~289\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~289feeder_combout\,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~289_regout\);

-- Location: LCFF_X15_Y14_N5
\REGFILE|MEM~225\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[29]~29_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~225_regout\);

-- Location: LCFF_X16_Y14_N3
\REGFILE|MEM~257\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[29]~29_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~257_regout\);

-- Location: LCCOMB_X15_Y14_N20
\REGFILE|MEM~327\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~327_combout\ = (\INSTREG|r2_out\(1) & (((\INSTREG|r2_out\(0)) # (\REGFILE|MEM~257_regout\)))) # (!\INSTREG|r2_out\(1) & (\REGFILE|MEM~193_regout\ & (!\INSTREG|r2_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~193_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \INSTREG|r2_out\(0),
	datad => \REGFILE|MEM~257_regout\,
	combout => \REGFILE|MEM~327_combout\);

-- Location: LCCOMB_X15_Y14_N4
\REGFILE|MEM~328\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~328_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~327_combout\ & (\REGFILE|MEM~289_regout\)) # (!\REGFILE|MEM~327_combout\ & ((\REGFILE|MEM~225_regout\))))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~289_regout\,
	datac => \REGFILE|MEM~225_regout\,
	datad => \REGFILE|MEM~327_combout\,
	combout => \REGFILE|MEM~328_combout\);

-- Location: LCCOMB_X16_Y13_N8
\REGFILE|MEM~331\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~331_combout\ = (\INSTREG|r2_out\(2) & ((\REGFILE|MEM~328_combout\))) # (!\INSTREG|r2_out\(2) & (\REGFILE|MEM~330_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~330_combout\,
	datad => \REGFILE|MEM~328_combout\,
	combout => \REGFILE|MEM~331_combout\);

-- Location: LCFF_X16_Y13_N9
\regB|dt_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(29));

-- Location: LCFF_X21_Y17_N7
\MEM|MEM~289\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(29),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~289_regout\);

-- Location: LCFF_X21_Y19_N15
\MEM|MEM~193\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(29),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~193_regout\);

-- Location: LCCOMB_X21_Y19_N14
\MEM|MEM~437\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~437_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~257_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~193_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~257_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~193_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~437_combout\);

-- Location: LCCOMB_X21_Y17_N6
\MEM|MEM~438\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~438_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~437_combout\ & ((\MEM|MEM~289_regout\))) # (!\MEM|MEM~437_combout\ & (\MEM|MEM~225_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~225_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~289_regout\,
	datad => \MEM|MEM~437_combout\,
	combout => \MEM|MEM~438_combout\);

-- Location: LCFF_X25_Y17_N5
\MEM|MEM~161\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(29),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~161_regout\);

-- Location: LCCOMB_X24_Y19_N10
\MEM|MEM~129feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~129feeder_combout\ = \regB|dt_out\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(29),
	combout => \MEM|MEM~129feeder_combout\);

-- Location: LCFF_X24_Y19_N11
\MEM|MEM~129\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~129feeder_combout\,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~129_regout\);

-- Location: LCCOMB_X25_Y17_N4
\MEM|MEM~440\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~440_combout\ = (\MEM|MEM~439_combout\ & (((\MEM|MEM~161_regout\)) # (!\MUXPC|salida[1]~1_combout\))) # (!\MEM|MEM~439_combout\ & (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~129_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~439_combout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~161_regout\,
	datad => \MEM|MEM~129_regout\,
	combout => \MEM|MEM~440_combout\);

-- Location: LCCOMB_X25_Y17_N12
\MEM|MEM~441\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~441_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~438_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~440_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[2]~2_combout\,
	datac => \MEM|MEM~438_combout\,
	datad => \MEM|MEM~440_combout\,
	combout => \MEM|MEM~441_combout\);

-- Location: LCFF_X25_Y17_N13
\MEM|dataOut[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(29));

-- Location: LCFF_X27_Y17_N23
\MDR|dt_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(29));

-- Location: LCCOMB_X16_Y15_N14
\MUXMemReg|salida[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[29]~29_combout\ = (\rst~combout\ & (\regALU|dt_out\(29))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & ((\MDR|dt_out\(29)))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(29),
	datab => \rst~combout\,
	datac => \MDR|dt_out\(29),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[29]~29_combout\);

-- Location: LCFF_X15_Y15_N27
\REGFILE|MEM~161\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[29]~29_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~161_regout\);

-- Location: LCFF_X16_Y15_N13
\REGFILE|MEM~129\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[29]~29_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~129_regout\);

-- Location: LCCOMB_X16_Y15_N22
\REGFILE|MEM~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~324_combout\ = (\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1)) # ((\REGFILE|MEM~97_regout\)))) # (!\INSTREG|r1_out\(0) & (!\INSTREG|r1_out\(1) & ((\REGFILE|MEM~65_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~97_regout\,
	datad => \REGFILE|MEM~65_regout\,
	combout => \REGFILE|MEM~324_combout\);

-- Location: LCCOMB_X16_Y15_N12
\REGFILE|MEM~325\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~325_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~324_combout\ & (\REGFILE|MEM~161_regout\)) # (!\REGFILE|MEM~324_combout\ & ((\REGFILE|MEM~129_regout\))))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \REGFILE|MEM~161_regout\,
	datac => \REGFILE|MEM~129_regout\,
	datad => \REGFILE|MEM~324_combout\,
	combout => \REGFILE|MEM~325_combout\);

-- Location: LCCOMB_X15_Y14_N14
\REGFILE|MEM~193feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~193feeder_combout\ = \MUXMemReg|salida[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[29]~29_combout\,
	combout => \REGFILE|MEM~193feeder_combout\);

-- Location: LCFF_X15_Y14_N15
\REGFILE|MEM~193\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~193feeder_combout\,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~193_regout\);

-- Location: LCCOMB_X16_Y14_N2
\REGFILE|MEM~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~322_combout\ = (\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0)) # ((\REGFILE|MEM~257_regout\)))) # (!\INSTREG|r1_out\(1) & (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~193_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~257_regout\,
	datad => \REGFILE|MEM~193_regout\,
	combout => \REGFILE|MEM~322_combout\);

-- Location: LCCOMB_X20_Y15_N26
\REGFILE|MEM~323\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~323_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~322_combout\ & ((\REGFILE|MEM~289_regout\))) # (!\REGFILE|MEM~322_combout\ & (\REGFILE|MEM~225_regout\)))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~225_regout\,
	datab => \REGFILE|MEM~289_regout\,
	datac => \INSTREG|r1_out\(0),
	datad => \REGFILE|MEM~322_combout\,
	combout => \REGFILE|MEM~323_combout\);

-- Location: LCCOMB_X20_Y15_N6
\REGFILE|MEM~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~326_combout\ = (\INSTREG|r1_out\(2) & ((\REGFILE|MEM~323_combout\))) # (!\INSTREG|r1_out\(2) & (\REGFILE|MEM~325_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~325_combout\,
	datad => \REGFILE|MEM~323_combout\,
	combout => \REGFILE|MEM~326_combout\);

-- Location: LCFF_X20_Y15_N7
\regA|dt_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(29));

-- Location: LCCOMB_X21_Y15_N18
\MUXA|salida[29]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[29]~3_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & (\PROGCOUNT|addr_out\(29))) # (!\rst~combout\ & ((\regA|dt_out\(29)))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcA~0_combout\,
	datab => \PROGCOUNT|addr_out\(29),
	datac => \regA|dt_out\(29),
	datad => \rst~combout\,
	combout => \MUXA|salida[29]~3_combout\);

-- Location: LCCOMB_X15_Y13_N14
\PROGCOUNT|addr_out[28]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(28) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(28))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDir~combout\(28),
	datac => \PROGCOUNT|addr_out\(28),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(28));

-- Location: LCCOMB_X26_Y18_N14
\MDR|dt_out[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MDR|dt_out[28]~feeder_combout\ = \MEM|dataOut\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|dataOut\(28),
	combout => \MDR|dt_out[28]~feeder_combout\);

-- Location: LCFF_X26_Y18_N15
\MDR|dt_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MDR|dt_out[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(28));

-- Location: LCFF_X15_Y15_N15
\REGFILE|MEM~63\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[27]~27_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~63_regout\);

-- Location: LCCOMB_X15_Y15_N6
\REGFILE|MEM~349\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~349_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~95_regout\) # ((\INSTREG|r2_out\(1))))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~63_regout\ & !\INSTREG|r2_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~95_regout\,
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~63_regout\,
	datad => \INSTREG|r2_out\(1),
	combout => \REGFILE|MEM~349_combout\);

-- Location: LCCOMB_X15_Y15_N16
\REGFILE|MEM~350\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~350_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~349_combout\ & ((\REGFILE|MEM~159_regout\))) # (!\REGFILE|MEM~349_combout\ & (\REGFILE|MEM~127_regout\)))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~127_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~159_regout\,
	datad => \REGFILE|MEM~349_combout\,
	combout => \REGFILE|MEM~350_combout\);

-- Location: LCFF_X16_Y14_N9
\REGFILE|MEM~287\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[27]~27_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~287_regout\);

-- Location: LCFF_X15_Y14_N7
\REGFILE|MEM~223\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[27]~27_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~223_regout\);

-- Location: LCCOMB_X15_Y14_N6
\REGFILE|MEM~348\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~348_combout\ = (\REGFILE|MEM~347_combout\ & ((\REGFILE|MEM~287_regout\) # ((!\INSTREG|r2_out\(0))))) # (!\REGFILE|MEM~347_combout\ & (((\REGFILE|MEM~223_regout\ & \INSTREG|r2_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~347_combout\,
	datab => \REGFILE|MEM~287_regout\,
	datac => \REGFILE|MEM~223_regout\,
	datad => \INSTREG|r2_out\(0),
	combout => \REGFILE|MEM~348_combout\);

-- Location: LCCOMB_X14_Y14_N18
\REGFILE|MEM~351\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~351_combout\ = (\INSTREG|r2_out\(2) & ((\REGFILE|MEM~348_combout\))) # (!\INSTREG|r2_out\(2) & (\REGFILE|MEM~350_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~350_combout\,
	datad => \REGFILE|MEM~348_combout\,
	combout => \REGFILE|MEM~351_combout\);

-- Location: LCFF_X14_Y14_N19
\regB|dt_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(27));

-- Location: LCCOMB_X24_Y21_N26
\MEM|MEM~471\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~471_combout\ = !\regB|dt_out\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(27),
	combout => \MEM|MEM~471_combout\);

-- Location: LCFF_X24_Y21_N27
\MEM|MEM~127\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~471_combout\,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~127_regout\);

-- Location: LCFF_X24_Y21_N9
\MEM|MEM~159\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(27),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~159_regout\);

-- Location: LCFF_X23_Y21_N9
\MEM|MEM~63\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(27),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~63_regout\);

-- Location: LCCOMB_X23_Y21_N6
\MEM|MEM~472\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~472_combout\ = !\regB|dt_out\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(27),
	combout => \MEM|MEM~472_combout\);

-- Location: LCFF_X23_Y21_N7
\MEM|MEM~95\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~472_combout\,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~95_regout\);

-- Location: LCCOMB_X23_Y21_N8
\MEM|MEM~429\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~429_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\) # ((!\MEM|MEM~95_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (!\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~63_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~63_regout\,
	datad => \MEM|MEM~95_regout\,
	combout => \MEM|MEM~429_combout\);

-- Location: LCCOMB_X24_Y21_N8
\MEM|MEM~430\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~430_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~429_combout\ & ((\MEM|MEM~159_regout\))) # (!\MEM|MEM~429_combout\ & (!\MEM|MEM~127_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~127_regout\,
	datac => \MEM|MEM~159_regout\,
	datad => \MEM|MEM~429_combout\,
	combout => \MEM|MEM~430_combout\);

-- Location: LCFF_X22_Y18_N15
\MEM|MEM~287\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(27),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~287_regout\);

-- Location: LCFF_X22_Y19_N27
\MEM|MEM~191\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(27),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~191_regout\);

-- Location: LCCOMB_X22_Y19_N26
\MEM|MEM~427\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~427_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~255_regout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~191_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~255_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~191_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~427_combout\);

-- Location: LCCOMB_X22_Y18_N14
\MEM|MEM~428\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~428_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~427_combout\ & ((\MEM|MEM~287_regout\))) # (!\MEM|MEM~427_combout\ & (\MEM|MEM~223_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~223_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~287_regout\,
	datad => \MEM|MEM~427_combout\,
	combout => \MEM|MEM~428_combout\);

-- Location: LCCOMB_X23_Y17_N28
\MEM|MEM~431\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~431_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~428_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~430_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|MEM~430_combout\,
	datac => \MEM|MEM~428_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~431_combout\);

-- Location: LCFF_X23_Y17_N29
\MEM|dataOut[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(27));

-- Location: LCCOMB_X24_Y16_N28
\MDR|dt_out[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MDR|dt_out[27]~feeder_combout\ = \MEM|dataOut\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|dataOut\(27),
	combout => \MDR|dt_out[27]~feeder_combout\);

-- Location: LCFF_X24_Y16_N29
\MDR|dt_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MDR|dt_out[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(27));

-- Location: LCCOMB_X23_Y13_N6
\ALUCONTRL|op~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCONTRL|op~0_combout\ = (\INSTREG|func_out\(1) & (\CONTROLU|Equal0~5_combout\ & !\rst~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|func_out\(1),
	datac => \CONTROLU|Equal0~5_combout\,
	datad => \rst~combout\,
	combout => \ALUCONTRL|op~0_combout\);

-- Location: LCCOMB_X19_Y13_N28
\ALUCOMP|Add0~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~132_combout\ = \MUXB|Mux5~0_combout\ $ (((\ALUCONTRL|op~0_combout\) # ((\CONTROLU|Equal0~6_combout\ & !\rst~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux5~0_combout\,
	datab => \CONTROLU|Equal0~6_combout\,
	datac => \ALUCONTRL|op~0_combout\,
	datad => \rst~combout\,
	combout => \ALUCOMP|Add0~132_combout\);

-- Location: LCCOMB_X21_Y13_N22
\PROGCOUNT|addr_out[25]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(25) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(25))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDir~combout\(25),
	datab => \PROGCOUNT|addr_out\(25),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(25));

-- Location: LCCOMB_X21_Y13_N10
\MUXA|salida[25]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[25]~7_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & ((\PROGCOUNT|addr_out\(25)))) # (!\rst~combout\ & (\regA|dt_out\(25))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (((\PROGCOUNT|addr_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regA|dt_out\(25),
	datab => \PROGCOUNT|addr_out\(25),
	datac => \CONTROLU|ALUsrcA~0_combout\,
	datad => \rst~combout\,
	combout => \MUXA|salida[25]~7_combout\);

-- Location: LCCOMB_X23_Y16_N22
\ALUCOMP|Add0~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~130_combout\ = \MUXB|Mux7~0_combout\ $ (((\ALUCONTRL|op~0_combout\) # ((\CONTROLU|Equal0~6_combout\ & !\rst~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux7~0_combout\,
	datab => \CONTROLU|Equal0~6_combout\,
	datac => \ALUCONTRL|op~0_combout\,
	datad => \rst~combout\,
	combout => \ALUCOMP|Add0~130_combout\);

-- Location: LCCOMB_X21_Y17_N4
\MUXB|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux8~0_combout\ = (\regB|dt_out\(23) & ((\rst~combout\) # ((!\CONTROLU|Equal0~2_combout\ & !\CONTROLU|ALUsrcB~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(23),
	datab => \CONTROLU|Equal0~2_combout\,
	datac => \CONTROLU|ALUsrcB~1_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux8~0_combout\);

-- Location: LCCOMB_X21_Y17_N24
\ALUCOMP|Add0~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~129_combout\ = \MUXB|Mux8~0_combout\ $ (((\ALUCONTRL|op~0_combout\) # ((\CONTROLU|Equal0~6_combout\ & !\rst~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op~0_combout\,
	datab => \MUXB|Mux8~0_combout\,
	datac => \CONTROLU|Equal0~6_combout\,
	datad => \rst~combout\,
	combout => \ALUCOMP|Add0~129_combout\);

-- Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(22),
	combout => \MemDir~combout\(22));

-- Location: LCCOMB_X21_Y12_N24
\PROGCOUNT|addr_out[22]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(22) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(22))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDir~combout\(22),
	datac => \PROGCOUNT|addr_out\(22),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(22));

-- Location: LCCOMB_X21_Y12_N30
\PROGCOUNT|addr_out[21]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(21) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(21))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDir~combout\(21),
	datab => \PROGCOUNT|addr_out\(21),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(21));

-- Location: LCFF_X15_Y16_N1
\REGFILE|MEM~121\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[21]~21_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~121_regout\);

-- Location: LCCOMB_X15_Y16_N6
\REGFILE|MEM~404\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~404_combout\ = (\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1)) # ((\REGFILE|MEM~89_regout\)))) # (!\INSTREG|r1_out\(0) & (!\INSTREG|r1_out\(1) & ((\REGFILE|MEM~57_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~89_regout\,
	datad => \REGFILE|MEM~57_regout\,
	combout => \REGFILE|MEM~404_combout\);

-- Location: LCCOMB_X15_Y16_N0
\REGFILE|MEM~405\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~405_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~404_combout\ & (\REGFILE|MEM~153_regout\)) # (!\REGFILE|MEM~404_combout\ & ((\REGFILE|MEM~121_regout\))))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \REGFILE|MEM~153_regout\,
	datac => \REGFILE|MEM~121_regout\,
	datad => \REGFILE|MEM~404_combout\,
	combout => \REGFILE|MEM~405_combout\);

-- Location: LCFF_X18_Y17_N11
\REGFILE|MEM~217\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[21]~21_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~217_regout\);

-- Location: LCCOMB_X19_Y17_N2
\REGFILE|MEM~402\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~402_combout\ = (\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0)) # ((\REGFILE|MEM~249_regout\)))) # (!\INSTREG|r1_out\(1) & (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~185_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~249_regout\,
	datad => \REGFILE|MEM~185_regout\,
	combout => \REGFILE|MEM~402_combout\);

-- Location: LCCOMB_X18_Y17_N10
\REGFILE|MEM~403\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~403_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~402_combout\ & (\REGFILE|MEM~281_regout\)) # (!\REGFILE|MEM~402_combout\ & ((\REGFILE|MEM~217_regout\))))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \REGFILE|MEM~281_regout\,
	datac => \REGFILE|MEM~217_regout\,
	datad => \REGFILE|MEM~402_combout\,
	combout => \REGFILE|MEM~403_combout\);

-- Location: LCCOMB_X16_Y17_N28
\REGFILE|MEM~406\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~406_combout\ = (\INSTREG|r1_out\(2) & ((\REGFILE|MEM~403_combout\))) # (!\INSTREG|r1_out\(2) & (\REGFILE|MEM~405_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~405_combout\,
	datad => \REGFILE|MEM~403_combout\,
	combout => \REGFILE|MEM~406_combout\);

-- Location: LCFF_X16_Y17_N29
\regA|dt_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(21));

-- Location: LCCOMB_X21_Y12_N28
\MUXA|salida[21]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[21]~11_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & (\PROGCOUNT|addr_out\(21))) # (!\rst~combout\ & ((\regA|dt_out\(21)))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcA~0_combout\,
	datab => \PROGCOUNT|addr_out\(21),
	datac => \rst~combout\,
	datad => \regA|dt_out\(21),
	combout => \MUXA|salida[21]~11_combout\);

-- Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(20),
	combout => \MemDir~combout\(20));

-- Location: LCCOMB_X20_Y17_N16
\PROGCOUNT|addr_out[20]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(20) = (GLOBAL(\PCwrite~clkctrl_outclk\) & ((\MemDir~combout\(20)))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & (\PROGCOUNT|addr_out\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PROGCOUNT|addr_out\(20),
	datac => \MemDir~combout\(20),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(20));

-- Location: LCCOMB_X21_Y17_N14
\MUXA|salida[20]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[20]~12_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & ((\PROGCOUNT|addr_out\(20)))) # (!\rst~combout\ & (\regA|dt_out\(20))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (((\PROGCOUNT|addr_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regA|dt_out\(20),
	datab => \PROGCOUNT|addr_out\(20),
	datac => \CONTROLU|ALUsrcA~0_combout\,
	datad => \rst~combout\,
	combout => \MUXA|salida[20]~12_combout\);

-- Location: LCCOMB_X21_Y17_N8
\MUXB|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux13~0_combout\ = (\regB|dt_out\(18) & ((\rst~combout\) # ((!\CONTROLU|Equal0~2_combout\ & !\CONTROLU|ALUsrcB~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(18),
	datab => \CONTROLU|Equal0~2_combout\,
	datac => \CONTROLU|ALUsrcB~1_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux13~0_combout\);

-- Location: LCCOMB_X21_Y17_N0
\ALUCOMP|Add0~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~124_combout\ = \MUXB|Mux13~0_combout\ $ (((\ALUCONTRL|op~0_combout\) # ((\CONTROLU|Equal0~6_combout\ & !\rst~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~6_combout\,
	datab => \MUXB|Mux13~0_combout\,
	datac => \ALUCONTRL|op~0_combout\,
	datad => \rst~combout\,
	combout => \ALUCOMP|Add0~124_combout\);

-- Location: LCCOMB_X21_Y16_N22
\MUXB|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux14~0_combout\ = (\regB|dt_out\(17) & ((\rst~combout\) # ((!\CONTROLU|ALUsrcB~1_combout\ & !\CONTROLU|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(17),
	datab => \rst~combout\,
	datac => \CONTROLU|ALUsrcB~1_combout\,
	datad => \CONTROLU|Equal0~2_combout\,
	combout => \MUXB|Mux14~0_combout\);

-- Location: LCCOMB_X21_Y13_N8
\ALUCOMP|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux14~1_combout\ = (\MUXA|salida[17]~15_combout\ & ((\MUXB|Mux14~0_combout\) # ((\ALUCONTRL|op[0]~1_combout\ & !\ALUCOMP|Mux28~6_combout\)))) # (!\MUXA|salida[17]~15_combout\ & (\MUXB|Mux14~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & 
-- !\ALUCOMP|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[17]~15_combout\,
	datab => \MUXB|Mux14~0_combout\,
	datac => \ALUCONTRL|op[0]~1_combout\,
	datad => \ALUCOMP|Mux28~6_combout\,
	combout => \ALUCOMP|Mux14~1_combout\);

-- Location: LCCOMB_X25_Y13_N6
\ALUCOMP|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux14~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~88_combout\,
	datac => \ALUCONTRL|op[0]~1_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux14~0_combout\);

-- Location: LCCOMB_X25_Y13_N16
\ALUCOMP|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux14~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (!\ALUCOMP|Mux14~1_combout\)) # (!\ALUCOMP|Mux28~6_combout\ & ((\ALUCOMP|Mux28~3_combout\ & ((\ALUCOMP|Mux14~0_combout\))) # (!\ALUCOMP|Mux28~3_combout\ & (\ALUCOMP|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux28~6_combout\,
	datab => \ALUCOMP|Mux14~1_combout\,
	datac => \ALUCOMP|Mux28~3_combout\,
	datad => \ALUCOMP|Mux14~0_combout\,
	combout => \ALUCOMP|Mux14~2_combout\);

-- Location: LCFF_X25_Y13_N17
\regALU|dt_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(17));

-- Location: LCFF_X18_Y19_N27
\REGFILE|MEM~181\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[17]~17_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~181_regout\);

-- Location: LCFF_X19_Y19_N3
\REGFILE|MEM~245\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[17]~17_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~245_regout\);

-- Location: LCCOMB_X18_Y19_N26
\REGFILE|MEM~447\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~447_combout\ = (\INSTREG|r2_out\(1) & ((\INSTREG|r2_out\(0)) # ((\REGFILE|MEM~245_regout\)))) # (!\INSTREG|r2_out\(1) & (!\INSTREG|r2_out\(0) & (\REGFILE|MEM~181_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~181_regout\,
	datad => \REGFILE|MEM~245_regout\,
	combout => \REGFILE|MEM~447_combout\);

-- Location: LCCOMB_X19_Y19_N4
\REGFILE|MEM~448\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~448_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~447_combout\ & ((\REGFILE|MEM~277_regout\))) # (!\REGFILE|MEM~447_combout\ & (\REGFILE|MEM~213_regout\)))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~213_regout\,
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~277_regout\,
	datad => \REGFILE|MEM~447_combout\,
	combout => \REGFILE|MEM~448_combout\);

-- Location: LCFF_X19_Y16_N3
\REGFILE|MEM~149\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[17]~17_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~149_regout\);

-- Location: LCFF_X19_Y16_N13
\REGFILE|MEM~53\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[17]~17_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~53_regout\);

-- Location: LCFF_X20_Y16_N31
\REGFILE|MEM~85\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[17]~17_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~85_regout\);

-- Location: LCCOMB_X19_Y16_N12
\REGFILE|MEM~449\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~449_combout\ = (\INSTREG|r2_out\(0) & ((\INSTREG|r2_out\(1)) # ((\REGFILE|MEM~85_regout\)))) # (!\INSTREG|r2_out\(0) & (!\INSTREG|r2_out\(1) & (\REGFILE|MEM~53_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~53_regout\,
	datad => \REGFILE|MEM~85_regout\,
	combout => \REGFILE|MEM~449_combout\);

-- Location: LCCOMB_X19_Y16_N2
\REGFILE|MEM~450\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~450_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~449_combout\ & ((\REGFILE|MEM~149_regout\))) # (!\REGFILE|MEM~449_combout\ & (\REGFILE|MEM~117_regout\)))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~117_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~149_regout\,
	datad => \REGFILE|MEM~449_combout\,
	combout => \REGFILE|MEM~450_combout\);

-- Location: LCCOMB_X20_Y19_N10
\REGFILE|MEM~451\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~451_combout\ = (\INSTREG|r2_out\(2) & (\REGFILE|MEM~448_combout\)) # (!\INSTREG|r2_out\(2) & ((\REGFILE|MEM~450_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~448_combout\,
	datad => \REGFILE|MEM~450_combout\,
	combout => \REGFILE|MEM~451_combout\);

-- Location: LCFF_X20_Y19_N11
\regB|dt_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(17));

-- Location: LCFF_X22_Y18_N19
\MEM|MEM~277\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(17),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~277_regout\);

-- Location: LCFF_X25_Y18_N27
\MEM|MEM~213\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(17),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~213_regout\);

-- Location: LCCOMB_X25_Y18_N26
\MEM|MEM~378\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~378_combout\ = (\MEM|MEM~377_combout\ & ((\MEM|MEM~277_regout\) # ((!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~377_combout\ & (((\MEM|MEM~213_regout\ & \MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~377_combout\,
	datab => \MEM|MEM~277_regout\,
	datac => \MEM|MEM~213_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~378_combout\);

-- Location: LCCOMB_X24_Y18_N12
\MEM|MEM~381\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~381_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~378_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~380_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~380_combout\,
	datac => \MEM|MEM~378_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~381_combout\);

-- Location: LCFF_X24_Y18_N13
\MEM|dataOut[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(17));

-- Location: LCFF_X20_Y18_N21
\MDR|dt_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(17));

-- Location: LCCOMB_X20_Y18_N20
\MUXMemReg|salida[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[17]~17_combout\ = (\rst~combout\ & (\regALU|dt_out\(17))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & ((\MDR|dt_out\(17)))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \regALU|dt_out\(17),
	datac => \MDR|dt_out\(17),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[17]~17_combout\);

-- Location: LCFF_X19_Y19_N5
\REGFILE|MEM~277\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[17]~17_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~277_regout\);

-- Location: LCCOMB_X18_Y19_N4
\REGFILE|MEM~213feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~213feeder_combout\ = \MUXMemReg|salida[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[17]~17_combout\,
	combout => \REGFILE|MEM~213feeder_combout\);

-- Location: LCFF_X18_Y19_N5
\REGFILE|MEM~213\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~213feeder_combout\,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~213_regout\);

-- Location: LCCOMB_X19_Y19_N2
\REGFILE|MEM~442\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~442_combout\ = (\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0)) # ((\REGFILE|MEM~245_regout\)))) # (!\INSTREG|r1_out\(1) & (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~181_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~245_regout\,
	datad => \REGFILE|MEM~181_regout\,
	combout => \REGFILE|MEM~442_combout\);

-- Location: LCCOMB_X19_Y19_N10
\REGFILE|MEM~443\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~443_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~442_combout\ & (\REGFILE|MEM~277_regout\)) # (!\REGFILE|MEM~442_combout\ & ((\REGFILE|MEM~213_regout\))))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \REGFILE|MEM~277_regout\,
	datac => \REGFILE|MEM~213_regout\,
	datad => \REGFILE|MEM~442_combout\,
	combout => \REGFILE|MEM~443_combout\);

-- Location: LCFF_X20_Y16_N17
\REGFILE|MEM~117\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[17]~17_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~117_regout\);

-- Location: LCCOMB_X20_Y16_N30
\REGFILE|MEM~444\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~444_combout\ = (\INSTREG|r1_out\(1) & (\INSTREG|r1_out\(0))) # (!\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0) & (\REGFILE|MEM~85_regout\)) # (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~53_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~85_regout\,
	datad => \REGFILE|MEM~53_regout\,
	combout => \REGFILE|MEM~444_combout\);

-- Location: LCCOMB_X20_Y16_N16
\REGFILE|MEM~445\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~445_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~444_combout\ & (\REGFILE|MEM~149_regout\)) # (!\REGFILE|MEM~444_combout\ & ((\REGFILE|MEM~117_regout\))))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~149_regout\,
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~117_regout\,
	datad => \REGFILE|MEM~444_combout\,
	combout => \REGFILE|MEM~445_combout\);

-- Location: LCCOMB_X20_Y19_N28
\REGFILE|MEM~446\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~446_combout\ = (\INSTREG|r1_out\(2) & (\REGFILE|MEM~443_combout\)) # (!\INSTREG|r1_out\(2) & ((\REGFILE|MEM~445_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~443_combout\,
	datad => \REGFILE|MEM~445_combout\,
	combout => \REGFILE|MEM~446_combout\);

-- Location: LCFF_X20_Y19_N29
\regA|dt_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(17));

-- Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(17),
	combout => \MemDir~combout\(17));

-- Location: LCCOMB_X20_Y19_N6
\PROGCOUNT|addr_out[17]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(17) = (GLOBAL(\PCwrite~clkctrl_outclk\) & ((\MemDir~combout\(17)))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & (\PROGCOUNT|addr_out\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(17),
	datab => \MemDir~combout\(17),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(17));

-- Location: LCCOMB_X20_Y19_N2
\MUXA|salida[17]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[17]~15_combout\ = (\rst~combout\ & (((\PROGCOUNT|addr_out\(17))))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & (\regA|dt_out\(17))) # (!\CONTROLU|ALUsrcA~0_combout\ & ((\PROGCOUNT|addr_out\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \regA|dt_out\(17),
	datac => \CONTROLU|ALUsrcA~0_combout\,
	datad => \PROGCOUNT|addr_out\(17),
	combout => \MUXA|salida[17]~15_combout\);

-- Location: LCCOMB_X23_Y14_N16
\ALUCOMP|Add0~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~122_combout\ = \MUXB|Mux15~0_combout\ $ (((\ALUCONTRL|op~0_combout\) # ((\CONTROLU|Equal0~6_combout\ & !\rst~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux15~0_combout\,
	datab => \ALUCONTRL|op~0_combout\,
	datac => \CONTROLU|Equal0~6_combout\,
	datad => \rst~combout\,
	combout => \ALUCOMP|Add0~122_combout\);

-- Location: LCFF_X23_Y18_N17
\MEM|MEM~115\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(15),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~115_regout\);

-- Location: LCFF_X22_Y19_N29
\MEM|MEM~147\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(15),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~147_regout\);

-- Location: LCCOMB_X22_Y19_N28
\MEM|MEM~370\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~370_combout\ = (\MEM|MEM~369_combout\ & (((\MEM|MEM~147_regout\) # (!\MUXPC|salida[1]~1_combout\)))) # (!\MEM|MEM~369_combout\ & (\MEM|MEM~115_regout\ & ((\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~369_combout\,
	datab => \MEM|MEM~115_regout\,
	datac => \MEM|MEM~147_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~370_combout\);

-- Location: LCCOMB_X22_Y16_N14
\MEM|MEM~371\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~371_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~368_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~370_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~368_combout\,
	datab => \MEM|MEM~370_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~371_combout\);

-- Location: LCFF_X22_Y16_N15
\MEM|dataOut[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(15));

-- Location: LCFF_X21_Y16_N13
\MDR|dt_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(15));

-- Location: LCCOMB_X21_Y16_N12
\MUXMemReg|salida[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[15]~15_combout\ = (\CONTROLU|Equal0~8_combout\ & ((\rst~combout\ & (\regALU|dt_out\(15))) # (!\rst~combout\ & ((\MDR|dt_out\(15)))))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(15),
	datab => \CONTROLU|Equal0~8_combout\,
	datac => \MDR|dt_out\(15),
	datad => \rst~combout\,
	combout => \MUXMemReg|salida[15]~15_combout\);

-- Location: LCFF_X19_Y16_N7
\REGFILE|MEM~147\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[15]~15_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~147_regout\);

-- Location: LCFF_X20_Y16_N9
\REGFILE|MEM~83\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[15]~15_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~83_regout\);

-- Location: LCFF_X19_Y16_N1
\REGFILE|MEM~51\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[15]~15_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~51_regout\);

-- Location: LCCOMB_X19_Y16_N0
\REGFILE|MEM~469\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~469_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~83_regout\) # ((\INSTREG|r2_out\(1))))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~51_regout\ & !\INSTREG|r2_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~83_regout\,
	datac => \REGFILE|MEM~51_regout\,
	datad => \INSTREG|r2_out\(1),
	combout => \REGFILE|MEM~469_combout\);

-- Location: LCCOMB_X19_Y16_N6
\REGFILE|MEM~470\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~470_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~469_combout\ & ((\REGFILE|MEM~147_regout\))) # (!\REGFILE|MEM~469_combout\ & (\REGFILE|MEM~115_regout\)))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~115_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~147_regout\,
	datad => \REGFILE|MEM~469_combout\,
	combout => \REGFILE|MEM~470_combout\);

-- Location: LCFF_X18_Y19_N13
\REGFILE|MEM~179\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[15]~15_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~179_regout\);

-- Location: LCCOMB_X18_Y19_N12
\REGFILE|MEM~467\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~467_combout\ = (\INSTREG|r2_out\(0) & (((\INSTREG|r2_out\(1))))) # (!\INSTREG|r2_out\(0) & ((\INSTREG|r2_out\(1) & (\REGFILE|MEM~243_regout\)) # (!\INSTREG|r2_out\(1) & ((\REGFILE|MEM~179_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~243_regout\,
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~179_regout\,
	datad => \INSTREG|r2_out\(1),
	combout => \REGFILE|MEM~467_combout\);

-- Location: LCFF_X19_Y19_N13
\REGFILE|MEM~275\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[15]~15_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~275_regout\);

-- Location: LCFF_X21_Y15_N27
\REGFILE|MEM~211\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[15]~15_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~211_regout\);

-- Location: LCCOMB_X19_Y19_N12
\REGFILE|MEM~468\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~468_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~467_combout\ & (\REGFILE|MEM~275_regout\)) # (!\REGFILE|MEM~467_combout\ & ((\REGFILE|MEM~211_regout\))))) # (!\INSTREG|r2_out\(0) & (\REGFILE|MEM~467_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~467_combout\,
	datac => \REGFILE|MEM~275_regout\,
	datad => \REGFILE|MEM~211_regout\,
	combout => \REGFILE|MEM~468_combout\);

-- Location: LCCOMB_X20_Y19_N26
\REGFILE|MEM~471\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~471_combout\ = (\INSTREG|r2_out\(2) & ((\REGFILE|MEM~468_combout\))) # (!\INSTREG|r2_out\(2) & (\REGFILE|MEM~470_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~470_combout\,
	datad => \REGFILE|MEM~468_combout\,
	combout => \REGFILE|MEM~471_combout\);

-- Location: LCFF_X20_Y19_N27
\regB|dt_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(15));

-- Location: LCCOMB_X22_Y16_N30
\INSTREG|imm_out[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|imm_out\(15) = (\CONTROLU|ALUsrcB[0]~0_combout\ & (\MEM|dataOut\(15))) # (!\CONTROLU|ALUsrcB[0]~0_combout\ & ((\INSTREG|imm_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|dataOut\(15),
	datac => \CONTROLU|ALUsrcB[0]~0_combout\,
	datad => \INSTREG|imm_out\(15),
	combout => \INSTREG|imm_out\(15));

-- Location: LCCOMB_X22_Y16_N0
\MUXB|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux16~0_combout\ = (!\CONTROLU|ALUsrcB[0]~0_combout\ & ((\CONTROLU|ALUsrcB[1]~2_combout\ & ((\INSTREG|imm_out\(15)))) # (!\CONTROLU|ALUsrcB[1]~2_combout\ & (\regB|dt_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcB[1]~2_combout\,
	datab => \regB|dt_out\(15),
	datac => \CONTROLU|ALUsrcB[0]~0_combout\,
	datad => \INSTREG|imm_out\(15),
	combout => \MUXB|Mux16~0_combout\);

-- Location: LCCOMB_X23_Y14_N26
\ALUCOMP|Add0~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~121_combout\ = \MUXB|Mux16~0_combout\ $ (((\ALUCONTRL|op~0_combout\) # ((\CONTROLU|Equal0~6_combout\ & !\rst~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op~0_combout\,
	datab => \MUXB|Mux16~0_combout\,
	datac => \CONTROLU|Equal0~6_combout\,
	datad => \rst~combout\,
	combout => \ALUCOMP|Add0~121_combout\);

-- Location: LCFF_X22_Y15_N5
\REGFILE|MEM~146\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[14]~14_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~146_regout\);

-- Location: LCFF_X19_Y16_N25
\REGFILE|MEM~50\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[14]~14_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~50_regout\);

-- Location: LCFF_X20_Y16_N21
\REGFILE|MEM~82\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[14]~14_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~82_regout\);

-- Location: LCCOMB_X19_Y16_N24
\REGFILE|MEM~479\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~479_combout\ = (\INSTREG|r2_out\(0) & ((\INSTREG|r2_out\(1)) # ((\REGFILE|MEM~82_regout\)))) # (!\INSTREG|r2_out\(0) & (!\INSTREG|r2_out\(1) & (\REGFILE|MEM~50_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~50_regout\,
	datad => \REGFILE|MEM~82_regout\,
	combout => \REGFILE|MEM~479_combout\);

-- Location: LCCOMB_X22_Y15_N4
\REGFILE|MEM~480\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~480_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~479_combout\ & ((\REGFILE|MEM~146_regout\))) # (!\REGFILE|MEM~479_combout\ & (\REGFILE|MEM~114_regout\)))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~114_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~146_regout\,
	datad => \REGFILE|MEM~479_combout\,
	combout => \REGFILE|MEM~480_combout\);

-- Location: LCFF_X19_Y19_N21
\REGFILE|MEM~274\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[14]~14_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~274_regout\);

-- Location: LCFF_X18_Y19_N25
\REGFILE|MEM~178\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[14]~14_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~178_regout\);

-- Location: LCFF_X19_Y19_N31
\REGFILE|MEM~242\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[14]~14_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~242_regout\);

-- Location: LCCOMB_X18_Y19_N14
\REGFILE|MEM~477\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~477_combout\ = (\INSTREG|r2_out\(1) & (((\INSTREG|r2_out\(0)) # (\REGFILE|MEM~242_regout\)))) # (!\INSTREG|r2_out\(1) & (\REGFILE|MEM~178_regout\ & (!\INSTREG|r2_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \REGFILE|MEM~178_regout\,
	datac => \INSTREG|r2_out\(0),
	datad => \REGFILE|MEM~242_regout\,
	combout => \REGFILE|MEM~477_combout\);

-- Location: LCCOMB_X19_Y19_N20
\REGFILE|MEM~478\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~478_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~477_combout\ & ((\REGFILE|MEM~274_regout\))) # (!\REGFILE|MEM~477_combout\ & (\REGFILE|MEM~210_regout\)))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~210_regout\,
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~274_regout\,
	datad => \REGFILE|MEM~477_combout\,
	combout => \REGFILE|MEM~478_combout\);

-- Location: LCCOMB_X22_Y15_N0
\REGFILE|MEM~481\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~481_combout\ = (\INSTREG|r2_out\(2) & ((\REGFILE|MEM~478_combout\))) # (!\INSTREG|r2_out\(2) & (\REGFILE|MEM~480_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~480_combout\,
	datad => \REGFILE|MEM~478_combout\,
	combout => \REGFILE|MEM~481_combout\);

-- Location: LCFF_X22_Y15_N1
\regB|dt_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(14));

-- Location: LCCOMB_X23_Y20_N10
\MEM|MEM~146feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~146feeder_combout\ = \regB|dt_out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(14),
	combout => \MEM|MEM~146feeder_combout\);

-- Location: LCFF_X23_Y20_N11
\MEM|MEM~146\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~146feeder_combout\,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~146_regout\);

-- Location: LCFF_X23_Y18_N21
\MEM|MEM~114\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(14),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~114_regout\);

-- Location: LCFF_X24_Y17_N31
\MEM|MEM~50\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(14),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~50_regout\);

-- Location: LCCOMB_X24_Y17_N30
\MEM|MEM~364\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~364_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~82_regout\) # ((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~50_regout\ & !\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~82_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~50_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~364_combout\);

-- Location: LCCOMB_X23_Y18_N20
\MEM|MEM~365\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~365_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~364_combout\ & (\MEM|MEM~146_regout\)) # (!\MEM|MEM~364_combout\ & ((\MEM|MEM~114_regout\))))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~146_regout\,
	datac => \MEM|MEM~114_regout\,
	datad => \MEM|MEM~364_combout\,
	combout => \MEM|MEM~365_combout\);

-- Location: LCCOMB_X22_Y16_N12
\MEM|MEM~366\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~366_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~363_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~365_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~363_combout\,
	datac => \MEM|MEM~365_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~366_combout\);

-- Location: LCFF_X22_Y16_N13
\MEM|dataOut[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(14));

-- Location: LCFF_X21_Y16_N15
\MDR|dt_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(14));

-- Location: LCCOMB_X21_Y16_N14
\MUXMemReg|salida[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[14]~14_combout\ = (\CONTROLU|Equal0~8_combout\ & ((\rst~combout\ & (\regALU|dt_out\(14))) # (!\rst~combout\ & ((\MDR|dt_out\(14)))))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(14),
	datab => \CONTROLU|Equal0~8_combout\,
	datac => \MDR|dt_out\(14),
	datad => \rst~combout\,
	combout => \MUXMemReg|salida[14]~14_combout\);

-- Location: LCCOMB_X18_Y19_N30
\REGFILE|MEM~210feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~210feeder_combout\ = \MUXMemReg|salida[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUXMemReg|salida[14]~14_combout\,
	combout => \REGFILE|MEM~210feeder_combout\);

-- Location: LCFF_X18_Y19_N31
\REGFILE|MEM~210\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~210feeder_combout\,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~210_regout\);

-- Location: LCCOMB_X19_Y19_N30
\REGFILE|MEM~472\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~472_combout\ = (\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0)) # ((\REGFILE|MEM~242_regout\)))) # (!\INSTREG|r1_out\(1) & (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~178_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~242_regout\,
	datad => \REGFILE|MEM~178_regout\,
	combout => \REGFILE|MEM~472_combout\);

-- Location: LCCOMB_X19_Y19_N18
\REGFILE|MEM~473\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~473_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~472_combout\ & (\REGFILE|MEM~274_regout\)) # (!\REGFILE|MEM~472_combout\ & ((\REGFILE|MEM~210_regout\))))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~274_regout\,
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~210_regout\,
	datad => \REGFILE|MEM~472_combout\,
	combout => \REGFILE|MEM~473_combout\);

-- Location: LCCOMB_X20_Y19_N14
\REGFILE|MEM~476\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~476_combout\ = (\INSTREG|r1_out\(2) & ((\REGFILE|MEM~473_combout\))) # (!\INSTREG|r1_out\(2) & (\REGFILE|MEM~475_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~475_combout\,
	datac => \INSTREG|r1_out\(2),
	datad => \REGFILE|MEM~473_combout\,
	combout => \REGFILE|MEM~476_combout\);

-- Location: LCFF_X20_Y19_N15
\regA|dt_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(14));

-- Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(14),
	combout => \MemDir~combout\(14));

-- Location: LCCOMB_X20_Y19_N20
\PROGCOUNT|addr_out[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(14) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(14))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDir~combout\(14),
	datac => \PROGCOUNT|addr_out\(14),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(14));

-- Location: LCCOMB_X20_Y19_N16
\MUXA|salida[14]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[14]~18_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & ((\PROGCOUNT|addr_out\(14)))) # (!\rst~combout\ & (\regA|dt_out\(14))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (((\PROGCOUNT|addr_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcA~0_combout\,
	datab => \regA|dt_out\(14),
	datac => \PROGCOUNT|addr_out\(14),
	datad => \rst~combout\,
	combout => \MUXA|salida[14]~18_combout\);

-- Location: LCCOMB_X21_Y15_N24
\PROGCOUNT|addr_out[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(13) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(13))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDir~combout\(13),
	datac => \PROGCOUNT|addr_out\(13),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(13));

-- Location: LCFF_X21_Y15_N3
\REGFILE|MEM~209\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[13]~13_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~209_regout\);

-- Location: LCFF_X20_Y14_N23
\REGFILE|MEM~177\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[13]~13_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~177_regout\);

-- Location: LCFF_X20_Y14_N1
\REGFILE|MEM~241\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[13]~13_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~241_regout\);

-- Location: LCCOMB_X20_Y14_N22
\REGFILE|MEM~487\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~487_combout\ = (\INSTREG|r2_out\(1) & ((\INSTREG|r2_out\(0)) # ((\REGFILE|MEM~241_regout\)))) # (!\INSTREG|r2_out\(1) & (!\INSTREG|r2_out\(0) & (\REGFILE|MEM~177_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~177_regout\,
	datad => \REGFILE|MEM~241_regout\,
	combout => \REGFILE|MEM~487_combout\);

-- Location: LCCOMB_X20_Y13_N14
\REGFILE|MEM~488\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~488_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~487_combout\ & (\REGFILE|MEM~273_regout\)) # (!\REGFILE|MEM~487_combout\ & ((\REGFILE|MEM~209_regout\))))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~273_regout\,
	datac => \REGFILE|MEM~209_regout\,
	datad => \REGFILE|MEM~487_combout\,
	combout => \REGFILE|MEM~488_combout\);

-- Location: LCFF_X19_Y13_N3
\REGFILE|MEM~145\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[13]~13_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~145_regout\);

-- Location: LCFF_X19_Y16_N31
\REGFILE|MEM~49\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[13]~13_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~49_regout\);

-- Location: LCFF_X20_Y16_N29
\REGFILE|MEM~81\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[13]~13_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~81_regout\);

-- Location: LCCOMB_X19_Y16_N30
\REGFILE|MEM~489\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~489_combout\ = (\INSTREG|r2_out\(0) & ((\INSTREG|r2_out\(1)) # ((\REGFILE|MEM~81_regout\)))) # (!\INSTREG|r2_out\(0) & (!\INSTREG|r2_out\(1) & (\REGFILE|MEM~49_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~49_regout\,
	datad => \REGFILE|MEM~81_regout\,
	combout => \REGFILE|MEM~489_combout\);

-- Location: LCCOMB_X19_Y13_N26
\REGFILE|MEM~490\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~490_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~489_combout\ & ((\REGFILE|MEM~145_regout\))) # (!\REGFILE|MEM~489_combout\ & (\REGFILE|MEM~113_regout\)))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~113_regout\,
	datab => \REGFILE|MEM~145_regout\,
	datac => \INSTREG|r2_out\(1),
	datad => \REGFILE|MEM~489_combout\,
	combout => \REGFILE|MEM~490_combout\);

-- Location: LCCOMB_X19_Y13_N4
\REGFILE|MEM~491\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~491_combout\ = (\INSTREG|r2_out\(2) & (\REGFILE|MEM~488_combout\)) # (!\INSTREG|r2_out\(2) & ((\REGFILE|MEM~490_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~488_combout\,
	datad => \REGFILE|MEM~490_combout\,
	combout => \REGFILE|MEM~491_combout\);

-- Location: LCFF_X19_Y13_N5
\regB|dt_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(13));

-- Location: LCCOMB_X22_Y16_N6
\MUXB|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux18~0_combout\ = (!\CONTROLU|ALUsrcB[0]~0_combout\ & ((\CONTROLU|ALUsrcB[1]~2_combout\ & (\INSTREG|imm_out\(13))) # (!\CONTROLU|ALUsrcB[1]~2_combout\ & ((\regB|dt_out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcB[1]~2_combout\,
	datab => \INSTREG|imm_out\(13),
	datac => \CONTROLU|ALUsrcB[0]~0_combout\,
	datad => \regB|dt_out\(13),
	combout => \MUXB|Mux18~0_combout\);

-- Location: LCCOMB_X23_Y12_N26
\ALUCOMP|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux18~1_combout\ = (\MUXA|salida[13]~19_combout\ & ((\MUXB|Mux18~0_combout\) # ((\ALUCONTRL|op[0]~1_combout\ & !\ALUCOMP|Mux28~6_combout\)))) # (!\MUXA|salida[13]~19_combout\ & (\MUXB|Mux18~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & 
-- !\ALUCOMP|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[13]~19_combout\,
	datab => \MUXB|Mux18~0_combout\,
	datac => \ALUCONTRL|op[0]~1_combout\,
	datad => \ALUCOMP|Mux28~6_combout\,
	combout => \ALUCOMP|Mux18~1_combout\);

-- Location: LCFF_X19_Y14_N9
\REGFILE|MEM~207\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[11]~11_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~207_regout\);

-- Location: LCCOMB_X18_Y14_N12
\REGFILE|MEM~502\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~502_combout\ = (\INSTREG|r1_out\(0) & (\INSTREG|r1_out\(1))) # (!\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1) & (\REGFILE|MEM~239_regout\)) # (!\INSTREG|r1_out\(1) & ((\REGFILE|MEM~175_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~239_regout\,
	datad => \REGFILE|MEM~175_regout\,
	combout => \REGFILE|MEM~502_combout\);

-- Location: LCCOMB_X18_Y14_N4
\REGFILE|MEM~503\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~503_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~502_combout\ & (\REGFILE|MEM~271_regout\)) # (!\REGFILE|MEM~502_combout\ & ((\REGFILE|MEM~207_regout\))))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \REGFILE|MEM~271_regout\,
	datac => \REGFILE|MEM~207_regout\,
	datad => \REGFILE|MEM~502_combout\,
	combout => \REGFILE|MEM~503_combout\);

-- Location: LCFF_X18_Y15_N11
\REGFILE|MEM~47\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[11]~11_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~47_regout\);

-- Location: LCFF_X18_Y15_N13
\REGFILE|MEM~79\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[11]~11_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~79_regout\);

-- Location: LCCOMB_X18_Y15_N10
\REGFILE|MEM~504\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~504_combout\ = (\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1)) # ((\REGFILE|MEM~79_regout\)))) # (!\INSTREG|r1_out\(0) & (!\INSTREG|r1_out\(1) & (\REGFILE|MEM~47_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~47_regout\,
	datad => \REGFILE|MEM~79_regout\,
	combout => \REGFILE|MEM~504_combout\);

-- Location: LCCOMB_X25_Y14_N6
\REGFILE|MEM~505\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~505_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~504_combout\ & (\REGFILE|MEM~143_regout\)) # (!\REGFILE|MEM~504_combout\ & ((\REGFILE|MEM~111_regout\))))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \REGFILE|MEM~143_regout\,
	datac => \REGFILE|MEM~111_regout\,
	datad => \REGFILE|MEM~504_combout\,
	combout => \REGFILE|MEM~505_combout\);

-- Location: LCCOMB_X25_Y14_N22
\REGFILE|MEM~506\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~506_combout\ = (\INSTREG|r1_out\(2) & (\REGFILE|MEM~503_combout\)) # (!\INSTREG|r1_out\(2) & ((\REGFILE|MEM~505_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~503_combout\,
	datad => \REGFILE|MEM~505_combout\,
	combout => \REGFILE|MEM~506_combout\);

-- Location: LCFF_X25_Y14_N23
\regA|dt_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(11));

-- Location: LCCOMB_X25_Y14_N20
\PROGCOUNT|addr_out[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(11) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(11))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDir~combout\(11),
	datac => \PROGCOUNT|addr_out\(11),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(11));

-- Location: LCCOMB_X25_Y14_N12
\MUXA|salida[11]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[11]~21_combout\ = (\rst~combout\ & (((\PROGCOUNT|addr_out\(11))))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & (\regA|dt_out\(11))) # (!\CONTROLU|ALUsrcA~0_combout\ & ((\PROGCOUNT|addr_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \regA|dt_out\(11),
	datac => \PROGCOUNT|addr_out\(11),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[11]~21_combout\);

-- Location: LCFF_X18_Y14_N17
\REGFILE|MEM~174\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[10]~10_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~174_regout\);

-- Location: LCFF_X18_Y14_N27
\REGFILE|MEM~238\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[10]~10_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~238_regout\);

-- Location: LCCOMB_X18_Y14_N16
\REGFILE|MEM~517\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~517_combout\ = (\INSTREG|r2_out\(0) & (\INSTREG|r2_out\(1))) # (!\INSTREG|r2_out\(0) & ((\INSTREG|r2_out\(1) & ((\REGFILE|MEM~238_regout\))) # (!\INSTREG|r2_out\(1) & (\REGFILE|MEM~174_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~174_regout\,
	datad => \REGFILE|MEM~238_regout\,
	combout => \REGFILE|MEM~517_combout\);

-- Location: LCCOMB_X19_Y14_N10
\REGFILE|MEM~518\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~518_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~517_combout\ & ((\REGFILE|MEM~270_regout\))) # (!\REGFILE|MEM~517_combout\ & (\REGFILE|MEM~206_regout\)))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~206_regout\,
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~270_regout\,
	datad => \REGFILE|MEM~517_combout\,
	combout => \REGFILE|MEM~518_combout\);

-- Location: LCCOMB_X23_Y16_N6
\REGFILE|MEM~521\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~521_combout\ = (\INSTREG|r2_out\(2) & ((\REGFILE|MEM~518_combout\))) # (!\INSTREG|r2_out\(2) & (\REGFILE|MEM~520_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~520_combout\,
	datac => \INSTREG|r2_out\(2),
	datad => \REGFILE|MEM~518_combout\,
	combout => \REGFILE|MEM~521_combout\);

-- Location: LCFF_X23_Y16_N7
\regB|dt_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(10));

-- Location: LCFF_X21_Y20_N13
\MEM|MEM~238\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(10),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~238_regout\);

-- Location: LCFF_X21_Y20_N19
\MEM|MEM~174\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(10),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~174_regout\);

-- Location: LCCOMB_X21_Y20_N18
\MEM|MEM~342\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~342_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~238_regout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~174_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~238_regout\,
	datac => \MEM|MEM~174_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~342_combout\);

-- Location: LCFF_X22_Y20_N19
\MEM|MEM~270\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(10),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~270_regout\);

-- Location: LCCOMB_X22_Y20_N18
\MEM|MEM~343\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~343_combout\ = (\MEM|MEM~342_combout\ & (((\MEM|MEM~270_regout\) # (!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~342_combout\ & (\MEM|MEM~206_regout\ & ((\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~206_regout\,
	datab => \MEM|MEM~342_combout\,
	datac => \MEM|MEM~270_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~343_combout\);

-- Location: LCCOMB_X23_Y18_N18
\MEM|MEM~110feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~110feeder_combout\ = \regB|dt_out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(10),
	combout => \MEM|MEM~110feeder_combout\);

-- Location: LCFF_X23_Y18_N19
\MEM|MEM~110\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~110feeder_combout\,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~110_regout\);

-- Location: LCFF_X23_Y20_N17
\MEM|MEM~142\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(10),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~142_regout\);

-- Location: LCFF_X23_Y19_N31
\MEM|MEM~46\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(10),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~46_regout\);

-- Location: LCFF_X23_Y19_N13
\MEM|MEM~78\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(10),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~78_regout\);

-- Location: LCCOMB_X23_Y19_N30
\MEM|MEM~344\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~344_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\) # ((\MEM|MEM~78_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (!\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~46_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~46_regout\,
	datad => \MEM|MEM~78_regout\,
	combout => \MEM|MEM~344_combout\);

-- Location: LCCOMB_X23_Y20_N16
\MEM|MEM~345\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~345_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~344_combout\ & ((\MEM|MEM~142_regout\))) # (!\MEM|MEM~344_combout\ & (\MEM|MEM~110_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~110_regout\,
	datac => \MEM|MEM~142_regout\,
	datad => \MEM|MEM~344_combout\,
	combout => \MEM|MEM~345_combout\);

-- Location: LCCOMB_X23_Y20_N6
\MEM|MEM~346\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~346_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~343_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~345_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXPC|salida[2]~2_combout\,
	datac => \MEM|MEM~343_combout\,
	datad => \MEM|MEM~345_combout\,
	combout => \MEM|MEM~346_combout\);

-- Location: LCFF_X23_Y20_N7
\MEM|dataOut[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(10));

-- Location: LCFF_X24_Y16_N19
\MDR|dt_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(10));

-- Location: LCCOMB_X24_Y16_N18
\MUXMemReg|salida[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[10]~10_combout\ = (\rst~combout\ & (\regALU|dt_out\(10))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & ((\MDR|dt_out\(10)))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(10),
	datab => \rst~combout\,
	datac => \MDR|dt_out\(10),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[10]~10_combout\);

-- Location: LCFF_X19_Y14_N11
\REGFILE|MEM~270\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[10]~10_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~270_regout\);

-- Location: LCCOMB_X18_Y14_N26
\REGFILE|MEM~512\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~512_combout\ = (\INSTREG|r1_out\(1) & (((\REGFILE|MEM~238_regout\) # (\INSTREG|r1_out\(0))))) # (!\INSTREG|r1_out\(1) & (\REGFILE|MEM~174_regout\ & ((!\INSTREG|r1_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~174_regout\,
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~238_regout\,
	datad => \INSTREG|r1_out\(0),
	combout => \REGFILE|MEM~512_combout\);

-- Location: LCFF_X19_Y14_N25
\REGFILE|MEM~206\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[10]~10_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~206_regout\);

-- Location: LCCOMB_X18_Y14_N22
\REGFILE|MEM~513\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~513_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~512_combout\ & (\REGFILE|MEM~270_regout\)) # (!\REGFILE|MEM~512_combout\ & ((\REGFILE|MEM~206_regout\))))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~512_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \REGFILE|MEM~270_regout\,
	datac => \REGFILE|MEM~512_combout\,
	datad => \REGFILE|MEM~206_regout\,
	combout => \REGFILE|MEM~513_combout\);

-- Location: LCCOMB_X24_Y16_N10
\REGFILE|MEM~142feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~142feeder_combout\ = \MUXMemReg|salida[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[10]~10_combout\,
	combout => \REGFILE|MEM~142feeder_combout\);

-- Location: LCFF_X24_Y16_N11
\REGFILE|MEM~142\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~142feeder_combout\,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~142_regout\);

-- Location: LCFF_X20_Y16_N15
\REGFILE|MEM~110\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[10]~10_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~110_regout\);

-- Location: LCFF_X20_Y16_N5
\REGFILE|MEM~78\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[10]~10_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~78_regout\);

-- Location: LCFF_X19_Y16_N15
\REGFILE|MEM~46\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[10]~10_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~46_regout\);

-- Location: LCCOMB_X20_Y16_N4
\REGFILE|MEM~514\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~514_combout\ = (\INSTREG|r1_out\(1) & (\INSTREG|r1_out\(0))) # (!\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0) & (\REGFILE|MEM~78_regout\)) # (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~46_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~78_regout\,
	datad => \REGFILE|MEM~46_regout\,
	combout => \REGFILE|MEM~514_combout\);

-- Location: LCCOMB_X25_Y14_N10
\REGFILE|MEM~515\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~515_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~514_combout\ & (\REGFILE|MEM~142_regout\)) # (!\REGFILE|MEM~514_combout\ & ((\REGFILE|MEM~110_regout\))))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \REGFILE|MEM~142_regout\,
	datac => \REGFILE|MEM~110_regout\,
	datad => \REGFILE|MEM~514_combout\,
	combout => \REGFILE|MEM~515_combout\);

-- Location: LCCOMB_X25_Y14_N28
\REGFILE|MEM~516\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~516_combout\ = (\INSTREG|r1_out\(2) & (\REGFILE|MEM~513_combout\)) # (!\INSTREG|r1_out\(2) & ((\REGFILE|MEM~515_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~513_combout\,
	datad => \REGFILE|MEM~515_combout\,
	combout => \REGFILE|MEM~516_combout\);

-- Location: LCFF_X25_Y14_N29
\regA|dt_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(10));

-- Location: LCCOMB_X25_Y14_N24
\PROGCOUNT|addr_out[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(10) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(10))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDir~combout\(10),
	datac => \PROGCOUNT|addr_out\(10),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(10));

-- Location: LCCOMB_X25_Y14_N30
\MUXA|salida[10]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[10]~22_combout\ = (\rst~combout\ & (((\PROGCOUNT|addr_out\(10))))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & (\regA|dt_out\(10))) # (!\CONTROLU|ALUsrcA~0_combout\ & ((\PROGCOUNT|addr_out\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \regA|dt_out\(10),
	datac => \PROGCOUNT|addr_out\(10),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[10]~22_combout\);

-- Location: LCCOMB_X20_Y20_N26
\MDR|dt_out[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MDR|dt_out[9]~feeder_combout\ = \MEM|dataOut\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|dataOut\(9),
	combout => \MDR|dt_out[9]~feeder_combout\);

-- Location: LCFF_X20_Y20_N27
\MDR|dt_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MDR|dt_out[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(9));

-- Location: LCCOMB_X23_Y14_N24
\ALUCOMP|Add0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~66_combout\ = (\MUXB|Mux23~2_combout\ & (\CONTROLU|ALUsrcB[0]~0_combout\ $ (((!\CONTROLU|ALUop[0]~0_combout\ & !\ALUCONTRL|op~0_combout\))))) # (!\MUXB|Mux23~2_combout\ & ((\CONTROLU|ALUop[0]~0_combout\) # ((\ALUCONTRL|op~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux23~2_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \ALUCONTRL|op~0_combout\,
	datad => \CONTROLU|ALUsrcB[0]~0_combout\,
	combout => \ALUCOMP|Add0~66_combout\);

-- Location: LCFF_X21_Y16_N31
\MDR|dt_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(7));

-- Location: LCCOMB_X21_Y16_N30
\MUXMemReg|salida[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[7]~7_combout\ = (\CONTROLU|Equal0~8_combout\ & ((\rst~combout\ & (\regALU|dt_out\(7))) # (!\rst~combout\ & ((\MDR|dt_out\(7)))))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(7),
	datab => \CONTROLU|Equal0~8_combout\,
	datac => \MDR|dt_out\(7),
	datad => \rst~combout\,
	combout => \MUXMemReg|salida[7]~7_combout\);

-- Location: LCFF_X19_Y14_N5
\REGFILE|MEM~203\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[7]~7_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~203_regout\);

-- Location: LCFF_X19_Y14_N15
\REGFILE|MEM~267\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[7]~7_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~267_regout\);

-- Location: LCCOMB_X19_Y14_N14
\REGFILE|MEM~548\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~548_combout\ = (\REGFILE|MEM~547_combout\ & (((\REGFILE|MEM~267_regout\) # (!\INSTREG|r2_out\(0))))) # (!\REGFILE|MEM~547_combout\ & (\REGFILE|MEM~203_regout\ & ((\INSTREG|r2_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~547_combout\,
	datab => \REGFILE|MEM~203_regout\,
	datac => \REGFILE|MEM~267_regout\,
	datad => \INSTREG|r2_out\(0),
	combout => \REGFILE|MEM~548_combout\);

-- Location: LCCOMB_X20_Y16_N18
\REGFILE|MEM~107feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~107feeder_combout\ = \MUXMemReg|salida[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[7]~7_combout\,
	combout => \REGFILE|MEM~107feeder_combout\);

-- Location: LCFF_X20_Y16_N19
\REGFILE|MEM~107\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~107feeder_combout\,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~107_regout\);

-- Location: LCFF_X19_Y16_N23
\REGFILE|MEM~139\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[7]~7_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~139_regout\);

-- Location: LCFF_X19_Y16_N29
\REGFILE|MEM~43\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[7]~7_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~43_regout\);

-- Location: LCFF_X20_Y12_N5
\REGFILE|MEM~75\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[7]~7_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~75_regout\);

-- Location: LCCOMB_X19_Y16_N28
\REGFILE|MEM~549\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~549_combout\ = (\INSTREG|r2_out\(0) & ((\INSTREG|r2_out\(1)) # ((\REGFILE|MEM~75_regout\)))) # (!\INSTREG|r2_out\(0) & (!\INSTREG|r2_out\(1) & (\REGFILE|MEM~43_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~43_regout\,
	datad => \REGFILE|MEM~75_regout\,
	combout => \REGFILE|MEM~549_combout\);

-- Location: LCCOMB_X19_Y16_N22
\REGFILE|MEM~550\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~550_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~549_combout\ & ((\REGFILE|MEM~139_regout\))) # (!\REGFILE|MEM~549_combout\ & (\REGFILE|MEM~107_regout\)))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \REGFILE|MEM~107_regout\,
	datac => \REGFILE|MEM~139_regout\,
	datad => \REGFILE|MEM~549_combout\,
	combout => \REGFILE|MEM~550_combout\);

-- Location: LCCOMB_X22_Y12_N16
\REGFILE|MEM~551\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~551_combout\ = (\INSTREG|r2_out\(2) & (\REGFILE|MEM~548_combout\)) # (!\INSTREG|r2_out\(2) & ((\REGFILE|MEM~550_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~548_combout\,
	datad => \REGFILE|MEM~550_combout\,
	combout => \REGFILE|MEM~551_combout\);

-- Location: LCFF_X22_Y12_N17
\regB|dt_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(7));

-- Location: LCFF_X22_Y20_N7
\MEM|MEM~267\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(7),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~267_regout\);

-- Location: LCFF_X21_Y20_N7
\MEM|MEM~171\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(7),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~171_regout\);

-- Location: LCCOMB_X21_Y20_N6
\MEM|MEM~327\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~327_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~235_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~171_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~235_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~171_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~327_combout\);

-- Location: LCCOMB_X22_Y20_N6
\MEM|MEM~328\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~328_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~327_combout\ & ((\MEM|MEM~267_regout\))) # (!\MEM|MEM~327_combout\ & (\MEM|MEM~203_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~203_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~267_regout\,
	datad => \MEM|MEM~327_combout\,
	combout => \MEM|MEM~328_combout\);

-- Location: LCFF_X24_Y19_N17
\MEM|MEM~107\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(7),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~107_regout\);

-- Location: LCFF_X24_Y17_N23
\MEM|MEM~43\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(7),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~43_regout\);

-- Location: LCCOMB_X24_Y17_N22
\MEM|MEM~329\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~329_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~75_regout\) # ((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~43_regout\ & !\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~75_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~43_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~329_combout\);

-- Location: LCCOMB_X24_Y19_N16
\MEM|MEM~330\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~330_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~329_combout\ & (\MEM|MEM~139_regout\)) # (!\MEM|MEM~329_combout\ & ((\MEM|MEM~107_regout\))))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~139_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~107_regout\,
	datad => \MEM|MEM~329_combout\,
	combout => \MEM|MEM~330_combout\);

-- Location: LCCOMB_X23_Y17_N16
\MEM|MEM~331\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~331_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~328_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~330_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|MEM~328_combout\,
	datac => \MEM|MEM~330_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~331_combout\);

-- Location: LCFF_X23_Y17_N17
\MEM|dataOut[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(7));

-- Location: LCCOMB_X22_Y12_N4
\INSTREG|imm_out[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|imm_out\(7) = (\CONTROLU|ALUsrcB[0]~0_combout\ & ((\MEM|dataOut\(7)))) # (!\CONTROLU|ALUsrcB[0]~0_combout\ & (\INSTREG|imm_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|imm_out\(7),
	datac => \CONTROLU|ALUsrcB[0]~0_combout\,
	datad => \MEM|dataOut\(7),
	combout => \INSTREG|imm_out\(7));

-- Location: LCCOMB_X22_Y12_N18
\MUXB|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux24~2_combout\ = (\rst~combout\ & (\regB|dt_out\(7))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcB~1_combout\ & ((\INSTREG|imm_out\(7)))) # (!\CONTROLU|ALUsrcB~1_combout\ & (\regB|dt_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(7),
	datab => \INSTREG|imm_out\(7),
	datac => \rst~combout\,
	datad => \CONTROLU|ALUsrcB~1_combout\,
	combout => \MUXB|Mux24~2_combout\);

-- Location: LCCOMB_X23_Y12_N18
\ALUCOMP|Add0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~63_combout\ = (\CONTROLU|ALUop[0]~0_combout\ & (((\CONTROLU|ALUsrcB[0]~0_combout\)) # (!\MUXB|Mux24~2_combout\))) # (!\CONTROLU|ALUop[0]~0_combout\ & (\ALUCONTRL|op~0_combout\ $ (((\MUXB|Mux24~2_combout\ & 
-- !\CONTROLU|ALUsrcB[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \MUXB|Mux24~2_combout\,
	datac => \CONTROLU|ALUsrcB[0]~0_combout\,
	datad => \ALUCONTRL|op~0_combout\,
	combout => \ALUCOMP|Add0~63_combout\);

-- Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(6),
	combout => \MemDir~combout\(6));

-- Location: LCCOMB_X21_Y14_N22
\PROGCOUNT|addr_out[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(6) = (GLOBAL(\PCwrite~clkctrl_outclk\) & ((\MemDir~combout\(6)))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & (\PROGCOUNT|addr_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PROGCOUNT|addr_out\(6),
	datac => \MemDir~combout\(6),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(6));

-- Location: LCCOMB_X23_Y14_N28
\MUXB|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux25~3_combout\ = (\MUXB|Mux25~2_combout\ & ((\rst~combout\) # (!\CONTROLU|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux25~2_combout\,
	datac => \rst~combout\,
	datad => \CONTROLU|Equal0~2_combout\,
	combout => \MUXB|Mux25~3_combout\);

-- Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(5),
	combout => \MemDir~combout\(5));

-- Location: LCCOMB_X25_Y15_N20
\PROGCOUNT|addr_out[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(5) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(5))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDir~combout\(5),
	datac => \PROGCOUNT|addr_out\(5),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(5));

-- Location: LCCOMB_X25_Y15_N12
\MUXA|salida[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[5]~27_combout\ = (\rst~combout\ & (((\PROGCOUNT|addr_out\(5))))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & (\regA|dt_out\(5))) # (!\CONTROLU|ALUsrcA~0_combout\ & ((\PROGCOUNT|addr_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regA|dt_out\(5),
	datab => \rst~combout\,
	datac => \PROGCOUNT|addr_out\(5),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[5]~27_combout\);

-- Location: LCCOMB_X23_Y11_N14
\ALUCOMP|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux27~0_combout\ = (\MUXB|Mux27~3_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((\MUXA|salida[4]~28_combout\ & !\ALUCOMP|Mux28~3_combout\)))) # (!\MUXB|Mux27~3_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\MUXA|salida[4]~28_combout\) # 
-- (\ALUCOMP|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux27~3_combout\,
	datab => \MUXA|salida[4]~28_combout\,
	datac => \ALUCOMP|Mux28~3_combout\,
	datad => \ALUCONTRL|op[0]~1_combout\,
	combout => \ALUCOMP|Mux27~0_combout\);

-- Location: LCCOMB_X23_Y11_N26
\ALUCOMP|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux27~1_combout\ = (\ALUCOMP|Mux27~0_combout\ & (((\ALUCOMP|LessThan0~62_combout\) # (!\ALUCOMP|Mux28~3_combout\)))) # (!\ALUCOMP|Mux27~0_combout\ & (\ALUCOMP|Add0~55_combout\ & ((\ALUCOMP|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~55_combout\,
	datab => \ALUCOMP|Mux27~0_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Mux28~3_combout\,
	combout => \ALUCOMP|Mux27~1_combout\);

-- Location: LCCOMB_X23_Y11_N18
\ALUCOMP|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux27~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (((!\MUXA|salida[4]~28_combout\)) # (!\MUXB|Mux27~3_combout\))) # (!\ALUCOMP|Mux28~6_combout\ & (((\ALUCOMP|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux27~3_combout\,
	datab => \ALUCOMP|Mux28~6_combout\,
	datac => \MUXA|salida[4]~28_combout\,
	datad => \ALUCOMP|Mux27~1_combout\,
	combout => \ALUCOMP|Mux27~2_combout\);

-- Location: LCFF_X23_Y11_N19
\regALU|dt_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux27~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(4));

-- Location: LCFF_X20_Y17_N9
\REGFILE|MEM~264\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[4]~4_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~264_regout\);

-- Location: LCFF_X20_Y14_N17
\REGFILE|MEM~168\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[4]~4_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~168_regout\);

-- Location: LCFF_X20_Y14_N27
\REGFILE|MEM~232\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[4]~4_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~232_regout\);

-- Location: LCCOMB_X20_Y14_N16
\REGFILE|MEM~577\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~577_combout\ = (\INSTREG|r2_out\(1) & ((\INSTREG|r2_out\(0)) # ((\REGFILE|MEM~232_regout\)))) # (!\INSTREG|r2_out\(1) & (!\INSTREG|r2_out\(0) & (\REGFILE|MEM~168_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~168_regout\,
	datad => \REGFILE|MEM~232_regout\,
	combout => \REGFILE|MEM~577_combout\);

-- Location: LCCOMB_X20_Y17_N26
\REGFILE|MEM~578\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~578_combout\ = (\REGFILE|MEM~577_combout\ & (((\REGFILE|MEM~264_regout\) # (!\INSTREG|r2_out\(0))))) # (!\REGFILE|MEM~577_combout\ & (\REGFILE|MEM~200_regout\ & ((\INSTREG|r2_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~200_regout\,
	datab => \REGFILE|MEM~264_regout\,
	datac => \REGFILE|MEM~577_combout\,
	datad => \INSTREG|r2_out\(0),
	combout => \REGFILE|MEM~578_combout\);

-- Location: LCFF_X19_Y15_N25
\REGFILE|MEM~104\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[4]~4_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~104_regout\);

-- Location: LCFF_X18_Y15_N27
\REGFILE|MEM~40\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[4]~4_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~40_regout\);

-- Location: LCFF_X18_Y15_N29
\REGFILE|MEM~72\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[4]~4_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~72_regout\);

-- Location: LCCOMB_X18_Y15_N26
\REGFILE|MEM~579\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~579_combout\ = (\INSTREG|r2_out\(1) & (\INSTREG|r2_out\(0))) # (!\INSTREG|r2_out\(1) & ((\INSTREG|r2_out\(0) & ((\REGFILE|MEM~72_regout\))) # (!\INSTREG|r2_out\(0) & (\REGFILE|MEM~40_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~40_regout\,
	datad => \REGFILE|MEM~72_regout\,
	combout => \REGFILE|MEM~579_combout\);

-- Location: LCCOMB_X19_Y15_N24
\REGFILE|MEM~580\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~580_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~579_combout\ & (\REGFILE|MEM~136_regout\)) # (!\REGFILE|MEM~579_combout\ & ((\REGFILE|MEM~104_regout\))))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~136_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~104_regout\,
	datad => \REGFILE|MEM~579_combout\,
	combout => \REGFILE|MEM~580_combout\);

-- Location: LCCOMB_X20_Y17_N0
\REGFILE|MEM~581\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~581_combout\ = (\INSTREG|r2_out\(2) & (\REGFILE|MEM~578_combout\)) # (!\INSTREG|r2_out\(2) & ((\REGFILE|MEM~580_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(2),
	datab => \REGFILE|MEM~578_combout\,
	datad => \REGFILE|MEM~580_combout\,
	combout => \REGFILE|MEM~581_combout\);

-- Location: LCFF_X20_Y17_N1
\regB|dt_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(4));

-- Location: LCCOMB_X22_Y18_N22
\MEM|MEM~200feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~200feeder_combout\ = \regB|dt_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(4),
	combout => \MEM|MEM~200feeder_combout\);

-- Location: LCFF_X22_Y18_N23
\MEM|MEM~200\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~200feeder_combout\,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~200_regout\);

-- Location: LCFF_X24_Y18_N29
\MEM|MEM~264\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(4),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~264_regout\);

-- Location: LCCOMB_X24_Y18_N28
\MEM|MEM~313\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~313_combout\ = (\MEM|MEM~312_combout\ & (((\MEM|MEM~264_regout\) # (!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~312_combout\ & (\MEM|MEM~200_regout\ & ((\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~312_combout\,
	datab => \MEM|MEM~200_regout\,
	datac => \MEM|MEM~264_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~313_combout\);

-- Location: LCCOMB_X24_Y18_N26
\MEM|MEM~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~316_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~313_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~315_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~315_combout\,
	datac => \MUXPC|salida[2]~2_combout\,
	datad => \MEM|MEM~313_combout\,
	combout => \MEM|MEM~316_combout\);

-- Location: LCFF_X24_Y18_N27
\MEM|dataOut[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(4));

-- Location: LCFF_X20_Y18_N31
\MDR|dt_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(4));

-- Location: LCCOMB_X20_Y18_N30
\MUXMemReg|salida[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[4]~4_combout\ = (\rst~combout\ & (\regALU|dt_out\(4))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & ((\MDR|dt_out\(4)))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \regALU|dt_out\(4),
	datac => \MDR|dt_out\(4),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[4]~4_combout\);

-- Location: LCFF_X19_Y12_N1
\REGFILE|MEM~200\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[4]~4_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~200_regout\);

-- Location: LCCOMB_X20_Y14_N26
\REGFILE|MEM~572\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~572_combout\ = (\INSTREG|r1_out\(0) & (((\INSTREG|r1_out\(1))))) # (!\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1) & ((\REGFILE|MEM~232_regout\))) # (!\INSTREG|r1_out\(1) & (\REGFILE|MEM~168_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~168_regout\,
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~232_regout\,
	datad => \INSTREG|r1_out\(1),
	combout => \REGFILE|MEM~572_combout\);

-- Location: LCCOMB_X19_Y12_N16
\REGFILE|MEM~573\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~573_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~572_combout\ & ((\REGFILE|MEM~264_regout\))) # (!\REGFILE|MEM~572_combout\ & (\REGFILE|MEM~200_regout\)))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~572_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \REGFILE|MEM~200_regout\,
	datac => \REGFILE|MEM~572_combout\,
	datad => \REGFILE|MEM~264_regout\,
	combout => \REGFILE|MEM~573_combout\);

-- Location: LCFF_X19_Y15_N11
\REGFILE|MEM~136\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[4]~4_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~136_regout\);

-- Location: LCCOMB_X18_Y15_N28
\REGFILE|MEM~574\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~574_combout\ = (\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1)) # ((\REGFILE|MEM~72_regout\)))) # (!\INSTREG|r1_out\(0) & (!\INSTREG|r1_out\(1) & ((\REGFILE|MEM~40_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~72_regout\,
	datad => \REGFILE|MEM~40_regout\,
	combout => \REGFILE|MEM~574_combout\);

-- Location: LCCOMB_X19_Y15_N10
\REGFILE|MEM~575\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~575_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~574_combout\ & ((\REGFILE|MEM~136_regout\))) # (!\REGFILE|MEM~574_combout\ & (\REGFILE|MEM~104_regout\)))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~104_regout\,
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~136_regout\,
	datad => \REGFILE|MEM~574_combout\,
	combout => \REGFILE|MEM~575_combout\);

-- Location: LCCOMB_X19_Y12_N28
\REGFILE|MEM~576\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~576_combout\ = (\INSTREG|r1_out\(2) & (\REGFILE|MEM~573_combout\)) # (!\INSTREG|r1_out\(2) & ((\REGFILE|MEM~575_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~573_combout\,
	datad => \REGFILE|MEM~575_combout\,
	combout => \REGFILE|MEM~576_combout\);

-- Location: LCFF_X19_Y12_N29
\regA|dt_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(4));

-- Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(4),
	combout => \MemDir~combout\(4));

-- Location: LCCOMB_X21_Y14_N24
\PROGCOUNT|addr_out[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(4) = (GLOBAL(\PCwrite~clkctrl_outclk\) & ((\MemDir~combout\(4)))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & (\PROGCOUNT|addr_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(4),
	datac => \MemDir~combout\(4),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(4));

-- Location: LCCOMB_X21_Y14_N10
\MUXA|salida[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[4]~28_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & ((\PROGCOUNT|addr_out\(4)))) # (!\rst~combout\ & (\regA|dt_out\(4))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (((\PROGCOUNT|addr_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcA~0_combout\,
	datab => \regA|dt_out\(4),
	datac => \PROGCOUNT|addr_out\(4),
	datad => \rst~combout\,
	combout => \MUXA|salida[4]~28_combout\);

-- Location: LCFF_X24_Y15_N3
\regALU|dt_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux28~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(3));

-- Location: LCFF_X24_Y19_N3
\MEM|MEM~103\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(3),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~103_regout\);

-- Location: LCFF_X24_Y17_N3
\MEM|MEM~39\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(3),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~39_regout\);

-- Location: LCCOMB_X24_Y17_N2
\MEM|MEM~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~309_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~71_regout\) # ((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~39_regout\ & !\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~71_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~39_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~309_combout\);

-- Location: LCCOMB_X24_Y19_N2
\MEM|MEM~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~310_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~309_combout\ & (\MEM|MEM~135_regout\)) # (!\MEM|MEM~309_combout\ & ((\MEM|MEM~103_regout\))))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~135_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~103_regout\,
	datad => \MEM|MEM~309_combout\,
	combout => \MEM|MEM~310_combout\);

-- Location: LCCOMB_X23_Y17_N12
\MEM|MEM~311\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~311_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~308_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~310_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~308_combout\,
	datac => \MEM|MEM~310_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~311_combout\);

-- Location: LCFF_X23_Y17_N13
\MEM|dataOut[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(3));

-- Location: LCFF_X24_Y16_N27
\MDR|dt_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(3));

-- Location: LCCOMB_X24_Y16_N26
\MUXMemReg|salida[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[3]~3_combout\ = (\rst~combout\ & (\regALU|dt_out\(3))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & ((\MDR|dt_out\(3)))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \regALU|dt_out\(3),
	datac => \MDR|dt_out\(3),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[3]~3_combout\);

-- Location: LCCOMB_X20_Y15_N22
\REGFILE|MEM~199feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~199feeder_combout\ = \MUXMemReg|salida[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[3]~3_combout\,
	combout => \REGFILE|MEM~199feeder_combout\);

-- Location: LCFF_X20_Y15_N23
\REGFILE|MEM~199\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~199feeder_combout\,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~199_regout\);

-- Location: LCFF_X21_Y14_N19
\REGFILE|MEM~231\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[3]~3_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~231_regout\);

-- Location: LCCOMB_X21_Y14_N8
\REGFILE|MEM~587\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~587_combout\ = (\INSTREG|r2_out\(1) & (((\REGFILE|MEM~231_regout\) # (\INSTREG|r2_out\(0))))) # (!\INSTREG|r2_out\(1) & (\REGFILE|MEM~167_regout\ & ((!\INSTREG|r2_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~167_regout\,
	datab => \REGFILE|MEM~231_regout\,
	datac => \INSTREG|r2_out\(1),
	datad => \INSTREG|r2_out\(0),
	combout => \REGFILE|MEM~587_combout\);

-- Location: LCCOMB_X25_Y15_N14
\REGFILE|MEM~588\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~588_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~587_combout\ & (\REGFILE|MEM~263_regout\)) # (!\REGFILE|MEM~587_combout\ & ((\REGFILE|MEM~199_regout\))))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~263_regout\,
	datab => \REGFILE|MEM~199_regout\,
	datac => \INSTREG|r2_out\(0),
	datad => \REGFILE|MEM~587_combout\,
	combout => \REGFILE|MEM~588_combout\);

-- Location: LCFF_X19_Y15_N31
\REGFILE|MEM~135\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[3]~3_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~135_regout\);

-- Location: LCFF_X18_Y15_N23
\REGFILE|MEM~39\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[3]~3_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~39_regout\);

-- Location: LCCOMB_X18_Y15_N22
\REGFILE|MEM~589\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~589_combout\ = (\INSTREG|r2_out\(1) & (((\INSTREG|r2_out\(0))))) # (!\INSTREG|r2_out\(1) & ((\INSTREG|r2_out\(0) & (\REGFILE|MEM~71_regout\)) # (!\INSTREG|r2_out\(0) & ((\REGFILE|MEM~39_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~71_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~39_regout\,
	datad => \INSTREG|r2_out\(0),
	combout => \REGFILE|MEM~589_combout\);

-- Location: LCCOMB_X19_Y15_N30
\REGFILE|MEM~590\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~590_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~589_combout\ & ((\REGFILE|MEM~135_regout\))) # (!\REGFILE|MEM~589_combout\ & (\REGFILE|MEM~103_regout\)))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~103_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~135_regout\,
	datad => \REGFILE|MEM~589_combout\,
	combout => \REGFILE|MEM~590_combout\);

-- Location: LCCOMB_X25_Y15_N22
\REGFILE|MEM~591\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~591_combout\ = (\INSTREG|r2_out\(2) & (\REGFILE|MEM~588_combout\)) # (!\INSTREG|r2_out\(2) & ((\REGFILE|MEM~590_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~588_combout\,
	datad => \REGFILE|MEM~590_combout\,
	combout => \REGFILE|MEM~591_combout\);

-- Location: LCFF_X25_Y15_N23
\regB|dt_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~591_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(3));

-- Location: LCCOMB_X25_Y15_N30
\MUXB|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux28~2_combout\ = (\CONTROLU|ALUsrcB~1_combout\ & ((\rst~combout\ & ((\regB|dt_out\(3)))) # (!\rst~combout\ & (\INSTREG|func_out\(3))))) # (!\CONTROLU|ALUsrcB~1_combout\ & (((\regB|dt_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|func_out\(3),
	datab => \regB|dt_out\(3),
	datac => \CONTROLU|ALUsrcB~1_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux28~2_combout\);

-- Location: LCCOMB_X24_Y15_N4
\ALUCOMP|Add0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~51_combout\ = (\CONTROLU|ALUop[0]~0_combout\ & (((\CONTROLU|ALUsrcB[0]~0_combout\)) # (!\MUXB|Mux28~2_combout\))) # (!\CONTROLU|ALUop[0]~0_combout\ & (\ALUCONTRL|op~0_combout\ $ (((\MUXB|Mux28~2_combout\ & 
-- !\CONTROLU|ALUsrcB[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \MUXB|Mux28~2_combout\,
	datac => \CONTROLU|ALUsrcB[0]~0_combout\,
	datad => \ALUCONTRL|op~0_combout\,
	combout => \ALUCOMP|Add0~51_combout\);

-- Location: LCCOMB_X23_Y15_N28
\ALUCOMP|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~48_combout\ = (\MUXB|Mux29~2_combout\ & (\CONTROLU|ALUsrcB[0]~0_combout\ $ (((!\CONTROLU|ALUop[0]~0_combout\ & !\ALUCONTRL|op~0_combout\))))) # (!\MUXB|Mux29~2_combout\ & ((\CONTROLU|ALUop[0]~0_combout\) # ((\ALUCONTRL|op~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux29~2_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \CONTROLU|ALUsrcB[0]~0_combout\,
	datad => \ALUCONTRL|op~0_combout\,
	combout => \ALUCOMP|Add0~48_combout\);

-- Location: LCCOMB_X24_Y15_N22
\ALUCOMP|Add0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~49_combout\ = (\MUXA|salida[2]~30_combout\ & ((\ALUCOMP|Add0~48_combout\ & (\ALUCOMP|Add0~47\ & VCC)) # (!\ALUCOMP|Add0~48_combout\ & (!\ALUCOMP|Add0~47\)))) # (!\MUXA|salida[2]~30_combout\ & ((\ALUCOMP|Add0~48_combout\ & 
-- (!\ALUCOMP|Add0~47\)) # (!\ALUCOMP|Add0~48_combout\ & ((\ALUCOMP|Add0~47\) # (GND)))))
-- \ALUCOMP|Add0~50\ = CARRY((\MUXA|salida[2]~30_combout\ & (!\ALUCOMP|Add0~48_combout\ & !\ALUCOMP|Add0~47\)) # (!\MUXA|salida[2]~30_combout\ & ((!\ALUCOMP|Add0~47\) # (!\ALUCOMP|Add0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[2]~30_combout\,
	datab => \ALUCOMP|Add0~48_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~47\,
	combout => \ALUCOMP|Add0~49_combout\,
	cout => \ALUCOMP|Add0~50\);

-- Location: LCCOMB_X24_Y15_N24
\ALUCOMP|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~52_combout\ = ((\MUXA|salida[3]~29_combout\ $ (\ALUCOMP|Add0~51_combout\ $ (!\ALUCOMP|Add0~50\)))) # (GND)
-- \ALUCOMP|Add0~53\ = CARRY((\MUXA|salida[3]~29_combout\ & ((\ALUCOMP|Add0~51_combout\) # (!\ALUCOMP|Add0~50\))) # (!\MUXA|salida[3]~29_combout\ & (\ALUCOMP|Add0~51_combout\ & !\ALUCOMP|Add0~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[3]~29_combout\,
	datab => \ALUCOMP|Add0~51_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~50\,
	combout => \ALUCOMP|Add0~52_combout\,
	cout => \ALUCOMP|Add0~53\);

-- Location: LCCOMB_X24_Y15_N28
\ALUCOMP|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~58_combout\ = ((\ALUCOMP|Add0~57_combout\ $ (\MUXA|salida[5]~27_combout\ $ (!\ALUCOMP|Add0~56\)))) # (GND)
-- \ALUCOMP|Add0~59\ = CARRY((\ALUCOMP|Add0~57_combout\ & ((\MUXA|salida[5]~27_combout\) # (!\ALUCOMP|Add0~56\))) # (!\ALUCOMP|Add0~57_combout\ & (\MUXA|salida[5]~27_combout\ & !\ALUCOMP|Add0~56\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~57_combout\,
	datab => \MUXA|salida[5]~27_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~56\,
	combout => \ALUCOMP|Add0~58_combout\,
	cout => \ALUCOMP|Add0~59\);

-- Location: LCCOMB_X24_Y15_N30
\ALUCOMP|Add0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~61_combout\ = (\ALUCOMP|Add0~60_combout\ & ((\MUXA|salida[6]~26_combout\ & (\ALUCOMP|Add0~59\ & VCC)) # (!\MUXA|salida[6]~26_combout\ & (!\ALUCOMP|Add0~59\)))) # (!\ALUCOMP|Add0~60_combout\ & ((\MUXA|salida[6]~26_combout\ & 
-- (!\ALUCOMP|Add0~59\)) # (!\MUXA|salida[6]~26_combout\ & ((\ALUCOMP|Add0~59\) # (GND)))))
-- \ALUCOMP|Add0~62\ = CARRY((\ALUCOMP|Add0~60_combout\ & (!\MUXA|salida[6]~26_combout\ & !\ALUCOMP|Add0~59\)) # (!\ALUCOMP|Add0~60_combout\ & ((!\ALUCOMP|Add0~59\) # (!\MUXA|salida[6]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~60_combout\,
	datab => \MUXA|salida[6]~26_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~59\,
	combout => \ALUCOMP|Add0~61_combout\,
	cout => \ALUCOMP|Add0~62\);

-- Location: LCCOMB_X23_Y11_N28
\ALUCOMP|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux25~1_combout\ = (\ALUCOMP|Mux25~0_combout\ & (((\ALUCOMP|LessThan0~62_combout\) # (!\ALUCOMP|Mux28~3_combout\)))) # (!\ALUCOMP|Mux25~0_combout\ & (\ALUCOMP|Add0~61_combout\ & ((\ALUCOMP|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux25~0_combout\,
	datab => \ALUCOMP|Add0~61_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Mux28~3_combout\,
	combout => \ALUCOMP|Mux25~1_combout\);

-- Location: LCCOMB_X23_Y11_N4
\ALUCOMP|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux25~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (((!\MUXB|Mux25~3_combout\)) # (!\MUXA|salida[6]~26_combout\))) # (!\ALUCOMP|Mux28~6_combout\ & (((\ALUCOMP|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[6]~26_combout\,
	datab => \ALUCOMP|Mux28~6_combout\,
	datac => \MUXB|Mux25~3_combout\,
	datad => \ALUCOMP|Mux25~1_combout\,
	combout => \ALUCOMP|Mux25~2_combout\);

-- Location: LCFF_X23_Y11_N5
\regALU|dt_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux25~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(6));

-- Location: LCCOMB_X21_Y16_N28
\MUXMemReg|salida[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[6]~6_combout\ = (\CONTROLU|Equal0~8_combout\ & ((\rst~combout\ & ((\regALU|dt_out\(6)))) # (!\rst~combout\ & (\MDR|dt_out\(6))))) # (!\CONTROLU|Equal0~8_combout\ & (((\regALU|dt_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MDR|dt_out\(6),
	datab => \CONTROLU|Equal0~8_combout\,
	datac => \regALU|dt_out\(6),
	datad => \rst~combout\,
	combout => \MUXMemReg|salida[6]~6_combout\);

-- Location: LCFF_X22_Y14_N13
\REGFILE|MEM~106\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[6]~6_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~106_regout\);

-- Location: LCFF_X18_Y15_N17
\REGFILE|MEM~74\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[6]~6_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~74_regout\);

-- Location: LCCOMB_X18_Y15_N16
\REGFILE|MEM~554\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~554_combout\ = (\INSTREG|r1_out\(1) & (((\INSTREG|r1_out\(0))))) # (!\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0) & ((\REGFILE|MEM~74_regout\))) # (!\INSTREG|r1_out\(0) & (\REGFILE|MEM~42_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~42_regout\,
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~74_regout\,
	datad => \INSTREG|r1_out\(0),
	combout => \REGFILE|MEM~554_combout\);

-- Location: LCCOMB_X21_Y14_N20
\REGFILE|MEM~555\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~555_combout\ = (\REGFILE|MEM~554_combout\ & ((\REGFILE|MEM~138_regout\) # ((!\INSTREG|r1_out\(1))))) # (!\REGFILE|MEM~554_combout\ & (((\REGFILE|MEM~106_regout\ & \INSTREG|r1_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~138_regout\,
	datab => \REGFILE|MEM~106_regout\,
	datac => \REGFILE|MEM~554_combout\,
	datad => \INSTREG|r1_out\(1),
	combout => \REGFILE|MEM~555_combout\);

-- Location: LCFF_X19_Y14_N19
\REGFILE|MEM~266\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[6]~6_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~266_regout\);

-- Location: LCFF_X19_Y14_N13
\REGFILE|MEM~202\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[6]~6_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~202_regout\);

-- Location: LCFF_X18_Y14_N29
\REGFILE|MEM~234\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[6]~6_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~234_regout\);

-- Location: LCFF_X18_Y14_N15
\REGFILE|MEM~170\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[6]~6_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~170_regout\);

-- Location: LCCOMB_X18_Y14_N28
\REGFILE|MEM~552\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~552_combout\ = (\INSTREG|r1_out\(0) & (\INSTREG|r1_out\(1))) # (!\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1) & (\REGFILE|MEM~234_regout\)) # (!\INSTREG|r1_out\(1) & ((\REGFILE|MEM~170_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~234_regout\,
	datad => \REGFILE|MEM~170_regout\,
	combout => \REGFILE|MEM~552_combout\);

-- Location: LCCOMB_X19_Y14_N12
\REGFILE|MEM~553\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~553_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~552_combout\ & (\REGFILE|MEM~266_regout\)) # (!\REGFILE|MEM~552_combout\ & ((\REGFILE|MEM~202_regout\))))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \REGFILE|MEM~266_regout\,
	datac => \REGFILE|MEM~202_regout\,
	datad => \REGFILE|MEM~552_combout\,
	combout => \REGFILE|MEM~553_combout\);

-- Location: LCCOMB_X21_Y14_N14
\REGFILE|MEM~556\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~556_combout\ = (\INSTREG|r1_out\(2) & ((\REGFILE|MEM~553_combout\))) # (!\INSTREG|r1_out\(2) & (\REGFILE|MEM~555_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~555_combout\,
	datad => \REGFILE|MEM~553_combout\,
	combout => \REGFILE|MEM~556_combout\);

-- Location: LCFF_X21_Y14_N15
\regA|dt_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(6));

-- Location: LCCOMB_X21_Y14_N12
\MUXA|salida[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[6]~26_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & (\PROGCOUNT|addr_out\(6))) # (!\rst~combout\ & ((\regA|dt_out\(6)))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcA~0_combout\,
	datab => \PROGCOUNT|addr_out\(6),
	datac => \regA|dt_out\(6),
	datad => \rst~combout\,
	combout => \MUXA|salida[6]~26_combout\);

-- Location: LCCOMB_X24_Y14_N2
\ALUCOMP|Add0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~67_combout\ = (\MUXA|salida[8]~24_combout\ & ((\ALUCOMP|Add0~66_combout\ & (\ALUCOMP|Add0~65\ & VCC)) # (!\ALUCOMP|Add0~66_combout\ & (!\ALUCOMP|Add0~65\)))) # (!\MUXA|salida[8]~24_combout\ & ((\ALUCOMP|Add0~66_combout\ & 
-- (!\ALUCOMP|Add0~65\)) # (!\ALUCOMP|Add0~66_combout\ & ((\ALUCOMP|Add0~65\) # (GND)))))
-- \ALUCOMP|Add0~68\ = CARRY((\MUXA|salida[8]~24_combout\ & (!\ALUCOMP|Add0~66_combout\ & !\ALUCOMP|Add0~65\)) # (!\MUXA|salida[8]~24_combout\ & ((!\ALUCOMP|Add0~65\) # (!\ALUCOMP|Add0~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[8]~24_combout\,
	datab => \ALUCOMP|Add0~66_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~65\,
	combout => \ALUCOMP|Add0~67_combout\,
	cout => \ALUCOMP|Add0~68\);

-- Location: LCCOMB_X24_Y14_N4
\ALUCOMP|Add0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~70_combout\ = ((\MUXA|salida[9]~23_combout\ $ (\ALUCOMP|Add0~69_combout\ $ (!\ALUCOMP|Add0~68\)))) # (GND)
-- \ALUCOMP|Add0~71\ = CARRY((\MUXA|salida[9]~23_combout\ & ((\ALUCOMP|Add0~69_combout\) # (!\ALUCOMP|Add0~68\))) # (!\MUXA|salida[9]~23_combout\ & (\ALUCOMP|Add0~69_combout\ & !\ALUCOMP|Add0~68\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[9]~23_combout\,
	datab => \ALUCOMP|Add0~69_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~68\,
	combout => \ALUCOMP|Add0~70_combout\,
	cout => \ALUCOMP|Add0~71\);

-- Location: LCCOMB_X23_Y12_N16
\ALUCOMP|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux22~2_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCOMP|Add0~70_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCONTRL|op[0]~1_combout\,
	combout => \ALUCOMP|Mux22~2_combout\);

-- Location: LCCOMB_X23_Y12_N30
\ALUCOMP|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux22~4_combout\ = (\ALUCOMP|Mux28~6_combout\ & (!\ALUCOMP|Mux22~3_combout\)) # (!\ALUCOMP|Mux28~6_combout\ & ((\ALUCOMP|Mux28~3_combout\ & ((\ALUCOMP|Mux22~2_combout\))) # (!\ALUCOMP|Mux28~3_combout\ & (\ALUCOMP|Mux22~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux22~3_combout\,
	datab => \ALUCOMP|Mux28~3_combout\,
	datac => \ALUCOMP|Mux22~2_combout\,
	datad => \ALUCOMP|Mux28~6_combout\,
	combout => \ALUCOMP|Mux22~4_combout\);

-- Location: LCFF_X23_Y12_N31
\regALU|dt_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux22~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(9));

-- Location: LCCOMB_X20_Y18_N16
\MUXMemReg|salida[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[9]~9_combout\ = (\rst~combout\ & (((\regALU|dt_out\(9))))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & (\MDR|dt_out\(9))) # (!\CONTROLU|Equal0~8_combout\ & ((\regALU|dt_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \MDR|dt_out\(9),
	datac => \regALU|dt_out\(9),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[9]~9_combout\);

-- Location: LCCOMB_X20_Y15_N8
\REGFILE|MEM~205feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~205feeder_combout\ = \MUXMemReg|salida[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[9]~9_combout\,
	combout => \REGFILE|MEM~205feeder_combout\);

-- Location: LCFF_X20_Y15_N9
\REGFILE|MEM~205\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~205feeder_combout\,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~205_regout\);

-- Location: LCFF_X18_Y14_N7
\REGFILE|MEM~173\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[9]~9_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~173_regout\);

-- Location: LCCOMB_X18_Y14_N6
\REGFILE|MEM~527\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~527_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~237_regout\) # ((\INSTREG|r2_out\(0))))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~173_regout\ & !\INSTREG|r2_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~237_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~173_regout\,
	datad => \INSTREG|r2_out\(0),
	combout => \REGFILE|MEM~527_combout\);

-- Location: LCCOMB_X20_Y17_N28
\REGFILE|MEM~269feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~269feeder_combout\ = \MUXMemReg|salida[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[9]~9_combout\,
	combout => \REGFILE|MEM~269feeder_combout\);

-- Location: LCFF_X20_Y17_N29
\REGFILE|MEM~269\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~269feeder_combout\,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~269_regout\);

-- Location: LCCOMB_X19_Y18_N14
\REGFILE|MEM~528\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~528_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~527_combout\ & ((\REGFILE|MEM~269_regout\))) # (!\REGFILE|MEM~527_combout\ & (\REGFILE|MEM~205_regout\)))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~527_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~205_regout\,
	datac => \REGFILE|MEM~527_combout\,
	datad => \REGFILE|MEM~269_regout\,
	combout => \REGFILE|MEM~528_combout\);

-- Location: LCFF_X20_Y16_N13
\REGFILE|MEM~77\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[9]~9_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~77_regout\);

-- Location: LCFF_X19_Y16_N9
\REGFILE|MEM~45\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[9]~9_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~45_regout\);

-- Location: LCCOMB_X19_Y16_N8
\REGFILE|MEM~529\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~529_combout\ = (\INSTREG|r2_out\(1) & (((\INSTREG|r2_out\(0))))) # (!\INSTREG|r2_out\(1) & ((\INSTREG|r2_out\(0) & (\REGFILE|MEM~77_regout\)) # (!\INSTREG|r2_out\(0) & ((\REGFILE|MEM~45_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \REGFILE|MEM~77_regout\,
	datac => \REGFILE|MEM~45_regout\,
	datad => \INSTREG|r2_out\(0),
	combout => \REGFILE|MEM~529_combout\);

-- Location: LCFF_X19_Y16_N11
\REGFILE|MEM~141\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[9]~9_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~141_regout\);

-- Location: LCCOMB_X19_Y16_N10
\REGFILE|MEM~530\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~530_combout\ = (\REGFILE|MEM~529_combout\ & (((\REGFILE|MEM~141_regout\) # (!\INSTREG|r2_out\(1))))) # (!\REGFILE|MEM~529_combout\ & (\REGFILE|MEM~109_regout\ & ((\INSTREG|r2_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~109_regout\,
	datab => \REGFILE|MEM~529_combout\,
	datac => \REGFILE|MEM~141_regout\,
	datad => \INSTREG|r2_out\(1),
	combout => \REGFILE|MEM~530_combout\);

-- Location: LCCOMB_X19_Y18_N6
\REGFILE|MEM~531\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~531_combout\ = (\INSTREG|r2_out\(2) & (\REGFILE|MEM~528_combout\)) # (!\INSTREG|r2_out\(2) & ((\REGFILE|MEM~530_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~528_combout\,
	datad => \REGFILE|MEM~530_combout\,
	combout => \REGFILE|MEM~531_combout\);

-- Location: LCFF_X19_Y18_N7
\regB|dt_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(9));

-- Location: LCFF_X23_Y18_N13
\MEM|MEM~109\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(9),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~109_regout\);

-- Location: LCFF_X23_Y20_N19
\MEM|MEM~141\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(9),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~141_regout\);

-- Location: LCFF_X23_Y19_N29
\MEM|MEM~45\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(9),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~45_regout\);

-- Location: LCCOMB_X22_Y21_N14
\MEM|MEM~77feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~77feeder_combout\ = \regB|dt_out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(9),
	combout => \MEM|MEM~77feeder_combout\);

-- Location: LCFF_X22_Y21_N15
\MEM|MEM~77\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~77feeder_combout\,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~77_regout\);

-- Location: LCCOMB_X23_Y19_N28
\MEM|MEM~339\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~339_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\) # ((\MEM|MEM~77_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (!\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~45_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~45_regout\,
	datad => \MEM|MEM~77_regout\,
	combout => \MEM|MEM~339_combout\);

-- Location: LCCOMB_X23_Y20_N18
\MEM|MEM~340\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~340_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~339_combout\ & ((\MEM|MEM~141_regout\))) # (!\MEM|MEM~339_combout\ & (\MEM|MEM~109_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~109_regout\,
	datac => \MEM|MEM~141_regout\,
	datad => \MEM|MEM~339_combout\,
	combout => \MEM|MEM~340_combout\);

-- Location: LCCOMB_X23_Y20_N8
\MEM|MEM~341\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~341_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~338_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~340_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~338_combout\,
	datab => \MUXPC|salida[2]~2_combout\,
	datad => \MEM|MEM~340_combout\,
	combout => \MEM|MEM~341_combout\);

-- Location: LCFF_X23_Y20_N9
\MEM|dataOut[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(9));

-- Location: LCCOMB_X19_Y18_N20
\INSTREG|imm_out[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|imm_out\(9) = (\CONTROLU|ALUsrcB[0]~0_combout\ & (\MEM|dataOut\(9))) # (!\CONTROLU|ALUsrcB[0]~0_combout\ & ((\INSTREG|imm_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|dataOut\(9),
	datac => \INSTREG|imm_out\(9),
	datad => \CONTROLU|ALUsrcB[0]~0_combout\,
	combout => \INSTREG|imm_out\(9));

-- Location: LCCOMB_X19_Y18_N4
\MUXB|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux22~2_combout\ = (\CONTROLU|ALUsrcB~1_combout\ & ((\rst~combout\ & (\regB|dt_out\(9))) # (!\rst~combout\ & ((\INSTREG|imm_out\(9)))))) # (!\CONTROLU|ALUsrcB~1_combout\ & (\regB|dt_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(9),
	datab => \CONTROLU|ALUsrcB~1_combout\,
	datac => \INSTREG|imm_out\(9),
	datad => \rst~combout\,
	combout => \MUXB|Mux22~2_combout\);

-- Location: LCCOMB_X23_Y14_N6
\ALUCOMP|Add0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~69_combout\ = (\ALUCONTRL|op~0_combout\ & (((\CONTROLU|ALUsrcB[0]~0_combout\) # (!\MUXB|Mux22~2_combout\)))) # (!\ALUCONTRL|op~0_combout\ & (\CONTROLU|ALUop[0]~0_combout\ $ (((\MUXB|Mux22~2_combout\ & !\CONTROLU|ALUsrcB[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \MUXB|Mux22~2_combout\,
	datad => \CONTROLU|ALUsrcB[0]~0_combout\,
	combout => \ALUCOMP|Add0~69_combout\);

-- Location: LCCOMB_X24_Y14_N6
\ALUCOMP|Add0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~73_combout\ = (\ALUCOMP|Add0~72_combout\ & ((\MUXA|salida[10]~22_combout\ & (\ALUCOMP|Add0~71\ & VCC)) # (!\MUXA|salida[10]~22_combout\ & (!\ALUCOMP|Add0~71\)))) # (!\ALUCOMP|Add0~72_combout\ & ((\MUXA|salida[10]~22_combout\ & 
-- (!\ALUCOMP|Add0~71\)) # (!\MUXA|salida[10]~22_combout\ & ((\ALUCOMP|Add0~71\) # (GND)))))
-- \ALUCOMP|Add0~74\ = CARRY((\ALUCOMP|Add0~72_combout\ & (!\MUXA|salida[10]~22_combout\ & !\ALUCOMP|Add0~71\)) # (!\ALUCOMP|Add0~72_combout\ & ((!\ALUCOMP|Add0~71\) # (!\MUXA|salida[10]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~72_combout\,
	datab => \MUXA|salida[10]~22_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~71\,
	combout => \ALUCOMP|Add0~73_combout\,
	cout => \ALUCOMP|Add0~74\);

-- Location: LCCOMB_X24_Y14_N8
\ALUCOMP|Add0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~76_combout\ = ((\ALUCOMP|Add0~75_combout\ $ (\MUXA|salida[11]~21_combout\ $ (!\ALUCOMP|Add0~74\)))) # (GND)
-- \ALUCOMP|Add0~77\ = CARRY((\ALUCOMP|Add0~75_combout\ & ((\MUXA|salida[11]~21_combout\) # (!\ALUCOMP|Add0~74\))) # (!\ALUCOMP|Add0~75_combout\ & (\MUXA|salida[11]~21_combout\ & !\ALUCOMP|Add0~74\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~75_combout\,
	datab => \MUXA|salida[11]~21_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~74\,
	combout => \ALUCOMP|Add0~76_combout\,
	cout => \ALUCOMP|Add0~77\);

-- Location: LCCOMB_X24_Y14_N10
\ALUCOMP|Add0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~78_combout\ = (\MUXA|salida[12]~20_combout\ & ((\ALUCOMP|Add0~118_combout\ & (\ALUCOMP|Add0~77\ & VCC)) # (!\ALUCOMP|Add0~118_combout\ & (!\ALUCOMP|Add0~77\)))) # (!\MUXA|salida[12]~20_combout\ & ((\ALUCOMP|Add0~118_combout\ & 
-- (!\ALUCOMP|Add0~77\)) # (!\ALUCOMP|Add0~118_combout\ & ((\ALUCOMP|Add0~77\) # (GND)))))
-- \ALUCOMP|Add0~79\ = CARRY((\MUXA|salida[12]~20_combout\ & (!\ALUCOMP|Add0~118_combout\ & !\ALUCOMP|Add0~77\)) # (!\MUXA|salida[12]~20_combout\ & ((!\ALUCOMP|Add0~77\) # (!\ALUCOMP|Add0~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[12]~20_combout\,
	datab => \ALUCOMP|Add0~118_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~77\,
	combout => \ALUCOMP|Add0~78_combout\,
	cout => \ALUCOMP|Add0~79\);

-- Location: LCCOMB_X23_Y16_N18
\ALUCOMP|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux19~1_combout\ = (\ALUCOMP|Mux19~0_combout\ & (((\ALUCOMP|LessThan0~62_combout\) # (!\ALUCOMP|Mux28~3_combout\)))) # (!\ALUCOMP|Mux19~0_combout\ & (\ALUCOMP|Add0~78_combout\ & (\ALUCOMP|Mux28~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux19~0_combout\,
	datab => \ALUCOMP|Add0~78_combout\,
	datac => \ALUCOMP|Mux28~3_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux19~1_combout\);

-- Location: LCCOMB_X24_Y16_N14
\ALUCOMP|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux19~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (((!\MUXB|Mux19~0_combout\)) # (!\MUXA|salida[12]~20_combout\))) # (!\ALUCOMP|Mux28~6_combout\ & (((\ALUCOMP|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[12]~20_combout\,
	datab => \MUXB|Mux19~0_combout\,
	datac => \ALUCOMP|Mux28~6_combout\,
	datad => \ALUCOMP|Mux19~1_combout\,
	combout => \ALUCOMP|Mux19~2_combout\);

-- Location: LCFF_X24_Y16_N15
\regALU|dt_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux19~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(12));

-- Location: LCFF_X24_Y16_N21
\MDR|dt_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(12));

-- Location: LCCOMB_X24_Y16_N20
\MUXMemReg|salida[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[12]~12_combout\ = (\rst~combout\ & (\regALU|dt_out\(12))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & ((\MDR|dt_out\(12)))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \regALU|dt_out\(12),
	datac => \MDR|dt_out\(12),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[12]~12_combout\);

-- Location: LCFF_X19_Y15_N19
\REGFILE|MEM~144\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[12]~12_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~144_regout\);

-- Location: LCFF_X19_Y16_N17
\REGFILE|MEM~48\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[12]~12_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~48_regout\);

-- Location: LCFF_X20_Y16_N25
\REGFILE|MEM~80\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[12]~12_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~80_regout\);

-- Location: LCCOMB_X19_Y16_N16
\REGFILE|MEM~499\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~499_combout\ = (\INSTREG|r2_out\(0) & ((\INSTREG|r2_out\(1)) # ((\REGFILE|MEM~80_regout\)))) # (!\INSTREG|r2_out\(0) & (!\INSTREG|r2_out\(1) & (\REGFILE|MEM~48_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~48_regout\,
	datad => \REGFILE|MEM~80_regout\,
	combout => \REGFILE|MEM~499_combout\);

-- Location: LCCOMB_X19_Y13_N14
\REGFILE|MEM~500\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~500_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~499_combout\ & ((\REGFILE|MEM~144_regout\))) # (!\REGFILE|MEM~499_combout\ & (\REGFILE|MEM~112_regout\)))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~112_regout\,
	datab => \REGFILE|MEM~144_regout\,
	datac => \INSTREG|r2_out\(1),
	datad => \REGFILE|MEM~499_combout\,
	combout => \REGFILE|MEM~500_combout\);

-- Location: LCFF_X19_Y14_N29
\REGFILE|MEM~208\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[12]~12_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~208_regout\);

-- Location: LCFF_X19_Y14_N3
\REGFILE|MEM~272\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[12]~12_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~272_regout\);

-- Location: LCFF_X20_Y14_N5
\REGFILE|MEM~240\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[12]~12_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~240_regout\);

-- Location: LCFF_X20_Y14_N19
\REGFILE|MEM~176\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[12]~12_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~176_regout\);

-- Location: LCCOMB_X20_Y14_N18
\REGFILE|MEM~497\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~497_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~240_regout\) # ((\INSTREG|r2_out\(0))))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~176_regout\ & !\INSTREG|r2_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \REGFILE|MEM~240_regout\,
	datac => \REGFILE|MEM~176_regout\,
	datad => \INSTREG|r2_out\(0),
	combout => \REGFILE|MEM~497_combout\);

-- Location: LCCOMB_X19_Y14_N2
\REGFILE|MEM~498\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~498_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~497_combout\ & ((\REGFILE|MEM~272_regout\))) # (!\REGFILE|MEM~497_combout\ & (\REGFILE|MEM~208_regout\)))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~208_regout\,
	datac => \REGFILE|MEM~272_regout\,
	datad => \REGFILE|MEM~497_combout\,
	combout => \REGFILE|MEM~498_combout\);

-- Location: LCCOMB_X19_Y13_N6
\REGFILE|MEM~501\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~501_combout\ = (\INSTREG|r2_out\(2) & ((\REGFILE|MEM~498_combout\))) # (!\INSTREG|r2_out\(2) & (\REGFILE|MEM~500_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~500_combout\,
	datad => \REGFILE|MEM~498_combout\,
	combout => \REGFILE|MEM~501_combout\);

-- Location: LCFF_X19_Y13_N7
\regB|dt_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(12));

-- Location: LCFF_X22_Y18_N27
\MEM|MEM~272\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(12),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~272_regout\);

-- Location: LCFF_X21_Y18_N1
\MEM|MEM~176\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(12),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~176_regout\);

-- Location: LCCOMB_X21_Y18_N0
\MEM|MEM~352\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~352_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~240_regout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~176_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~240_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~176_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~352_combout\);

-- Location: LCCOMB_X22_Y18_N26
\MEM|MEM~353\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~353_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~352_combout\ & ((\MEM|MEM~272_regout\))) # (!\MEM|MEM~352_combout\ & (\MEM|MEM~208_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~208_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~272_regout\,
	datad => \MEM|MEM~352_combout\,
	combout => \MEM|MEM~353_combout\);

-- Location: LCCOMB_X23_Y17_N10
\MEM|MEM~356\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~356_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~353_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~355_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~355_combout\,
	datab => \MEM|MEM~353_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~356_combout\);

-- Location: LCFF_X23_Y17_N11
\MEM|dataOut[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(12));

-- Location: LCCOMB_X23_Y16_N30
\INSTREG|imm_out[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|imm_out\(12) = (\CONTROLU|ALUsrcB[0]~0_combout\ & (\MEM|dataOut\(12))) # (!\CONTROLU|ALUsrcB[0]~0_combout\ & ((\INSTREG|imm_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|dataOut\(12),
	datac => \CONTROLU|ALUsrcB[0]~0_combout\,
	datad => \INSTREG|imm_out\(12),
	combout => \INSTREG|imm_out\(12));

-- Location: LCCOMB_X22_Y16_N16
\CONTROLU|ALUsrcB[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|ALUsrcB[1]~2_combout\ = (!\rst~combout\ & \CONTROLU|ALUsrcB~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \CONTROLU|ALUsrcB~1_combout\,
	combout => \CONTROLU|ALUsrcB[1]~2_combout\);

-- Location: LCCOMB_X23_Y16_N28
\MUXB|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux19~0_combout\ = (!\CONTROLU|ALUsrcB[0]~0_combout\ & ((\CONTROLU|ALUsrcB[1]~2_combout\ & ((\INSTREG|imm_out\(12)))) # (!\CONTROLU|ALUsrcB[1]~2_combout\ & (\regB|dt_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(12),
	datab => \INSTREG|imm_out\(12),
	datac => \CONTROLU|ALUsrcB[0]~0_combout\,
	datad => \CONTROLU|ALUsrcB[1]~2_combout\,
	combout => \MUXB|Mux19~0_combout\);

-- Location: LCCOMB_X23_Y14_N22
\ALUCOMP|Add0~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~118_combout\ = \MUXB|Mux19~0_combout\ $ (((\ALUCONTRL|op~0_combout\) # ((\CONTROLU|Equal0~6_combout\ & !\rst~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~6_combout\,
	datab => \ALUCONTRL|op~0_combout\,
	datac => \rst~combout\,
	datad => \MUXB|Mux19~0_combout\,
	combout => \ALUCOMP|Add0~118_combout\);

-- Location: LCCOMB_X24_Y14_N12
\ALUCOMP|Add0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~80_combout\ = ((\ALUCOMP|Add0~119_combout\ $ (\MUXA|salida[13]~19_combout\ $ (!\ALUCOMP|Add0~79\)))) # (GND)
-- \ALUCOMP|Add0~81\ = CARRY((\ALUCOMP|Add0~119_combout\ & ((\MUXA|salida[13]~19_combout\) # (!\ALUCOMP|Add0~79\))) # (!\ALUCOMP|Add0~119_combout\ & (\MUXA|salida[13]~19_combout\ & !\ALUCOMP|Add0~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~119_combout\,
	datab => \MUXA|salida[13]~19_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~79\,
	combout => \ALUCOMP|Add0~80_combout\,
	cout => \ALUCOMP|Add0~81\);

-- Location: LCCOMB_X24_Y12_N6
\ALUCOMP|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux18~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCOMP|Add0~80_combout\,
	datac => \ALUCONTRL|op[0]~1_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux18~0_combout\);

-- Location: LCCOMB_X24_Y12_N30
\ALUCOMP|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux18~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (!\ALUCOMP|Mux18~1_combout\)) # (!\ALUCOMP|Mux28~6_combout\ & ((\ALUCOMP|Mux28~3_combout\ & ((\ALUCOMP|Mux18~0_combout\))) # (!\ALUCOMP|Mux28~3_combout\ & (\ALUCOMP|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux28~6_combout\,
	datab => \ALUCOMP|Mux18~1_combout\,
	datac => \ALUCOMP|Mux28~3_combout\,
	datad => \ALUCOMP|Mux18~0_combout\,
	combout => \ALUCOMP|Mux18~2_combout\);

-- Location: LCFF_X24_Y12_N31
\regALU|dt_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux18~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(13));

-- Location: LCFF_X25_Y16_N23
\MDR|dt_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(13));

-- Location: LCCOMB_X25_Y16_N22
\MUXMemReg|salida[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[13]~13_combout\ = (\rst~combout\ & (\regALU|dt_out\(13))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & ((\MDR|dt_out\(13)))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \regALU|dt_out\(13),
	datac => \MDR|dt_out\(13),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[13]~13_combout\);

-- Location: LCFF_X20_Y13_N29
\REGFILE|MEM~273\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[13]~13_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~273_regout\);

-- Location: LCCOMB_X20_Y14_N0
\REGFILE|MEM~482\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~482_combout\ = (\INSTREG|r1_out\(0) & (\INSTREG|r1_out\(1))) # (!\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1) & (\REGFILE|MEM~241_regout\)) # (!\INSTREG|r1_out\(1) & ((\REGFILE|MEM~177_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~241_regout\,
	datad => \REGFILE|MEM~177_regout\,
	combout => \REGFILE|MEM~482_combout\);

-- Location: LCCOMB_X21_Y15_N0
\REGFILE|MEM~483\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~483_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~482_combout\ & (\REGFILE|MEM~273_regout\)) # (!\REGFILE|MEM~482_combout\ & ((\REGFILE|MEM~209_regout\))))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \REGFILE|MEM~273_regout\,
	datac => \REGFILE|MEM~482_combout\,
	datad => \REGFILE|MEM~209_regout\,
	combout => \REGFILE|MEM~483_combout\);

-- Location: LCFF_X20_Y16_N3
\REGFILE|MEM~113\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[13]~13_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~113_regout\);

-- Location: LCCOMB_X20_Y16_N2
\REGFILE|MEM~485\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~485_combout\ = (\REGFILE|MEM~484_combout\ & (((\REGFILE|MEM~145_regout\)) # (!\INSTREG|r1_out\(1)))) # (!\REGFILE|MEM~484_combout\ & (\INSTREG|r1_out\(1) & (\REGFILE|MEM~113_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~484_combout\,
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~113_regout\,
	datad => \REGFILE|MEM~145_regout\,
	combout => \REGFILE|MEM~485_combout\);

-- Location: LCCOMB_X21_Y15_N20
\REGFILE|MEM~486\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~486_combout\ = (\INSTREG|r1_out\(2) & (\REGFILE|MEM~483_combout\)) # (!\INSTREG|r1_out\(2) & ((\REGFILE|MEM~485_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(2),
	datab => \REGFILE|MEM~483_combout\,
	datad => \REGFILE|MEM~485_combout\,
	combout => \REGFILE|MEM~486_combout\);

-- Location: LCFF_X21_Y15_N21
\regA|dt_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(13));

-- Location: LCCOMB_X22_Y15_N24
\MUXA|salida[13]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[13]~19_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & (\PROGCOUNT|addr_out\(13))) # (!\rst~combout\ & ((\regA|dt_out\(13)))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcA~0_combout\,
	datab => \PROGCOUNT|addr_out\(13),
	datac => \regA|dt_out\(13),
	datad => \rst~combout\,
	combout => \MUXA|salida[13]~19_combout\);

-- Location: LCCOMB_X24_Y14_N14
\ALUCOMP|Add0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~82_combout\ = (\ALUCOMP|Add0~120_combout\ & ((\MUXA|salida[14]~18_combout\ & (\ALUCOMP|Add0~81\ & VCC)) # (!\MUXA|salida[14]~18_combout\ & (!\ALUCOMP|Add0~81\)))) # (!\ALUCOMP|Add0~120_combout\ & ((\MUXA|salida[14]~18_combout\ & 
-- (!\ALUCOMP|Add0~81\)) # (!\MUXA|salida[14]~18_combout\ & ((\ALUCOMP|Add0~81\) # (GND)))))
-- \ALUCOMP|Add0~83\ = CARRY((\ALUCOMP|Add0~120_combout\ & (!\MUXA|salida[14]~18_combout\ & !\ALUCOMP|Add0~81\)) # (!\ALUCOMP|Add0~120_combout\ & ((!\ALUCOMP|Add0~81\) # (!\MUXA|salida[14]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~120_combout\,
	datab => \MUXA|salida[14]~18_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~81\,
	combout => \ALUCOMP|Add0~82_combout\,
	cout => \ALUCOMP|Add0~83\);

-- Location: LCCOMB_X24_Y14_N16
\ALUCOMP|Add0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~84_combout\ = ((\MUXA|salida[15]~17_combout\ $ (\ALUCOMP|Add0~121_combout\ $ (!\ALUCOMP|Add0~83\)))) # (GND)
-- \ALUCOMP|Add0~85\ = CARRY((\MUXA|salida[15]~17_combout\ & ((\ALUCOMP|Add0~121_combout\) # (!\ALUCOMP|Add0~83\))) # (!\MUXA|salida[15]~17_combout\ & (\ALUCOMP|Add0~121_combout\ & !\ALUCOMP|Add0~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[15]~17_combout\,
	datab => \ALUCOMP|Add0~121_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~83\,
	combout => \ALUCOMP|Add0~84_combout\,
	cout => \ALUCOMP|Add0~85\);

-- Location: LCCOMB_X24_Y14_N18
\ALUCOMP|Add0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~86_combout\ = (\MUXA|salida[16]~16_combout\ & ((\ALUCOMP|Add0~122_combout\ & (\ALUCOMP|Add0~85\ & VCC)) # (!\ALUCOMP|Add0~122_combout\ & (!\ALUCOMP|Add0~85\)))) # (!\MUXA|salida[16]~16_combout\ & ((\ALUCOMP|Add0~122_combout\ & 
-- (!\ALUCOMP|Add0~85\)) # (!\ALUCOMP|Add0~122_combout\ & ((\ALUCOMP|Add0~85\) # (GND)))))
-- \ALUCOMP|Add0~87\ = CARRY((\MUXA|salida[16]~16_combout\ & (!\ALUCOMP|Add0~122_combout\ & !\ALUCOMP|Add0~85\)) # (!\MUXA|salida[16]~16_combout\ & ((!\ALUCOMP|Add0~85\) # (!\ALUCOMP|Add0~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[16]~16_combout\,
	datab => \ALUCOMP|Add0~122_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~85\,
	combout => \ALUCOMP|Add0~86_combout\,
	cout => \ALUCOMP|Add0~87\);

-- Location: LCCOMB_X24_Y14_N22
\ALUCOMP|Add0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~90_combout\ = (\MUXA|salida[18]~14_combout\ & ((\ALUCOMP|Add0~124_combout\ & (\ALUCOMP|Add0~89\ & VCC)) # (!\ALUCOMP|Add0~124_combout\ & (!\ALUCOMP|Add0~89\)))) # (!\MUXA|salida[18]~14_combout\ & ((\ALUCOMP|Add0~124_combout\ & 
-- (!\ALUCOMP|Add0~89\)) # (!\ALUCOMP|Add0~124_combout\ & ((\ALUCOMP|Add0~89\) # (GND)))))
-- \ALUCOMP|Add0~91\ = CARRY((\MUXA|salida[18]~14_combout\ & (!\ALUCOMP|Add0~124_combout\ & !\ALUCOMP|Add0~89\)) # (!\MUXA|salida[18]~14_combout\ & ((!\ALUCOMP|Add0~89\) # (!\ALUCOMP|Add0~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[18]~14_combout\,
	datab => \ALUCOMP|Add0~124_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~89\,
	combout => \ALUCOMP|Add0~90_combout\,
	cout => \ALUCOMP|Add0~91\);

-- Location: LCCOMB_X24_Y14_N24
\ALUCOMP|Add0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~92_combout\ = ((\MUXA|salida[19]~13_combout\ $ (\ALUCOMP|Add0~125_combout\ $ (!\ALUCOMP|Add0~91\)))) # (GND)
-- \ALUCOMP|Add0~93\ = CARRY((\MUXA|salida[19]~13_combout\ & ((\ALUCOMP|Add0~125_combout\) # (!\ALUCOMP|Add0~91\))) # (!\MUXA|salida[19]~13_combout\ & (\ALUCOMP|Add0~125_combout\ & !\ALUCOMP|Add0~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[19]~13_combout\,
	datab => \ALUCOMP|Add0~125_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~91\,
	combout => \ALUCOMP|Add0~92_combout\,
	cout => \ALUCOMP|Add0~93\);

-- Location: LCCOMB_X25_Y13_N26
\ALUCOMP|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux12~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|Add0~92_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux12~0_combout\);

-- Location: LCCOMB_X25_Y13_N20
\ALUCOMP|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux12~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (!\ALUCOMP|Mux12~1_combout\)) # (!\ALUCOMP|Mux28~6_combout\ & ((\ALUCOMP|Mux28~3_combout\ & ((\ALUCOMP|Mux12~0_combout\))) # (!\ALUCOMP|Mux28~3_combout\ & (\ALUCOMP|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux12~1_combout\,
	datab => \ALUCOMP|Mux28~6_combout\,
	datac => \ALUCOMP|Mux28~3_combout\,
	datad => \ALUCOMP|Mux12~0_combout\,
	combout => \ALUCOMP|Mux12~2_combout\);

-- Location: LCFF_X25_Y13_N1
\regALU|dt_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \ALUCOMP|Mux12~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(19));

-- Location: LCCOMB_X18_Y18_N14
\MUXMemReg|salida[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[19]~19_combout\ = (\rst~combout\ & (((\regALU|dt_out\(19))))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & (\MDR|dt_out\(19))) # (!\CONTROLU|Equal0~8_combout\ & ((\regALU|dt_out\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MDR|dt_out\(19),
	datab => \rst~combout\,
	datac => \regALU|dt_out\(19),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[19]~19_combout\);

-- Location: LCFF_X19_Y17_N25
\REGFILE|MEM~279\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[19]~19_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~279_regout\);

-- Location: LCFF_X18_Y14_N19
\REGFILE|MEM~183\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[19]~19_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~183_regout\);

-- Location: LCCOMB_X18_Y14_N18
\REGFILE|MEM~427\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~427_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~247_regout\) # ((\INSTREG|r2_out\(0))))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~183_regout\ & !\INSTREG|r2_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~247_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~183_regout\,
	datad => \INSTREG|r2_out\(0),
	combout => \REGFILE|MEM~427_combout\);

-- Location: LCCOMB_X19_Y17_N24
\REGFILE|MEM~428\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~428_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~427_combout\ & ((\REGFILE|MEM~279_regout\))) # (!\REGFILE|MEM~427_combout\ & (\REGFILE|MEM~215_regout\)))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~215_regout\,
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~279_regout\,
	datad => \REGFILE|MEM~427_combout\,
	combout => \REGFILE|MEM~428_combout\);

-- Location: LCCOMB_X20_Y15_N18
\REGFILE|MEM~431\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~431_combout\ = (\INSTREG|r2_out\(2) & ((\REGFILE|MEM~428_combout\))) # (!\INSTREG|r2_out\(2) & (\REGFILE|MEM~430_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~430_combout\,
	datac => \INSTREG|r2_out\(2),
	datad => \REGFILE|MEM~428_combout\,
	combout => \REGFILE|MEM~431_combout\);

-- Location: LCFF_X20_Y15_N19
\regB|dt_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(19));

-- Location: LCCOMB_X20_Y15_N24
\MUXB|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux12~0_combout\ = (\regB|dt_out\(19) & ((\rst~combout\) # ((!\CONTROLU|ALUsrcB~1_combout\ & !\CONTROLU|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcB~1_combout\,
	datab => \regB|dt_out\(19),
	datac => \CONTROLU|Equal0~2_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux12~0_combout\);

-- Location: LCCOMB_X20_Y15_N16
\ALUCOMP|Add0~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~125_combout\ = \MUXB|Mux12~0_combout\ $ (((\ALUCONTRL|op~0_combout\) # ((!\rst~combout\ & \CONTROLU|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op~0_combout\,
	datab => \rst~combout\,
	datac => \MUXB|Mux12~0_combout\,
	datad => \CONTROLU|Equal0~6_combout\,
	combout => \ALUCOMP|Add0~125_combout\);

-- Location: LCCOMB_X24_Y14_N26
\ALUCOMP|Add0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~94_combout\ = (\ALUCOMP|Add0~126_combout\ & ((\MUXA|salida[20]~12_combout\ & (\ALUCOMP|Add0~93\ & VCC)) # (!\MUXA|salida[20]~12_combout\ & (!\ALUCOMP|Add0~93\)))) # (!\ALUCOMP|Add0~126_combout\ & ((\MUXA|salida[20]~12_combout\ & 
-- (!\ALUCOMP|Add0~93\)) # (!\MUXA|salida[20]~12_combout\ & ((\ALUCOMP|Add0~93\) # (GND)))))
-- \ALUCOMP|Add0~95\ = CARRY((\ALUCOMP|Add0~126_combout\ & (!\MUXA|salida[20]~12_combout\ & !\ALUCOMP|Add0~93\)) # (!\ALUCOMP|Add0~126_combout\ & ((!\ALUCOMP|Add0~93\) # (!\MUXA|salida[20]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~126_combout\,
	datab => \MUXA|salida[20]~12_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~93\,
	combout => \ALUCOMP|Add0~94_combout\,
	cout => \ALUCOMP|Add0~95\);

-- Location: LCCOMB_X24_Y14_N28
\ALUCOMP|Add0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~96_combout\ = ((\ALUCOMP|Add0~127_combout\ $ (\MUXA|salida[21]~11_combout\ $ (!\ALUCOMP|Add0~95\)))) # (GND)
-- \ALUCOMP|Add0~97\ = CARRY((\ALUCOMP|Add0~127_combout\ & ((\MUXA|salida[21]~11_combout\) # (!\ALUCOMP|Add0~95\))) # (!\ALUCOMP|Add0~127_combout\ & (\MUXA|salida[21]~11_combout\ & !\ALUCOMP|Add0~95\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~127_combout\,
	datab => \MUXA|salida[21]~11_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~95\,
	combout => \ALUCOMP|Add0~96_combout\,
	cout => \ALUCOMP|Add0~97\);

-- Location: LCCOMB_X24_Y14_N30
\ALUCOMP|Add0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~98_combout\ = (\ALUCOMP|Add0~128_combout\ & ((\MUXA|salida[22]~10_combout\ & (\ALUCOMP|Add0~97\ & VCC)) # (!\MUXA|salida[22]~10_combout\ & (!\ALUCOMP|Add0~97\)))) # (!\ALUCOMP|Add0~128_combout\ & ((\MUXA|salida[22]~10_combout\ & 
-- (!\ALUCOMP|Add0~97\)) # (!\MUXA|salida[22]~10_combout\ & ((\ALUCOMP|Add0~97\) # (GND)))))
-- \ALUCOMP|Add0~99\ = CARRY((\ALUCOMP|Add0~128_combout\ & (!\MUXA|salida[22]~10_combout\ & !\ALUCOMP|Add0~97\)) # (!\ALUCOMP|Add0~128_combout\ & ((!\ALUCOMP|Add0~97\) # (!\MUXA|salida[22]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~128_combout\,
	datab => \MUXA|salida[22]~10_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~97\,
	combout => \ALUCOMP|Add0~98_combout\,
	cout => \ALUCOMP|Add0~99\);

-- Location: LCCOMB_X26_Y13_N6
\ALUCOMP|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux9~1_combout\ = (\ALUCOMP|Mux9~0_combout\ & (((\ALUCOMP|LessThan0~62_combout\)) # (!\ALUCOMP|Mux28~3_combout\))) # (!\ALUCOMP|Mux9~0_combout\ & (\ALUCOMP|Mux28~3_combout\ & ((\ALUCOMP|Add0~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux9~0_combout\,
	datab => \ALUCOMP|Mux28~3_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Add0~98_combout\,
	combout => \ALUCOMP|Mux9~1_combout\);

-- Location: LCCOMB_X26_Y13_N14
\ALUCOMP|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux9~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (((!\MUXA|salida[22]~10_combout\)) # (!\MUXB|Mux9~0_combout\))) # (!\ALUCOMP|Mux28~6_combout\ & (((\ALUCOMP|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux9~0_combout\,
	datab => \MUXA|salida[22]~10_combout\,
	datac => \ALUCOMP|Mux28~6_combout\,
	datad => \ALUCOMP|Mux9~1_combout\,
	combout => \ALUCOMP|Mux9~2_combout\);

-- Location: LCFF_X26_Y13_N25
\regALU|dt_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \ALUCOMP|Mux9~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(22));

-- Location: LCCOMB_X16_Y16_N24
\REGFILE|MEM~154feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~154feeder_combout\ = \MUXMemReg|salida[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[22]~22_combout\,
	combout => \REGFILE|MEM~154feeder_combout\);

-- Location: LCFF_X16_Y16_N25
\REGFILE|MEM~154\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~154feeder_combout\,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~154_regout\);

-- Location: LCFF_X15_Y16_N23
\REGFILE|MEM~90\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[22]~22_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~90_regout\);

-- Location: LCCOMB_X16_Y17_N26
\REGFILE|MEM~399\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~399_combout\ = (\INSTREG|r2_out\(0) & (((\INSTREG|r2_out\(1)) # (\REGFILE|MEM~90_regout\)))) # (!\INSTREG|r2_out\(0) & (\REGFILE|MEM~58_regout\ & (!\INSTREG|r2_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~58_regout\,
	datab => \INSTREG|r2_out\(0),
	datac => \INSTREG|r2_out\(1),
	datad => \REGFILE|MEM~90_regout\,
	combout => \REGFILE|MEM~399_combout\);

-- Location: LCCOMB_X16_Y17_N8
\REGFILE|MEM~400\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~400_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~399_combout\ & ((\REGFILE|MEM~154_regout\))) # (!\REGFILE|MEM~399_combout\ & (\REGFILE|MEM~122_regout\)))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~122_regout\,
	datab => \REGFILE|MEM~154_regout\,
	datac => \INSTREG|r2_out\(1),
	datad => \REGFILE|MEM~399_combout\,
	combout => \REGFILE|MEM~400_combout\);

-- Location: LCFF_X18_Y17_N31
\REGFILE|MEM~218\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[22]~22_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~218_regout\);

-- Location: LCFF_X19_Y17_N19
\REGFILE|MEM~250\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[22]~22_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~250_regout\);

-- Location: LCFF_X18_Y17_N13
\REGFILE|MEM~186\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[22]~22_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~186_regout\);

-- Location: LCCOMB_X18_Y17_N12
\REGFILE|MEM~397\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~397_combout\ = (\INSTREG|r2_out\(0) & (((\INSTREG|r2_out\(1))))) # (!\INSTREG|r2_out\(0) & ((\INSTREG|r2_out\(1) & (\REGFILE|MEM~250_regout\)) # (!\INSTREG|r2_out\(1) & ((\REGFILE|MEM~186_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~250_regout\,
	datac => \REGFILE|MEM~186_regout\,
	datad => \INSTREG|r2_out\(1),
	combout => \REGFILE|MEM~397_combout\);

-- Location: LCCOMB_X18_Y17_N30
\REGFILE|MEM~398\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~398_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~397_combout\ & (\REGFILE|MEM~282_regout\)) # (!\REGFILE|MEM~397_combout\ & ((\REGFILE|MEM~218_regout\))))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~282_regout\,
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~218_regout\,
	datad => \REGFILE|MEM~397_combout\,
	combout => \REGFILE|MEM~398_combout\);

-- Location: LCCOMB_X16_Y17_N22
\REGFILE|MEM~401\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~401_combout\ = (\INSTREG|r2_out\(2) & ((\REGFILE|MEM~398_combout\))) # (!\INSTREG|r2_out\(2) & (\REGFILE|MEM~400_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~400_combout\,
	datad => \REGFILE|MEM~398_combout\,
	combout => \REGFILE|MEM~401_combout\);

-- Location: LCFF_X16_Y17_N23
\regB|dt_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(22));

-- Location: LCFF_X25_Y19_N29
\MEM|MEM~282\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(22),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~282_regout\);

-- Location: LCFF_X26_Y17_N9
\MEM|MEM~186\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(22),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~186_regout\);

-- Location: LCCOMB_X26_Y17_N8
\MEM|MEM~402\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~402_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~250_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~186_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~250_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~186_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~402_combout\);

-- Location: LCCOMB_X25_Y19_N28
\MEM|MEM~403\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~403_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~402_combout\ & ((\MEM|MEM~282_regout\))) # (!\MEM|MEM~402_combout\ & (\MEM|MEM~218_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~218_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~282_regout\,
	datad => \MEM|MEM~402_combout\,
	combout => \MEM|MEM~403_combout\);

-- Location: LCFF_X24_Y19_N29
\MEM|MEM~154\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(22),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~154_regout\);

-- Location: LCFF_X23_Y19_N21
\MEM|MEM~58\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(22),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~58_regout\);

-- Location: LCCOMB_X23_Y19_N20
\MEM|MEM~404\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~404_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & (!\MEM|MEM~90_regout\)) # (!\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~58_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~90_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~58_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~404_combout\);

-- Location: LCCOMB_X24_Y19_N28
\MEM|MEM~405\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~405_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~404_combout\ & ((\MEM|MEM~154_regout\))) # (!\MEM|MEM~404_combout\ & (!\MEM|MEM~122_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~122_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~154_regout\,
	datad => \MEM|MEM~404_combout\,
	combout => \MEM|MEM~405_combout\);

-- Location: LCCOMB_X25_Y19_N0
\MEM|MEM~406\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~406_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~403_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~405_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|MEM~403_combout\,
	datac => \MEM|MEM~405_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~406_combout\);

-- Location: LCFF_X25_Y19_N1
\MEM|dataOut[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(22));

-- Location: LCFF_X20_Y19_N31
\MDR|dt_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(22));

-- Location: LCCOMB_X20_Y19_N30
\MUXMemReg|salida[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[22]~22_combout\ = (\rst~combout\ & (\regALU|dt_out\(22))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & ((\MDR|dt_out\(22)))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \regALU|dt_out\(22),
	datac => \MDR|dt_out\(22),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[22]~22_combout\);

-- Location: LCFF_X19_Y17_N13
\REGFILE|MEM~282\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[22]~22_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~282_regout\);

-- Location: LCCOMB_X19_Y17_N18
\REGFILE|MEM~392\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~392_combout\ = (\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0)) # ((\REGFILE|MEM~250_regout\)))) # (!\INSTREG|r1_out\(1) & (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~186_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~250_regout\,
	datad => \REGFILE|MEM~186_regout\,
	combout => \REGFILE|MEM~392_combout\);

-- Location: LCCOMB_X19_Y17_N12
\REGFILE|MEM~393\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~393_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~392_combout\ & ((\REGFILE|MEM~282_regout\))) # (!\REGFILE|MEM~392_combout\ & (\REGFILE|MEM~218_regout\)))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~218_regout\,
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~282_regout\,
	datad => \REGFILE|MEM~392_combout\,
	combout => \REGFILE|MEM~393_combout\);

-- Location: LCFF_X15_Y16_N21
\REGFILE|MEM~122\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[22]~22_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~122_regout\);

-- Location: LCCOMB_X16_Y17_N16
\REGFILE|MEM~58feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~58feeder_combout\ = \MUXMemReg|salida[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[22]~22_combout\,
	combout => \REGFILE|MEM~58feeder_combout\);

-- Location: LCFF_X16_Y17_N17
\REGFILE|MEM~58\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~58feeder_combout\,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~58_regout\);

-- Location: LCCOMB_X15_Y16_N22
\REGFILE|MEM~394\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~394_combout\ = (\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1)) # ((\REGFILE|MEM~90_regout\)))) # (!\INSTREG|r1_out\(0) & (!\INSTREG|r1_out\(1) & ((\REGFILE|MEM~58_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~90_regout\,
	datad => \REGFILE|MEM~58_regout\,
	combout => \REGFILE|MEM~394_combout\);

-- Location: LCCOMB_X15_Y16_N20
\REGFILE|MEM~395\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~395_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~394_combout\ & (\REGFILE|MEM~154_regout\)) # (!\REGFILE|MEM~394_combout\ & ((\REGFILE|MEM~122_regout\))))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~154_regout\,
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~122_regout\,
	datad => \REGFILE|MEM~394_combout\,
	combout => \REGFILE|MEM~395_combout\);

-- Location: LCCOMB_X18_Y16_N18
\REGFILE|MEM~396\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~396_combout\ = (\INSTREG|r1_out\(2) & (\REGFILE|MEM~393_combout\)) # (!\INSTREG|r1_out\(2) & ((\REGFILE|MEM~395_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~393_combout\,
	datac => \INSTREG|r1_out\(2),
	datad => \REGFILE|MEM~395_combout\,
	combout => \REGFILE|MEM~396_combout\);

-- Location: LCFF_X18_Y16_N19
\regA|dt_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(22));

-- Location: LCCOMB_X21_Y12_N0
\MUXA|salida[22]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[22]~10_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & (\PROGCOUNT|addr_out\(22))) # (!\rst~combout\ & ((\regA|dt_out\(22)))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcA~0_combout\,
	datab => \PROGCOUNT|addr_out\(22),
	datac => \regA|dt_out\(22),
	datad => \rst~combout\,
	combout => \MUXA|salida[22]~10_combout\);

-- Location: LCCOMB_X24_Y13_N0
\ALUCOMP|Add0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~100_combout\ = ((\MUXA|salida[23]~9_combout\ $ (\ALUCOMP|Add0~129_combout\ $ (!\ALUCOMP|Add0~99\)))) # (GND)
-- \ALUCOMP|Add0~101\ = CARRY((\MUXA|salida[23]~9_combout\ & ((\ALUCOMP|Add0~129_combout\) # (!\ALUCOMP|Add0~99\))) # (!\MUXA|salida[23]~9_combout\ & (\ALUCOMP|Add0~129_combout\ & !\ALUCOMP|Add0~99\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[23]~9_combout\,
	datab => \ALUCOMP|Add0~129_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~99\,
	combout => \ALUCOMP|Add0~100_combout\,
	cout => \ALUCOMP|Add0~101\);

-- Location: LCCOMB_X24_Y13_N2
\ALUCOMP|Add0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~102_combout\ = (\MUXA|salida[24]~8_combout\ & ((\ALUCOMP|Add0~130_combout\ & (\ALUCOMP|Add0~101\ & VCC)) # (!\ALUCOMP|Add0~130_combout\ & (!\ALUCOMP|Add0~101\)))) # (!\MUXA|salida[24]~8_combout\ & ((\ALUCOMP|Add0~130_combout\ & 
-- (!\ALUCOMP|Add0~101\)) # (!\ALUCOMP|Add0~130_combout\ & ((\ALUCOMP|Add0~101\) # (GND)))))
-- \ALUCOMP|Add0~103\ = CARRY((\MUXA|salida[24]~8_combout\ & (!\ALUCOMP|Add0~130_combout\ & !\ALUCOMP|Add0~101\)) # (!\MUXA|salida[24]~8_combout\ & ((!\ALUCOMP|Add0~101\) # (!\ALUCOMP|Add0~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[24]~8_combout\,
	datab => \ALUCOMP|Add0~130_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~101\,
	combout => \ALUCOMP|Add0~102_combout\,
	cout => \ALUCOMP|Add0~103\);

-- Location: LCCOMB_X24_Y13_N4
\ALUCOMP|Add0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~104_combout\ = ((\ALUCOMP|Add0~131_combout\ $ (\MUXA|salida[25]~7_combout\ $ (!\ALUCOMP|Add0~103\)))) # (GND)
-- \ALUCOMP|Add0~105\ = CARRY((\ALUCOMP|Add0~131_combout\ & ((\MUXA|salida[25]~7_combout\) # (!\ALUCOMP|Add0~103\))) # (!\ALUCOMP|Add0~131_combout\ & (\MUXA|salida[25]~7_combout\ & !\ALUCOMP|Add0~103\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~131_combout\,
	datab => \MUXA|salida[25]~7_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~103\,
	combout => \ALUCOMP|Add0~104_combout\,
	cout => \ALUCOMP|Add0~105\);

-- Location: LCCOMB_X24_Y13_N6
\ALUCOMP|Add0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~106_combout\ = (\MUXA|salida[26]~6_combout\ & ((\ALUCOMP|Add0~132_combout\ & (\ALUCOMP|Add0~105\ & VCC)) # (!\ALUCOMP|Add0~132_combout\ & (!\ALUCOMP|Add0~105\)))) # (!\MUXA|salida[26]~6_combout\ & ((\ALUCOMP|Add0~132_combout\ & 
-- (!\ALUCOMP|Add0~105\)) # (!\ALUCOMP|Add0~132_combout\ & ((\ALUCOMP|Add0~105\) # (GND)))))
-- \ALUCOMP|Add0~107\ = CARRY((\MUXA|salida[26]~6_combout\ & (!\ALUCOMP|Add0~132_combout\ & !\ALUCOMP|Add0~105\)) # (!\MUXA|salida[26]~6_combout\ & ((!\ALUCOMP|Add0~105\) # (!\ALUCOMP|Add0~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[26]~6_combout\,
	datab => \ALUCOMP|Add0~132_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~105\,
	combout => \ALUCOMP|Add0~106_combout\,
	cout => \ALUCOMP|Add0~107\);

-- Location: LCCOMB_X24_Y13_N8
\ALUCOMP|Add0~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~108_combout\ = ((\ALUCOMP|Add0~133_combout\ $ (\MUXA|salida[27]~5_combout\ $ (!\ALUCOMP|Add0~107\)))) # (GND)
-- \ALUCOMP|Add0~109\ = CARRY((\ALUCOMP|Add0~133_combout\ & ((\MUXA|salida[27]~5_combout\) # (!\ALUCOMP|Add0~107\))) # (!\ALUCOMP|Add0~133_combout\ & (\MUXA|salida[27]~5_combout\ & !\ALUCOMP|Add0~107\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~133_combout\,
	datab => \MUXA|salida[27]~5_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~107\,
	combout => \ALUCOMP|Add0~108_combout\,
	cout => \ALUCOMP|Add0~109\);

-- Location: LCCOMB_X24_Y13_N20
\ALUCOMP|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux4~2_combout\ = (\ALUCOMP|Mux28~3_combout\ & (((\ALUCOMP|Add0~108_combout\) # (\ALUCONTRL|op[0]~1_combout\)))) # (!\ALUCOMP|Mux28~3_combout\ & (\ALUCOMP|temp~1_combout\ & ((!\ALUCONTRL|op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|temp~1_combout\,
	datab => \ALUCOMP|Add0~108_combout\,
	datac => \ALUCOMP|Mux28~3_combout\,
	datad => \ALUCONTRL|op[0]~1_combout\,
	combout => \ALUCOMP|Mux4~2_combout\);

-- Location: LCCOMB_X24_Y13_N26
\ALUCOMP|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux4~3_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|Mux4~2_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCOMP|Mux4~2_combout\ & (\ALUCOMP|temp~0_combout\)))) # (!\ALUCONTRL|op[0]~1_combout\ & (((\ALUCOMP|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|temp~0_combout\,
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|Mux4~2_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux4~3_combout\);

-- Location: LCCOMB_X18_Y13_N14
\MUXB|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux4~0_combout\ = (\regB|dt_out\(27) & ((\rst~combout\) # ((!\CONTROLU|Equal0~2_combout\ & !\CONTROLU|ALUsrcB~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~2_combout\,
	datab => \rst~combout\,
	datac => \regB|dt_out\(27),
	datad => \CONTROLU|ALUsrcB~1_combout\,
	combout => \MUXB|Mux4~0_combout\);

-- Location: LCCOMB_X24_Y13_N18
\ALUCOMP|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux4~4_combout\ = (\ALUCOMP|Mux28~6_combout\ & (((!\MUXB|Mux4~0_combout\) # (!\MUXA|salida[27]~5_combout\)))) # (!\ALUCOMP|Mux28~6_combout\ & (\ALUCOMP|Mux4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux28~6_combout\,
	datab => \ALUCOMP|Mux4~3_combout\,
	datac => \MUXA|salida[27]~5_combout\,
	datad => \MUXB|Mux4~0_combout\,
	combout => \ALUCOMP|Mux4~4_combout\);

-- Location: LCFF_X24_Y13_N19
\regALU|dt_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux4~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(27));

-- Location: LCCOMB_X16_Y15_N20
\MUXMemReg|salida[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[27]~27_combout\ = (\rst~combout\ & (((\regALU|dt_out\(27))))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & (\MDR|dt_out\(27))) # (!\CONTROLU|Equal0~8_combout\ & ((\regALU|dt_out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \MDR|dt_out\(27),
	datac => \regALU|dt_out\(27),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[27]~27_combout\);

-- Location: LCFF_X15_Y15_N17
\REGFILE|MEM~159\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[27]~27_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~159_regout\);

-- Location: LCFF_X16_Y15_N29
\REGFILE|MEM~127\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[27]~27_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~127_regout\);

-- Location: LCFF_X16_Y15_N3
\REGFILE|MEM~95\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[27]~27_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~95_regout\);

-- Location: LCCOMB_X16_Y15_N2
\REGFILE|MEM~344\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~344_combout\ = (\INSTREG|r1_out\(1) & (\INSTREG|r1_out\(0))) # (!\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0) & (\REGFILE|MEM~95_regout\)) # (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~63_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~95_regout\,
	datad => \REGFILE|MEM~63_regout\,
	combout => \REGFILE|MEM~344_combout\);

-- Location: LCCOMB_X16_Y15_N28
\REGFILE|MEM~345\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~345_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~344_combout\ & (\REGFILE|MEM~159_regout\)) # (!\REGFILE|MEM~344_combout\ & ((\REGFILE|MEM~127_regout\))))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \REGFILE|MEM~159_regout\,
	datac => \REGFILE|MEM~127_regout\,
	datad => \REGFILE|MEM~344_combout\,
	combout => \REGFILE|MEM~345_combout\);

-- Location: LCFF_X16_Y14_N7
\REGFILE|MEM~255\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[27]~27_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~255_regout\);

-- Location: LCFF_X15_Y14_N25
\REGFILE|MEM~191\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[27]~27_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~191_regout\);

-- Location: LCCOMB_X16_Y14_N6
\REGFILE|MEM~342\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~342_combout\ = (\INSTREG|r1_out\(0) & (\INSTREG|r1_out\(1))) # (!\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1) & (\REGFILE|MEM~255_regout\)) # (!\INSTREG|r1_out\(1) & ((\REGFILE|MEM~191_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~255_regout\,
	datad => \REGFILE|MEM~191_regout\,
	combout => \REGFILE|MEM~342_combout\);

-- Location: LCCOMB_X16_Y14_N8
\REGFILE|MEM~343\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~343_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~342_combout\ & ((\REGFILE|MEM~287_regout\))) # (!\REGFILE|MEM~342_combout\ & (\REGFILE|MEM~223_regout\)))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~223_regout\,
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~287_regout\,
	datad => \REGFILE|MEM~342_combout\,
	combout => \REGFILE|MEM~343_combout\);

-- Location: LCCOMB_X16_Y13_N30
\REGFILE|MEM~346\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~346_combout\ = (\INSTREG|r1_out\(2) & ((\REGFILE|MEM~343_combout\))) # (!\INSTREG|r1_out\(2) & (\REGFILE|MEM~345_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~345_combout\,
	datad => \REGFILE|MEM~343_combout\,
	combout => \REGFILE|MEM~346_combout\);

-- Location: LCFF_X16_Y13_N31
\regA|dt_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(27));

-- Location: LCCOMB_X19_Y13_N8
\MUXA|salida[27]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[27]~5_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & (\PROGCOUNT|addr_out\(27))) # (!\rst~combout\ & ((\regA|dt_out\(27)))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(27),
	datab => \CONTROLU|ALUsrcA~0_combout\,
	datac => \regA|dt_out\(27),
	datad => \rst~combout\,
	combout => \MUXA|salida[27]~5_combout\);

-- Location: LCCOMB_X24_Y13_N10
\ALUCOMP|Add0~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~110_combout\ = (\ALUCOMP|Add0~134_combout\ & ((\MUXA|salida[28]~4_combout\ & (\ALUCOMP|Add0~109\ & VCC)) # (!\MUXA|salida[28]~4_combout\ & (!\ALUCOMP|Add0~109\)))) # (!\ALUCOMP|Add0~134_combout\ & ((\MUXA|salida[28]~4_combout\ & 
-- (!\ALUCOMP|Add0~109\)) # (!\MUXA|salida[28]~4_combout\ & ((\ALUCOMP|Add0~109\) # (GND)))))
-- \ALUCOMP|Add0~111\ = CARRY((\ALUCOMP|Add0~134_combout\ & (!\MUXA|salida[28]~4_combout\ & !\ALUCOMP|Add0~109\)) # (!\ALUCOMP|Add0~134_combout\ & ((!\ALUCOMP|Add0~109\) # (!\MUXA|salida[28]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~134_combout\,
	datab => \MUXA|salida[28]~4_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~109\,
	combout => \ALUCOMP|Add0~110_combout\,
	cout => \ALUCOMP|Add0~111\);

-- Location: LCCOMB_X25_Y13_N22
\ALUCOMP|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux3~1_combout\ = (\ALUCOMP|Mux3~0_combout\ & (((\ALUCOMP|LessThan0~62_combout\)) # (!\ALUCOMP|Mux28~3_combout\))) # (!\ALUCOMP|Mux3~0_combout\ & (\ALUCOMP|Mux28~3_combout\ & ((\ALUCOMP|Add0~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux3~0_combout\,
	datab => \ALUCOMP|Mux28~3_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Add0~110_combout\,
	combout => \ALUCOMP|Mux3~1_combout\);

-- Location: LCCOMB_X25_Y13_N14
\ALUCOMP|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux3~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (((!\MUXA|salida[28]~4_combout\)) # (!\MUXB|Mux3~0_combout\))) # (!\ALUCOMP|Mux28~6_combout\ & (((\ALUCOMP|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux3~0_combout\,
	datab => \MUXA|salida[28]~4_combout\,
	datac => \ALUCOMP|Mux28~6_combout\,
	datad => \ALUCOMP|Mux3~1_combout\,
	combout => \ALUCOMP|Mux3~2_combout\);

-- Location: LCFF_X25_Y13_N15
\regALU|dt_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(28));

-- Location: LCCOMB_X16_Y14_N28
\MUXMemReg|salida[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[28]~28_combout\ = (\rst~combout\ & (((\regALU|dt_out\(28))))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & (\MDR|dt_out\(28))) # (!\CONTROLU|Equal0~8_combout\ & ((\regALU|dt_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \MDR|dt_out\(28),
	datac => \regALU|dt_out\(28),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[28]~28_combout\);

-- Location: LCFF_X16_Y15_N17
\REGFILE|MEM~128\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[28]~28_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~128_regout\);

-- Location: LCFF_X16_Y15_N27
\REGFILE|MEM~96\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[28]~28_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~96_regout\);

-- Location: LCCOMB_X15_Y15_N8
\REGFILE|MEM~64feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~64feeder_combout\ = \MUXMemReg|salida[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[28]~28_combout\,
	combout => \REGFILE|MEM~64feeder_combout\);

-- Location: LCFF_X15_Y15_N9
\REGFILE|MEM~64\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~64feeder_combout\,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~64_regout\);

-- Location: LCCOMB_X16_Y15_N26
\REGFILE|MEM~334\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~334_combout\ = (\INSTREG|r1_out\(1) & (\INSTREG|r1_out\(0))) # (!\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0) & (\REGFILE|MEM~96_regout\)) # (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~64_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~96_regout\,
	datad => \REGFILE|MEM~64_regout\,
	combout => \REGFILE|MEM~334_combout\);

-- Location: LCCOMB_X16_Y15_N16
\REGFILE|MEM~335\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~335_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~334_combout\ & (\REGFILE|MEM~160_regout\)) # (!\REGFILE|MEM~334_combout\ & ((\REGFILE|MEM~128_regout\))))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~160_regout\,
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~128_regout\,
	datad => \REGFILE|MEM~334_combout\,
	combout => \REGFILE|MEM~335_combout\);

-- Location: LCFF_X16_Y14_N21
\REGFILE|MEM~288\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[28]~28_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~288_regout\);

-- Location: LCFF_X16_Y14_N11
\REGFILE|MEM~256\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[28]~28_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~256_regout\);

-- Location: LCFF_X15_Y14_N17
\REGFILE|MEM~192\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[28]~28_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~192_regout\);

-- Location: LCCOMB_X16_Y14_N10
\REGFILE|MEM~332\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~332_combout\ = (\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0)) # ((\REGFILE|MEM~256_regout\)))) # (!\INSTREG|r1_out\(1) & (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~192_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~256_regout\,
	datad => \REGFILE|MEM~192_regout\,
	combout => \REGFILE|MEM~332_combout\);

-- Location: LCCOMB_X16_Y14_N20
\REGFILE|MEM~333\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~333_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~332_combout\ & ((\REGFILE|MEM~288_regout\))) # (!\REGFILE|MEM~332_combout\ & (\REGFILE|MEM~224_regout\)))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~224_regout\,
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~288_regout\,
	datad => \REGFILE|MEM~332_combout\,
	combout => \REGFILE|MEM~333_combout\);

-- Location: LCCOMB_X15_Y13_N16
\REGFILE|MEM~336\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~336_combout\ = (\INSTREG|r1_out\(2) & ((\REGFILE|MEM~333_combout\))) # (!\INSTREG|r1_out\(2) & (\REGFILE|MEM~335_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~335_combout\,
	datad => \REGFILE|MEM~333_combout\,
	combout => \REGFILE|MEM~336_combout\);

-- Location: LCFF_X15_Y13_N17
\regA|dt_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(28));

-- Location: LCCOMB_X15_Y13_N18
\MUXA|salida[28]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[28]~4_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & (\PROGCOUNT|addr_out\(28))) # (!\rst~combout\ & ((\regA|dt_out\(28)))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcA~0_combout\,
	datab => \PROGCOUNT|addr_out\(28),
	datac => \regA|dt_out\(28),
	datad => \rst~combout\,
	combout => \MUXA|salida[28]~4_combout\);

-- Location: LCCOMB_X24_Y13_N12
\ALUCOMP|Add0~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~112_combout\ = ((\ALUCOMP|Add0~135_combout\ $ (\MUXA|salida[29]~3_combout\ $ (!\ALUCOMP|Add0~111\)))) # (GND)
-- \ALUCOMP|Add0~113\ = CARRY((\ALUCOMP|Add0~135_combout\ & ((\MUXA|salida[29]~3_combout\) # (!\ALUCOMP|Add0~111\))) # (!\ALUCOMP|Add0~135_combout\ & (\MUXA|salida[29]~3_combout\ & !\ALUCOMP|Add0~111\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~135_combout\,
	datab => \MUXA|salida[29]~3_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~111\,
	combout => \ALUCOMP|Add0~112_combout\,
	cout => \ALUCOMP|Add0~113\);

-- Location: LCCOMB_X24_Y13_N14
\ALUCOMP|Add0~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~114_combout\ = (\MUXA|salida[30]~2_combout\ & ((\ALUCOMP|Add0~136_combout\ & (\ALUCOMP|Add0~113\ & VCC)) # (!\ALUCOMP|Add0~136_combout\ & (!\ALUCOMP|Add0~113\)))) # (!\MUXA|salida[30]~2_combout\ & ((\ALUCOMP|Add0~136_combout\ & 
-- (!\ALUCOMP|Add0~113\)) # (!\ALUCOMP|Add0~136_combout\ & ((\ALUCOMP|Add0~113\) # (GND)))))
-- \ALUCOMP|Add0~115\ = CARRY((\MUXA|salida[30]~2_combout\ & (!\ALUCOMP|Add0~136_combout\ & !\ALUCOMP|Add0~113\)) # (!\MUXA|salida[30]~2_combout\ & ((!\ALUCOMP|Add0~113\) # (!\ALUCOMP|Add0~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[30]~2_combout\,
	datab => \ALUCOMP|Add0~136_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~113\,
	combout => \ALUCOMP|Add0~114_combout\,
	cout => \ALUCOMP|Add0~115\);

-- Location: LCCOMB_X24_Y13_N16
\ALUCOMP|Add0~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~116_combout\ = \MUXA|salida[31]~1_combout\ $ (\ALUCOMP|Add0~115\ $ (!\ALUCOMP|Add0~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MUXA|salida[31]~1_combout\,
	datad => \ALUCOMP|Add0~137_combout\,
	cin => \ALUCOMP|Add0~115\,
	combout => \ALUCOMP|Add0~116_combout\);

-- Location: LCCOMB_X26_Y13_N12
\ALUCOMP|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux0~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|LessThan0~62_combout\)) # (!\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|Add0~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Add0~116_combout\,
	combout => \ALUCOMP|Mux0~0_combout\);

-- Location: LCCOMB_X26_Y13_N18
\ALUCOMP|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux0~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (!\ALUCOMP|Mux0~1_combout\)) # (!\ALUCOMP|Mux28~6_combout\ & ((\ALUCOMP|Mux28~3_combout\ & ((\ALUCOMP|Mux0~0_combout\))) # (!\ALUCOMP|Mux28~3_combout\ & (\ALUCOMP|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux0~1_combout\,
	datab => \ALUCOMP|Mux28~6_combout\,
	datac => \ALUCOMP|Mux28~3_combout\,
	datad => \ALUCOMP|Mux0~0_combout\,
	combout => \ALUCOMP|Mux0~2_combout\);

-- Location: LCFF_X26_Y13_N19
\regALU|dt_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(31));

-- Location: LCCOMB_X16_Y14_N26
\MUXMemReg|salida[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[31]~31_combout\ = (\rst~combout\ & (((\regALU|dt_out\(31))))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & (\MDR|dt_out\(31))) # (!\CONTROLU|Equal0~8_combout\ & ((\regALU|dt_out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \MDR|dt_out\(31),
	datac => \regALU|dt_out\(31),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[31]~31_combout\);

-- Location: LCCOMB_X16_Y13_N28
\REGFILE|MEM~291feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~291feeder_combout\ = \MUXMemReg|salida[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[31]~31_combout\,
	combout => \REGFILE|MEM~291feeder_combout\);

-- Location: LCFF_X16_Y13_N29
\REGFILE|MEM~291\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~291feeder_combout\,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~291_regout\);

-- Location: LCCOMB_X15_Y14_N18
\REGFILE|MEM~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~307_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~259_regout\) # ((\INSTREG|r2_out\(0))))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~195_regout\ & !\INSTREG|r2_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~259_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~195_regout\,
	datad => \INSTREG|r2_out\(0),
	combout => \REGFILE|MEM~307_combout\);

-- Location: LCCOMB_X15_Y14_N8
\REGFILE|MEM~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~308_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~307_combout\ & (\REGFILE|MEM~291_regout\)) # (!\REGFILE|MEM~307_combout\ & ((\REGFILE|MEM~227_regout\))))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~291_regout\,
	datac => \REGFILE|MEM~227_regout\,
	datad => \REGFILE|MEM~307_combout\,
	combout => \REGFILE|MEM~308_combout\);

-- Location: LCCOMB_X15_Y15_N28
\REGFILE|MEM~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~309_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~99_regout\) # ((\INSTREG|r2_out\(1))))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~67_regout\ & !\INSTREG|r2_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~99_regout\,
	datac => \REGFILE|MEM~67_regout\,
	datad => \INSTREG|r2_out\(1),
	combout => \REGFILE|MEM~309_combout\);

-- Location: LCCOMB_X15_Y15_N22
\REGFILE|MEM~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~310_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~309_combout\ & ((\REGFILE|MEM~163_regout\))) # (!\REGFILE|MEM~309_combout\ & (\REGFILE|MEM~131_regout\)))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \REGFILE|MEM~131_regout\,
	datac => \REGFILE|MEM~163_regout\,
	datad => \REGFILE|MEM~309_combout\,
	combout => \REGFILE|MEM~310_combout\);

-- Location: LCCOMB_X14_Y14_N30
\REGFILE|MEM~311\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~311_combout\ = (\INSTREG|r2_out\(2) & (\REGFILE|MEM~308_combout\)) # (!\INSTREG|r2_out\(2) & ((\REGFILE|MEM~310_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~308_combout\,
	datad => \REGFILE|MEM~310_combout\,
	combout => \REGFILE|MEM~311_combout\);

-- Location: LCFF_X14_Y14_N31
\regB|dt_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(31));

-- Location: LCCOMB_X18_Y13_N2
\MUXB|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux0~0_combout\ = (\regB|dt_out\(31) & ((\rst~combout\) # ((!\CONTROLU|Equal0~2_combout\ & !\CONTROLU|ALUsrcB~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~2_combout\,
	datab => \regB|dt_out\(31),
	datac => \rst~combout\,
	datad => \CONTROLU|ALUsrcB~1_combout\,
	combout => \MUXB|Mux0~0_combout\);

-- Location: LCCOMB_X18_Y13_N8
\MUXB|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux2~0_combout\ = (\regB|dt_out\(29) & ((\rst~combout\) # ((!\CONTROLU|Equal0~2_combout\ & !\CONTROLU|ALUsrcB~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~2_combout\,
	datab => \rst~combout\,
	datac => \regB|dt_out\(29),
	datad => \CONTROLU|ALUsrcB~1_combout\,
	combout => \MUXB|Mux2~0_combout\);

-- Location: LCFF_X15_Y14_N31
\REGFILE|MEM~224\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[28]~28_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~224_regout\);

-- Location: LCCOMB_X15_Y14_N30
\REGFILE|MEM~338\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~338_combout\ = (\REGFILE|MEM~337_combout\ & ((\REGFILE|MEM~288_regout\) # ((!\INSTREG|r2_out\(0))))) # (!\REGFILE|MEM~337_combout\ & (((\REGFILE|MEM~224_regout\ & \INSTREG|r2_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~337_combout\,
	datab => \REGFILE|MEM~288_regout\,
	datac => \REGFILE|MEM~224_regout\,
	datad => \INSTREG|r2_out\(0),
	combout => \REGFILE|MEM~338_combout\);

-- Location: LCFF_X15_Y15_N11
\REGFILE|MEM~160\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[28]~28_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~160_regout\);

-- Location: LCCOMB_X15_Y15_N0
\REGFILE|MEM~339\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~339_combout\ = (\INSTREG|r2_out\(0) & (((\REGFILE|MEM~96_regout\) # (\INSTREG|r2_out\(1))))) # (!\INSTREG|r2_out\(0) & (\REGFILE|MEM~64_regout\ & ((!\INSTREG|r2_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~64_regout\,
	datac => \REGFILE|MEM~96_regout\,
	datad => \INSTREG|r2_out\(1),
	combout => \REGFILE|MEM~339_combout\);

-- Location: LCCOMB_X15_Y15_N10
\REGFILE|MEM~340\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~340_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~339_combout\ & ((\REGFILE|MEM~160_regout\))) # (!\REGFILE|MEM~339_combout\ & (\REGFILE|MEM~128_regout\)))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~128_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~160_regout\,
	datad => \REGFILE|MEM~339_combout\,
	combout => \REGFILE|MEM~340_combout\);

-- Location: LCCOMB_X14_Y14_N22
\REGFILE|MEM~341\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~341_combout\ = (\INSTREG|r2_out\(2) & (\REGFILE|MEM~338_combout\)) # (!\INSTREG|r2_out\(2) & ((\REGFILE|MEM~340_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~338_combout\,
	datad => \REGFILE|MEM~340_combout\,
	combout => \REGFILE|MEM~341_combout\);

-- Location: LCFF_X14_Y14_N23
\regB|dt_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(28));

-- Location: LCCOMB_X18_Y13_N26
\MUXB|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux3~0_combout\ = (\regB|dt_out\(28) & ((\rst~combout\) # ((!\CONTROLU|Equal0~2_combout\ & !\CONTROLU|ALUsrcB~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~2_combout\,
	datab => \rst~combout\,
	datac => \regB|dt_out\(28),
	datad => \CONTROLU|ALUsrcB~1_combout\,
	combout => \MUXB|Mux3~0_combout\);

-- Location: LCCOMB_X21_Y13_N28
\MUXB|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux5~0_combout\ = (\regB|dt_out\(26) & ((\rst~combout\) # ((!\CONTROLU|Equal0~2_combout\ & !\CONTROLU|ALUsrcB~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(26),
	datab => \CONTROLU|Equal0~2_combout\,
	datac => \CONTROLU|ALUsrcB~1_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux5~0_combout\);

-- Location: LCCOMB_X23_Y21_N26
\MEM|MEM~61feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~61feeder_combout\ = \regB|dt_out\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(25),
	combout => \MEM|MEM~61feeder_combout\);

-- Location: LCFF_X23_Y21_N27
\MEM|MEM~61\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~61feeder_combout\,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~61_regout\);

-- Location: LCFF_X21_Y21_N19
\MEM|MEM~93\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(25),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~93_regout\);

-- Location: LCCOMB_X22_Y19_N22
\MEM|MEM~419\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~419_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~93_regout\))) # (!\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~61_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~61_regout\,
	datac => \MEM|MEM~93_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~419_combout\);

-- Location: LCCOMB_X24_Y21_N10
\MEM|MEM~125feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~125feeder_combout\ = \regB|dt_out\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(25),
	combout => \MEM|MEM~125feeder_combout\);

-- Location: LCFF_X24_Y21_N11
\MEM|MEM~125\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~125feeder_combout\,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~125_regout\);

-- Location: LCCOMB_X22_Y19_N12
\MEM|MEM~420\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~420_combout\ = (\MEM|MEM~419_combout\ & ((\MEM|MEM~157_regout\) # ((!\MUXPC|salida[1]~1_combout\)))) # (!\MEM|MEM~419_combout\ & (((\MEM|MEM~125_regout\ & \MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~157_regout\,
	datab => \MEM|MEM~419_combout\,
	datac => \MEM|MEM~125_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~420_combout\);

-- Location: LCCOMB_X25_Y19_N14
\MEM|MEM~421\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~421_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~418_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~420_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~418_combout\,
	datab => \MEM|MEM~420_combout\,
	datac => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~421_combout\);

-- Location: LCFF_X25_Y19_N15
\MEM|dataOut[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(25));

-- Location: LCFF_X24_Y16_N7
\MDR|dt_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(25));

-- Location: LCCOMB_X24_Y16_N6
\MUXMemReg|salida[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[25]~25_combout\ = (\rst~combout\ & (\regALU|dt_out\(25))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & ((\MDR|dt_out\(25)))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(25),
	datab => \rst~combout\,
	datac => \MDR|dt_out\(25),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[25]~25_combout\);

-- Location: LCFF_X15_Y16_N17
\REGFILE|MEM~125\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[25]~25_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~125_regout\);

-- Location: LCFF_X16_Y16_N3
\REGFILE|MEM~157\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[25]~25_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~157_regout\);

-- Location: LCFF_X16_Y16_N13
\REGFILE|MEM~61\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[25]~25_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~61_regout\);

-- Location: LCFF_X15_Y16_N27
\REGFILE|MEM~93\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[25]~25_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~93_regout\);

-- Location: LCCOMB_X16_Y16_N12
\REGFILE|MEM~369\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~369_combout\ = (\INSTREG|r2_out\(0) & ((\INSTREG|r2_out\(1)) # ((\REGFILE|MEM~93_regout\)))) # (!\INSTREG|r2_out\(0) & (!\INSTREG|r2_out\(1) & (\REGFILE|MEM~61_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~61_regout\,
	datad => \REGFILE|MEM~93_regout\,
	combout => \REGFILE|MEM~369_combout\);

-- Location: LCCOMB_X16_Y16_N2
\REGFILE|MEM~370\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~370_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~369_combout\ & ((\REGFILE|MEM~157_regout\))) # (!\REGFILE|MEM~369_combout\ & (\REGFILE|MEM~125_regout\)))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \REGFILE|MEM~125_regout\,
	datac => \REGFILE|MEM~157_regout\,
	datad => \REGFILE|MEM~369_combout\,
	combout => \REGFILE|MEM~370_combout\);

-- Location: LCCOMB_X21_Y16_N18
\REGFILE|MEM~371\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~371_combout\ = (\INSTREG|r2_out\(2) & (\REGFILE|MEM~368_combout\)) # (!\INSTREG|r2_out\(2) & ((\REGFILE|MEM~370_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~368_combout\,
	datab => \INSTREG|r2_out\(2),
	datad => \REGFILE|MEM~370_combout\,
	combout => \REGFILE|MEM~371_combout\);

-- Location: LCFF_X21_Y16_N19
\regB|dt_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(25));

-- Location: LCCOMB_X22_Y12_N2
\MUXB|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux6~0_combout\ = (\regB|dt_out\(25) & ((\rst~combout\) # ((!\CONTROLU|Equal0~2_combout\ & !\CONTROLU|ALUsrcB~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~2_combout\,
	datab => \CONTROLU|ALUsrcB~1_combout\,
	datac => \rst~combout\,
	datad => \regB|dt_out\(25),
	combout => \MUXB|Mux6~0_combout\);

-- Location: LCCOMB_X21_Y16_N6
\MUXB|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux7~0_combout\ = (\regB|dt_out\(24) & ((\rst~combout\) # ((!\CONTROLU|Equal0~2_combout\ & !\CONTROLU|ALUsrcB~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(24),
	datab => \CONTROLU|Equal0~2_combout\,
	datac => \CONTROLU|ALUsrcB~1_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux7~0_combout\);

-- Location: LCCOMB_X24_Y13_N30
\ALUCOMP|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux7~1_combout\ = (\ALUCOMP|Mux7~0_combout\ & (((\ALUCOMP|LessThan0~62_combout\) # (!\ALUCOMP|Mux28~3_combout\)))) # (!\ALUCOMP|Mux7~0_combout\ & (\ALUCOMP|Add0~102_combout\ & (\ALUCOMP|Mux28~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux7~0_combout\,
	datab => \ALUCOMP|Add0~102_combout\,
	datac => \ALUCOMP|Mux28~3_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux7~1_combout\);

-- Location: LCCOMB_X24_Y13_N22
\ALUCOMP|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux7~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (((!\MUXA|salida[24]~8_combout\)) # (!\MUXB|Mux7~0_combout\))) # (!\ALUCOMP|Mux28~6_combout\ & (((\ALUCOMP|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux28~6_combout\,
	datab => \MUXB|Mux7~0_combout\,
	datac => \MUXA|salida[24]~8_combout\,
	datad => \ALUCOMP|Mux7~1_combout\,
	combout => \ALUCOMP|Mux7~2_combout\);

-- Location: LCFF_X24_Y13_N23
\regALU|dt_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(24));

-- Location: LCFF_X18_Y17_N5
\REGFILE|MEM~188\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[24]~24_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~188_regout\);

-- Location: LCCOMB_X19_Y17_N22
\REGFILE|MEM~252feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~252feeder_combout\ = \MUXMemReg|salida[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[24]~24_combout\,
	combout => \REGFILE|MEM~252feeder_combout\);

-- Location: LCFF_X19_Y17_N23
\REGFILE|MEM~252\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~252feeder_combout\,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~252_regout\);

-- Location: LCCOMB_X18_Y17_N4
\REGFILE|MEM~377\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~377_combout\ = (\INSTREG|r2_out\(1) & ((\INSTREG|r2_out\(0)) # ((\REGFILE|MEM~252_regout\)))) # (!\INSTREG|r2_out\(1) & (!\INSTREG|r2_out\(0) & (\REGFILE|MEM~188_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~188_regout\,
	datad => \REGFILE|MEM~252_regout\,
	combout => \REGFILE|MEM~377_combout\);

-- Location: LCFF_X18_Y17_N19
\REGFILE|MEM~220\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[24]~24_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~220_regout\);

-- Location: LCCOMB_X18_Y17_N16
\REGFILE|MEM~378\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~378_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~377_combout\ & (\REGFILE|MEM~284_regout\)) # (!\REGFILE|MEM~377_combout\ & ((\REGFILE|MEM~220_regout\))))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~284_regout\,
	datac => \REGFILE|MEM~377_combout\,
	datad => \REGFILE|MEM~220_regout\,
	combout => \REGFILE|MEM~378_combout\);

-- Location: LCFF_X16_Y16_N11
\REGFILE|MEM~156\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[24]~24_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~156_regout\);

-- Location: LCFF_X16_Y16_N5
\REGFILE|MEM~60\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[24]~24_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~60_regout\);

-- Location: LCFF_X15_Y16_N19
\REGFILE|MEM~92\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[24]~24_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~92_regout\);

-- Location: LCCOMB_X16_Y16_N4
\REGFILE|MEM~379\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~379_combout\ = (\INSTREG|r2_out\(0) & ((\INSTREG|r2_out\(1)) # ((\REGFILE|MEM~92_regout\)))) # (!\INSTREG|r2_out\(0) & (!\INSTREG|r2_out\(1) & (\REGFILE|MEM~60_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~60_regout\,
	datad => \REGFILE|MEM~92_regout\,
	combout => \REGFILE|MEM~379_combout\);

-- Location: LCCOMB_X16_Y16_N10
\REGFILE|MEM~380\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~380_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~379_combout\ & ((\REGFILE|MEM~156_regout\))) # (!\REGFILE|MEM~379_combout\ & (\REGFILE|MEM~124_regout\)))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~124_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~156_regout\,
	datad => \REGFILE|MEM~379_combout\,
	combout => \REGFILE|MEM~380_combout\);

-- Location: LCCOMB_X21_Y16_N24
\REGFILE|MEM~381\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~381_combout\ = (\INSTREG|r2_out\(2) & (\REGFILE|MEM~378_combout\)) # (!\INSTREG|r2_out\(2) & ((\REGFILE|MEM~380_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~378_combout\,
	datad => \REGFILE|MEM~380_combout\,
	combout => \REGFILE|MEM~381_combout\);

-- Location: LCFF_X21_Y16_N25
\regB|dt_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(24));

-- Location: LCFF_X24_Y21_N7
\MEM|MEM~124\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(24),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~124_regout\);

-- Location: LCFF_X24_Y21_N17
\MEM|MEM~156\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(24),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~156_regout\);

-- Location: LCFF_X23_Y21_N21
\MEM|MEM~60\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(24),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~60_regout\);

-- Location: LCFF_X23_Y21_N11
\MEM|MEM~92\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(24),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~92_regout\);

-- Location: LCCOMB_X23_Y21_N20
\MEM|MEM~414\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~414_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\) # ((\MEM|MEM~92_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (!\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~60_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~60_regout\,
	datad => \MEM|MEM~92_regout\,
	combout => \MEM|MEM~414_combout\);

-- Location: LCCOMB_X24_Y21_N16
\MEM|MEM~415\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~415_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~414_combout\ & ((\MEM|MEM~156_regout\))) # (!\MEM|MEM~414_combout\ & (\MEM|MEM~124_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~124_regout\,
	datac => \MEM|MEM~156_regout\,
	datad => \MEM|MEM~414_combout\,
	combout => \MEM|MEM~415_combout\);

-- Location: LCCOMB_X25_Y19_N20
\MEM|MEM~416\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~416_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~413_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~415_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~413_combout\,
	datac => \MUXPC|salida[2]~2_combout\,
	datad => \MEM|MEM~415_combout\,
	combout => \MEM|MEM~416_combout\);

-- Location: LCFF_X25_Y19_N21
\MEM|dataOut[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(24));

-- Location: LCFF_X20_Y19_N19
\MDR|dt_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(24));

-- Location: LCCOMB_X20_Y19_N18
\MUXMemReg|salida[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[24]~24_combout\ = (\rst~combout\ & (\regALU|dt_out\(24))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & ((\MDR|dt_out\(24)))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \regALU|dt_out\(24),
	datac => \MDR|dt_out\(24),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[24]~24_combout\);

-- Location: LCCOMB_X19_Y17_N8
\REGFILE|MEM~284feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~284feeder_combout\ = \MUXMemReg|salida[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[24]~24_combout\,
	combout => \REGFILE|MEM~284feeder_combout\);

-- Location: LCFF_X19_Y17_N9
\REGFILE|MEM~284\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~284feeder_combout\,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~284_regout\);

-- Location: LCCOMB_X18_Y17_N6
\REGFILE|MEM~372\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~372_combout\ = (\INSTREG|r1_out\(0) & (((\INSTREG|r1_out\(1))))) # (!\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1) & ((\REGFILE|MEM~252_regout\))) # (!\INSTREG|r1_out\(1) & (\REGFILE|MEM~188_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \REGFILE|MEM~188_regout\,
	datac => \INSTREG|r1_out\(1),
	datad => \REGFILE|MEM~252_regout\,
	combout => \REGFILE|MEM~372_combout\);

-- Location: LCCOMB_X18_Y17_N18
\REGFILE|MEM~373\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~373_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~372_combout\ & (\REGFILE|MEM~284_regout\)) # (!\REGFILE|MEM~372_combout\ & ((\REGFILE|MEM~220_regout\))))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \REGFILE|MEM~284_regout\,
	datac => \REGFILE|MEM~220_regout\,
	datad => \REGFILE|MEM~372_combout\,
	combout => \REGFILE|MEM~373_combout\);

-- Location: LCFF_X15_Y16_N25
\REGFILE|MEM~124\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[24]~24_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~124_regout\);

-- Location: LCCOMB_X15_Y16_N18
\REGFILE|MEM~374\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~374_combout\ = (\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1)) # ((\REGFILE|MEM~92_regout\)))) # (!\INSTREG|r1_out\(0) & (!\INSTREG|r1_out\(1) & ((\REGFILE|MEM~60_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~92_regout\,
	datad => \REGFILE|MEM~60_regout\,
	combout => \REGFILE|MEM~374_combout\);

-- Location: LCCOMB_X15_Y16_N24
\REGFILE|MEM~375\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~375_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~374_combout\ & (\REGFILE|MEM~156_regout\)) # (!\REGFILE|MEM~374_combout\ & ((\REGFILE|MEM~124_regout\))))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~156_regout\,
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~124_regout\,
	datad => \REGFILE|MEM~374_combout\,
	combout => \REGFILE|MEM~375_combout\);

-- Location: LCCOMB_X18_Y16_N30
\REGFILE|MEM~376\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~376_combout\ = (\INSTREG|r1_out\(2) & (\REGFILE|MEM~373_combout\)) # (!\INSTREG|r1_out\(2) & ((\REGFILE|MEM~375_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~373_combout\,
	datad => \REGFILE|MEM~375_combout\,
	combout => \REGFILE|MEM~376_combout\);

-- Location: LCFF_X18_Y16_N31
\regA|dt_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(24));

-- Location: LCCOMB_X21_Y16_N26
\MUXA|salida[24]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[24]~8_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & (\PROGCOUNT|addr_out\(24))) # (!\rst~combout\ & ((\regA|dt_out\(24)))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(24),
	datab => \CONTROLU|ALUsrcA~0_combout\,
	datac => \regA|dt_out\(24),
	datad => \rst~combout\,
	combout => \MUXA|salida[24]~8_combout\);

-- Location: LCCOMB_X18_Y19_N8
\REGFILE|MEM~216feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~216feeder_combout\ = \MUXMemReg|salida[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXMemReg|salida[20]~20_combout\,
	combout => \REGFILE|MEM~216feeder_combout\);

-- Location: LCFF_X18_Y19_N9
\REGFILE|MEM~216\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~216feeder_combout\,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~216_regout\);

-- Location: LCFF_X23_Y18_N15
\MEM|MEM~120\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(20),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~120_regout\);

-- Location: LCFF_X23_Y19_N17
\MEM|MEM~56\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(20),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~56_regout\);

-- Location: LCCOMB_X23_Y19_N16
\MEM|MEM~394\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~394_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~88_regout\) # ((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~56_regout\ & !\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~88_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~56_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~394_combout\);

-- Location: LCCOMB_X23_Y18_N14
\MEM|MEM~395\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~395_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~394_combout\ & (\MEM|MEM~152_regout\)) # (!\MEM|MEM~394_combout\ & ((\MEM|MEM~120_regout\))))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~152_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~120_regout\,
	datad => \MEM|MEM~394_combout\,
	combout => \MEM|MEM~395_combout\);

-- Location: LCFF_X24_Y18_N17
\MEM|MEM~280\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(20),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~280_regout\);

-- Location: LCFF_X25_Y18_N25
\MEM|MEM~216\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(20),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~216_regout\);

-- Location: LCCOMB_X25_Y18_N24
\MEM|MEM~393\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~393_combout\ = (\MEM|MEM~392_combout\ & ((\MEM|MEM~280_regout\) # ((!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~392_combout\ & (((\MEM|MEM~216_regout\ & \MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~392_combout\,
	datab => \MEM|MEM~280_regout\,
	datac => \MEM|MEM~216_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~393_combout\);

-- Location: LCCOMB_X25_Y18_N28
\MEM|MEM~396\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~396_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~393_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~395_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXPC|salida[2]~2_combout\,
	datac => \MEM|MEM~395_combout\,
	datad => \MEM|MEM~393_combout\,
	combout => \MEM|MEM~396_combout\);

-- Location: LCFF_X25_Y18_N29
\MEM|dataOut[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(20));

-- Location: LCCOMB_X26_Y18_N16
\MDR|dt_out[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MDR|dt_out[20]~feeder_combout\ = \MEM|dataOut\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|dataOut\(20),
	combout => \MDR|dt_out[20]~feeder_combout\);

-- Location: LCFF_X26_Y18_N17
\MDR|dt_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MDR|dt_out[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(20));

-- Location: LCCOMB_X19_Y17_N20
\MUXMemReg|salida[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[20]~20_combout\ = (\rst~combout\ & (\regALU|dt_out\(20))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & ((\MDR|dt_out\(20)))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(20),
	datab => \MDR|dt_out\(20),
	datac => \rst~combout\,
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[20]~20_combout\);

-- Location: LCFF_X19_Y19_N17
\REGFILE|MEM~248\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[20]~20_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~248_regout\);

-- Location: LCCOMB_X18_Y19_N18
\REGFILE|MEM~184feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~184feeder_combout\ = \MUXMemReg|salida[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXMemReg|salida[20]~20_combout\,
	combout => \REGFILE|MEM~184feeder_combout\);

-- Location: LCFF_X18_Y19_N19
\REGFILE|MEM~184\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~184feeder_combout\,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~184_regout\);

-- Location: LCCOMB_X19_Y19_N16
\REGFILE|MEM~417\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~417_combout\ = (\INSTREG|r2_out\(1) & ((\INSTREG|r2_out\(0)) # ((\REGFILE|MEM~248_regout\)))) # (!\INSTREG|r2_out\(1) & (!\INSTREG|r2_out\(0) & ((\REGFILE|MEM~184_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~248_regout\,
	datad => \REGFILE|MEM~184_regout\,
	combout => \REGFILE|MEM~417_combout\);

-- Location: LCCOMB_X20_Y17_N24
\REGFILE|MEM~418\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~418_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~417_combout\ & (\REGFILE|MEM~280_regout\)) # (!\REGFILE|MEM~417_combout\ & ((\REGFILE|MEM~216_regout\))))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~280_regout\,
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~216_regout\,
	datad => \REGFILE|MEM~417_combout\,
	combout => \REGFILE|MEM~418_combout\);

-- Location: LCFF_X16_Y16_N1
\REGFILE|MEM~152\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[20]~20_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~152_regout\);

-- Location: LCFF_X16_Y16_N27
\REGFILE|MEM~56\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[20]~20_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~56_regout\);

-- Location: LCFF_X16_Y15_N7
\REGFILE|MEM~88\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[20]~20_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~88_regout\);

-- Location: LCCOMB_X16_Y16_N26
\REGFILE|MEM~419\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~419_combout\ = (\INSTREG|r2_out\(0) & ((\INSTREG|r2_out\(1)) # ((\REGFILE|MEM~88_regout\)))) # (!\INSTREG|r2_out\(0) & (!\INSTREG|r2_out\(1) & (\REGFILE|MEM~56_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~56_regout\,
	datad => \REGFILE|MEM~88_regout\,
	combout => \REGFILE|MEM~419_combout\);

-- Location: LCCOMB_X16_Y16_N0
\REGFILE|MEM~420\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~420_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~419_combout\ & ((\REGFILE|MEM~152_regout\))) # (!\REGFILE|MEM~419_combout\ & (\REGFILE|MEM~120_regout\)))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~120_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~152_regout\,
	datad => \REGFILE|MEM~419_combout\,
	combout => \REGFILE|MEM~420_combout\);

-- Location: LCCOMB_X20_Y17_N4
\REGFILE|MEM~421\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~421_combout\ = (\INSTREG|r2_out\(2) & (\REGFILE|MEM~418_combout\)) # (!\INSTREG|r2_out\(2) & ((\REGFILE|MEM~420_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~418_combout\,
	datad => \REGFILE|MEM~420_combout\,
	combout => \REGFILE|MEM~421_combout\);

-- Location: LCFF_X20_Y17_N5
\regB|dt_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(20));

-- Location: LCCOMB_X21_Y17_N18
\MUXB|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux11~0_combout\ = (\regB|dt_out\(20) & ((\rst~combout\) # ((!\CONTROLU|ALUsrcB~1_combout\ & !\CONTROLU|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcB~1_combout\,
	datab => \regB|dt_out\(20),
	datac => \CONTROLU|Equal0~2_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux11~0_combout\);

-- Location: LCCOMB_X22_Y16_N8
\MUXB|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux15~0_combout\ = (\regB|dt_out\(16) & ((\rst~combout\) # ((!\CONTROLU|Equal0~2_combout\ & !\CONTROLU|ALUsrcB~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(16),
	datab => \CONTROLU|Equal0~2_combout\,
	datac => \rst~combout\,
	datad => \CONTROLU|ALUsrcB~1_combout\,
	combout => \MUXB|Mux15~0_combout\);

-- Location: LCCOMB_X22_Y16_N2
\INSTREG|imm_out[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|imm_out\(14) = (\CONTROLU|ALUsrcB[0]~0_combout\ & (\MEM|dataOut\(14))) # (!\CONTROLU|ALUsrcB[0]~0_combout\ & ((\INSTREG|imm_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|dataOut\(14),
	datac => \CONTROLU|ALUsrcB[0]~0_combout\,
	datad => \INSTREG|imm_out\(14),
	combout => \INSTREG|imm_out\(14));

-- Location: LCCOMB_X22_Y16_N26
\MUXB|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux17~0_combout\ = (!\CONTROLU|ALUsrcB[0]~0_combout\ & ((\CONTROLU|ALUsrcB[1]~2_combout\ & (\INSTREG|imm_out\(14))) # (!\CONTROLU|ALUsrcB[1]~2_combout\ & ((\regB|dt_out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcB[1]~2_combout\,
	datab => \INSTREG|imm_out\(14),
	datac => \CONTROLU|ALUsrcB[0]~0_combout\,
	datad => \regB|dt_out\(14),
	combout => \MUXB|Mux17~0_combout\);

-- Location: LCFF_X19_Y15_N17
\REGFILE|MEM~112\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[12]~12_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~112_regout\);

-- Location: LCCOMB_X20_Y16_N24
\REGFILE|MEM~494\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~494_combout\ = (\INSTREG|r1_out\(1) & (\INSTREG|r1_out\(0))) # (!\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0) & (\REGFILE|MEM~80_regout\)) # (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~48_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~80_regout\,
	datad => \REGFILE|MEM~48_regout\,
	combout => \REGFILE|MEM~494_combout\);

-- Location: LCCOMB_X23_Y16_N4
\REGFILE|MEM~495\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~495_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~494_combout\ & (\REGFILE|MEM~144_regout\)) # (!\REGFILE|MEM~494_combout\ & ((\REGFILE|MEM~112_regout\))))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~144_regout\,
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~112_regout\,
	datad => \REGFILE|MEM~494_combout\,
	combout => \REGFILE|MEM~495_combout\);

-- Location: LCCOMB_X20_Y14_N4
\REGFILE|MEM~492\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~492_combout\ = (\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0)) # ((\REGFILE|MEM~240_regout\)))) # (!\INSTREG|r1_out\(1) & (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~176_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~240_regout\,
	datad => \REGFILE|MEM~176_regout\,
	combout => \REGFILE|MEM~492_combout\);

-- Location: LCCOMB_X19_Y14_N28
\REGFILE|MEM~493\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~493_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~492_combout\ & (\REGFILE|MEM~272_regout\)) # (!\REGFILE|MEM~492_combout\ & ((\REGFILE|MEM~208_regout\))))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \REGFILE|MEM~272_regout\,
	datac => \REGFILE|MEM~208_regout\,
	datad => \REGFILE|MEM~492_combout\,
	combout => \REGFILE|MEM~493_combout\);

-- Location: LCCOMB_X23_Y16_N14
\REGFILE|MEM~496\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~496_combout\ = (\INSTREG|r1_out\(2) & ((\REGFILE|MEM~493_combout\))) # (!\INSTREG|r1_out\(2) & (\REGFILE|MEM~495_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~495_combout\,
	datad => \REGFILE|MEM~493_combout\,
	combout => \REGFILE|MEM~496_combout\);

-- Location: LCFF_X23_Y16_N15
\regA|dt_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(12));

-- Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(12),
	combout => \MemDir~combout\(12));

-- Location: LCCOMB_X23_Y16_N24
\PROGCOUNT|addr_out[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(12) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(12))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDir~combout\(12),
	datac => \PROGCOUNT|addr_out\(12),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(12));

-- Location: LCCOMB_X23_Y16_N20
\MUXA|salida[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[12]~20_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & ((\PROGCOUNT|addr_out\(12)))) # (!\rst~combout\ & (\regA|dt_out\(12))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (((\PROGCOUNT|addr_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcA~0_combout\,
	datab => \regA|dt_out\(12),
	datac => \PROGCOUNT|addr_out\(12),
	datad => \rst~combout\,
	combout => \MUXA|salida[12]~20_combout\);

-- Location: LCCOMB_X19_Y18_N18
\MUXB|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux22~3_combout\ = (\MUXB|Mux22~2_combout\ & ((\rst~combout\) # (!\CONTROLU|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datac => \MUXB|Mux22~2_combout\,
	datad => \CONTROLU|Equal0~2_combout\,
	combout => \MUXB|Mux22~3_combout\);

-- Location: LCFF_X24_Y16_N31
\MDR|dt_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(8));

-- Location: LCCOMB_X24_Y16_N30
\MUXMemReg|salida[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[8]~8_combout\ = (\rst~combout\ & (\regALU|dt_out\(8))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & ((\MDR|dt_out\(8)))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(8),
	datab => \rst~combout\,
	datac => \MDR|dt_out\(8),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[8]~8_combout\);

-- Location: LCFF_X19_Y16_N19
\REGFILE|MEM~140\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[8]~8_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~140_regout\);

-- Location: LCFF_X19_Y15_N15
\REGFILE|MEM~108\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[8]~8_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~108_regout\);

-- Location: LCFF_X19_Y16_N5
\REGFILE|MEM~44\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[8]~8_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~44_regout\);

-- Location: LCCOMB_X18_Y16_N8
\REGFILE|MEM~76feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~76feeder_combout\ = \MUXMemReg|salida[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[8]~8_combout\,
	combout => \REGFILE|MEM~76feeder_combout\);

-- Location: LCFF_X18_Y16_N9
\REGFILE|MEM~76\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~76feeder_combout\,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~76_regout\);

-- Location: LCCOMB_X19_Y16_N4
\REGFILE|MEM~539\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~539_combout\ = (\INSTREG|r2_out\(0) & ((\INSTREG|r2_out\(1)) # ((\REGFILE|MEM~76_regout\)))) # (!\INSTREG|r2_out\(0) & (!\INSTREG|r2_out\(1) & (\REGFILE|MEM~44_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~44_regout\,
	datad => \REGFILE|MEM~76_regout\,
	combout => \REGFILE|MEM~539_combout\);

-- Location: LCCOMB_X18_Y18_N8
\REGFILE|MEM~540\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~540_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~539_combout\ & (\REGFILE|MEM~140_regout\)) # (!\REGFILE|MEM~539_combout\ & ((\REGFILE|MEM~108_regout\))))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \REGFILE|MEM~140_regout\,
	datac => \REGFILE|MEM~108_regout\,
	datad => \REGFILE|MEM~539_combout\,
	combout => \REGFILE|MEM~540_combout\);

-- Location: LCFF_X19_Y14_N7
\REGFILE|MEM~268\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[8]~8_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~268_regout\);

-- Location: LCFF_X18_Y14_N31
\REGFILE|MEM~172\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[8]~8_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~172_regout\);

-- Location: LCCOMB_X18_Y14_N30
\REGFILE|MEM~537\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~537_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~236_regout\) # ((\INSTREG|r2_out\(0))))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~172_regout\ & !\INSTREG|r2_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~236_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~172_regout\,
	datad => \INSTREG|r2_out\(0),
	combout => \REGFILE|MEM~537_combout\);

-- Location: LCCOMB_X19_Y14_N6
\REGFILE|MEM~538\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~538_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~537_combout\ & ((\REGFILE|MEM~268_regout\))) # (!\REGFILE|MEM~537_combout\ & (\REGFILE|MEM~204_regout\)))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~204_regout\,
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~268_regout\,
	datad => \REGFILE|MEM~537_combout\,
	combout => \REGFILE|MEM~538_combout\);

-- Location: LCCOMB_X18_Y18_N30
\REGFILE|MEM~541\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~541_combout\ = (\INSTREG|r2_out\(2) & ((\REGFILE|MEM~538_combout\))) # (!\INSTREG|r2_out\(2) & (\REGFILE|MEM~540_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~540_combout\,
	datad => \REGFILE|MEM~538_combout\,
	combout => \REGFILE|MEM~541_combout\);

-- Location: LCFF_X18_Y18_N31
\regB|dt_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~541_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(8));

-- Location: LCFF_X21_Y20_N5
\MEM|MEM~236\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(8),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~236_regout\);

-- Location: LCFF_X21_Y20_N23
\MEM|MEM~172\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(8),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~172_regout\);

-- Location: LCCOMB_X21_Y20_N22
\MEM|MEM~332\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~332_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~236_regout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~172_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~236_regout\,
	datac => \MEM|MEM~172_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~332_combout\);

-- Location: LCFF_X22_Y20_N27
\MEM|MEM~268\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(8),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~268_regout\);

-- Location: LCCOMB_X22_Y20_N26
\MEM|MEM~333\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~333_combout\ = (\MEM|MEM~332_combout\ & (((\MEM|MEM~268_regout\) # (!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~332_combout\ & (\MEM|MEM~204_regout\ & ((\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~204_regout\,
	datab => \MEM|MEM~332_combout\,
	datac => \MEM|MEM~268_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~333_combout\);

-- Location: LCCOMB_X23_Y20_N2
\MEM|MEM~336\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~336_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~333_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~335_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~335_combout\,
	datab => \MUXPC|salida[2]~2_combout\,
	datac => \MEM|MEM~333_combout\,
	combout => \MEM|MEM~336_combout\);

-- Location: LCFF_X23_Y20_N3
\MEM|dataOut[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(8));

-- Location: LCCOMB_X19_Y18_N2
\INSTREG|imm_out[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|imm_out\(8) = (\CONTROLU|ALUsrcB[0]~0_combout\ & ((\MEM|dataOut\(8)))) # (!\CONTROLU|ALUsrcB[0]~0_combout\ & (\INSTREG|imm_out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|imm_out\(8),
	datac => \MEM|dataOut\(8),
	datad => \CONTROLU|ALUsrcB[0]~0_combout\,
	combout => \INSTREG|imm_out\(8));

-- Location: LCCOMB_X19_Y18_N8
\MUXB|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux23~2_combout\ = (\rst~combout\ & (\regB|dt_out\(8))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcB~1_combout\ & ((\INSTREG|imm_out\(8)))) # (!\CONTROLU|ALUsrcB~1_combout\ & (\regB|dt_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(8),
	datab => \INSTREG|imm_out\(8),
	datac => \rst~combout\,
	datad => \CONTROLU|ALUsrcB~1_combout\,
	combout => \MUXB|Mux23~2_combout\);

-- Location: LCCOMB_X23_Y15_N6
\MUXB|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux23~3_combout\ = (\MUXB|Mux23~2_combout\ & ((\rst~combout\) # (!\CONTROLU|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datac => \CONTROLU|Equal0~2_combout\,
	datad => \MUXB|Mux23~2_combout\,
	combout => \MUXB|Mux23~3_combout\);

-- Location: LCCOMB_X22_Y12_N24
\MUXB|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux24~3_combout\ = (\MUXB|Mux24~2_combout\ & ((\rst~combout\) # (!\CONTROLU|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~2_combout\,
	datac => \rst~combout\,
	datad => \MUXB|Mux24~2_combout\,
	combout => \MUXB|Mux24~3_combout\);

-- Location: LCCOMB_X24_Y18_N10
\MUXB|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux27~2_combout\ = (\CONTROLU|ALUsrcB~1_combout\ & ((\rst~combout\ & ((\regB|dt_out\(4)))) # (!\rst~combout\ & (\INSTREG|imm_out\(4))))) # (!\CONTROLU|ALUsrcB~1_combout\ & (((\regB|dt_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|imm_out\(4),
	datab => \regB|dt_out\(4),
	datac => \CONTROLU|ALUsrcB~1_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux27~2_combout\);

-- Location: LCCOMB_X24_Y18_N16
\MUXB|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux27~3_combout\ = (\MUXB|Mux27~2_combout\ & ((\rst~combout\) # (!\CONTROLU|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \CONTROLU|Equal0~2_combout\,
	datad => \MUXB|Mux27~2_combout\,
	combout => \MUXB|Mux27~3_combout\);

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(3),
	combout => \MemDir~combout\(3));

-- Location: LCCOMB_X25_Y15_N8
\PROGCOUNT|addr_out[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(3) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(3))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDir~combout\(3),
	datac => \PROGCOUNT|addr_out\(3),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(3));

-- Location: LCCOMB_X25_Y15_N16
\MUXA|salida[3]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[3]~29_combout\ = (\rst~combout\ & (((\PROGCOUNT|addr_out\(3))))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & (\regA|dt_out\(3))) # (!\CONTROLU|ALUsrcA~0_combout\ & ((\PROGCOUNT|addr_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regA|dt_out\(3),
	datab => \rst~combout\,
	datac => \PROGCOUNT|addr_out\(3),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[3]~29_combout\);

-- Location: LCFF_X20_Y20_N9
\MDR|dt_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(2));

-- Location: LCCOMB_X20_Y20_N8
\MUXMemReg|salida[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[2]~2_combout\ = (\rst~combout\ & (\regALU|dt_out\(2))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & ((\MDR|dt_out\(2)))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(2),
	datab => \rst~combout\,
	datac => \MDR|dt_out\(2),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[2]~2_combout\);

-- Location: LCFF_X19_Y15_N29
\REGFILE|MEM~102\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[2]~2_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~102_regout\);

-- Location: LCFF_X19_Y15_N7
\REGFILE|MEM~134\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[2]~2_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~134_regout\);

-- Location: LCFF_X18_Y15_N19
\REGFILE|MEM~38\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[2]~2_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~38_regout\);

-- Location: LCFF_X18_Y15_N25
\REGFILE|MEM~70\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[2]~2_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~70_regout\);

-- Location: LCCOMB_X18_Y15_N24
\REGFILE|MEM~594\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~594_combout\ = (\INSTREG|r1_out\(1) & (((\INSTREG|r1_out\(0))))) # (!\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0) & ((\REGFILE|MEM~70_regout\))) # (!\INSTREG|r1_out\(0) & (\REGFILE|MEM~38_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \REGFILE|MEM~38_regout\,
	datac => \REGFILE|MEM~70_regout\,
	datad => \INSTREG|r1_out\(0),
	combout => \REGFILE|MEM~594_combout\);

-- Location: LCCOMB_X19_Y15_N6
\REGFILE|MEM~595\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~595_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~594_combout\ & ((\REGFILE|MEM~134_regout\))) # (!\REGFILE|MEM~594_combout\ & (\REGFILE|MEM~102_regout\)))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \REGFILE|MEM~102_regout\,
	datac => \REGFILE|MEM~134_regout\,
	datad => \REGFILE|MEM~594_combout\,
	combout => \REGFILE|MEM~595_combout\);

-- Location: LCFF_X21_Y17_N13
\REGFILE|MEM~262\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[2]~2_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~262_regout\);

-- Location: LCFF_X20_Y14_N13
\REGFILE|MEM~230\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[2]~2_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~230_regout\);

-- Location: LCCOMB_X20_Y14_N12
\REGFILE|MEM~592\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~592_combout\ = (\INSTREG|r1_out\(0) & (((\INSTREG|r1_out\(1))))) # (!\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1) & ((\REGFILE|MEM~230_regout\))) # (!\INSTREG|r1_out\(1) & (\REGFILE|MEM~166_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~166_regout\,
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~230_regout\,
	datad => \INSTREG|r1_out\(1),
	combout => \REGFILE|MEM~592_combout\);

-- Location: LCCOMB_X21_Y15_N14
\REGFILE|MEM~593\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~593_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~592_combout\ & ((\REGFILE|MEM~262_regout\))) # (!\REGFILE|MEM~592_combout\ & (\REGFILE|MEM~198_regout\)))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~198_regout\,
	datab => \REGFILE|MEM~262_regout\,
	datac => \INSTREG|r1_out\(0),
	datad => \REGFILE|MEM~592_combout\,
	combout => \REGFILE|MEM~593_combout\);

-- Location: LCCOMB_X22_Y15_N10
\REGFILE|MEM~596\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~596_combout\ = (\INSTREG|r1_out\(2) & ((\REGFILE|MEM~593_combout\))) # (!\INSTREG|r1_out\(2) & (\REGFILE|MEM~595_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(2),
	datab => \REGFILE|MEM~595_combout\,
	datad => \REGFILE|MEM~593_combout\,
	combout => \REGFILE|MEM~596_combout\);

-- Location: LCFF_X22_Y15_N11
\regA|dt_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~596_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(2));

-- Location: LCCOMB_X23_Y17_N26
\MUXA|salida[2]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[2]~30_combout\ = (\rst~combout\ & (((\PROGCOUNT|addr_out\(2))))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & (\regA|dt_out\(2))) # (!\CONTROLU|ALUsrcA~0_combout\ & ((\PROGCOUNT|addr_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \regA|dt_out\(2),
	datac => \PROGCOUNT|addr_out\(2),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[2]~30_combout\);

-- Location: LCCOMB_X22_Y14_N0
\ALUCOMP|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~1_cout\ = CARRY((\MUXB|Mux31~3_combout\ & !\MUXA|salida[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux31~3_combout\,
	datab => \MUXA|salida[0]~0_combout\,
	datad => VCC,
	cout => \ALUCOMP|LessThan0~1_cout\);

-- Location: LCCOMB_X22_Y14_N2
\ALUCOMP|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~3_cout\ = CARRY((\MUXB|Mux30~3_combout\ & (\MUXA|salida[1]~31_combout\ & !\ALUCOMP|LessThan0~1_cout\)) # (!\MUXB|Mux30~3_combout\ & ((\MUXA|salida[1]~31_combout\) # (!\ALUCOMP|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux30~3_combout\,
	datab => \MUXA|salida[1]~31_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~1_cout\,
	cout => \ALUCOMP|LessThan0~3_cout\);

-- Location: LCCOMB_X22_Y14_N4
\ALUCOMP|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~5_cout\ = CARRY((\MUXB|Mux29~3_combout\ & ((!\ALUCOMP|LessThan0~3_cout\) # (!\MUXA|salida[2]~30_combout\))) # (!\MUXB|Mux29~3_combout\ & (!\MUXA|salida[2]~30_combout\ & !\ALUCOMP|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux29~3_combout\,
	datab => \MUXA|salida[2]~30_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~3_cout\,
	cout => \ALUCOMP|LessThan0~5_cout\);

-- Location: LCCOMB_X22_Y14_N6
\ALUCOMP|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~7_cout\ = CARRY((\MUXB|Mux28~3_combout\ & (\MUXA|salida[3]~29_combout\ & !\ALUCOMP|LessThan0~5_cout\)) # (!\MUXB|Mux28~3_combout\ & ((\MUXA|salida[3]~29_combout\) # (!\ALUCOMP|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux28~3_combout\,
	datab => \MUXA|salida[3]~29_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~5_cout\,
	cout => \ALUCOMP|LessThan0~7_cout\);

-- Location: LCCOMB_X22_Y14_N8
\ALUCOMP|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~9_cout\ = CARRY((\MUXA|salida[4]~28_combout\ & (\MUXB|Mux27~3_combout\ & !\ALUCOMP|LessThan0~7_cout\)) # (!\MUXA|salida[4]~28_combout\ & ((\MUXB|Mux27~3_combout\) # (!\ALUCOMP|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[4]~28_combout\,
	datab => \MUXB|Mux27~3_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~7_cout\,
	cout => \ALUCOMP|LessThan0~9_cout\);

-- Location: LCCOMB_X22_Y14_N10
\ALUCOMP|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~11_cout\ = CARRY((\MUXB|Mux26~3_combout\ & (\MUXA|salida[5]~27_combout\ & !\ALUCOMP|LessThan0~9_cout\)) # (!\MUXB|Mux26~3_combout\ & ((\MUXA|salida[5]~27_combout\) # (!\ALUCOMP|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux26~3_combout\,
	datab => \MUXA|salida[5]~27_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~9_cout\,
	cout => \ALUCOMP|LessThan0~11_cout\);

-- Location: LCCOMB_X22_Y14_N12
\ALUCOMP|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~13_cout\ = CARRY((\MUXA|salida[6]~26_combout\ & (\MUXB|Mux25~3_combout\ & !\ALUCOMP|LessThan0~11_cout\)) # (!\MUXA|salida[6]~26_combout\ & ((\MUXB|Mux25~3_combout\) # (!\ALUCOMP|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[6]~26_combout\,
	datab => \MUXB|Mux25~3_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~11_cout\,
	cout => \ALUCOMP|LessThan0~13_cout\);

-- Location: LCCOMB_X22_Y14_N14
\ALUCOMP|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~15_cout\ = CARRY((\MUXA|salida[7]~25_combout\ & ((!\ALUCOMP|LessThan0~13_cout\) # (!\MUXB|Mux24~3_combout\))) # (!\MUXA|salida[7]~25_combout\ & (!\MUXB|Mux24~3_combout\ & !\ALUCOMP|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[7]~25_combout\,
	datab => \MUXB|Mux24~3_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~13_cout\,
	cout => \ALUCOMP|LessThan0~15_cout\);

-- Location: LCCOMB_X22_Y14_N16
\ALUCOMP|LessThan0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~17_cout\ = CARRY((\MUXA|salida[8]~24_combout\ & (\MUXB|Mux23~3_combout\ & !\ALUCOMP|LessThan0~15_cout\)) # (!\MUXA|salida[8]~24_combout\ & ((\MUXB|Mux23~3_combout\) # (!\ALUCOMP|LessThan0~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[8]~24_combout\,
	datab => \MUXB|Mux23~3_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~15_cout\,
	cout => \ALUCOMP|LessThan0~17_cout\);

-- Location: LCCOMB_X22_Y14_N18
\ALUCOMP|LessThan0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~19_cout\ = CARRY((\MUXA|salida[9]~23_combout\ & ((!\ALUCOMP|LessThan0~17_cout\) # (!\MUXB|Mux22~3_combout\))) # (!\MUXA|salida[9]~23_combout\ & (!\MUXB|Mux22~3_combout\ & !\ALUCOMP|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[9]~23_combout\,
	datab => \MUXB|Mux22~3_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~17_cout\,
	cout => \ALUCOMP|LessThan0~19_cout\);

-- Location: LCCOMB_X22_Y14_N20
\ALUCOMP|LessThan0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~21_cout\ = CARRY((\MUXB|Mux21~3_combout\ & ((!\ALUCOMP|LessThan0~19_cout\) # (!\MUXA|salida[10]~22_combout\))) # (!\MUXB|Mux21~3_combout\ & (!\MUXA|salida[10]~22_combout\ & !\ALUCOMP|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux21~3_combout\,
	datab => \MUXA|salida[10]~22_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~19_cout\,
	cout => \ALUCOMP|LessThan0~21_cout\);

-- Location: LCCOMB_X22_Y14_N22
\ALUCOMP|LessThan0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~23_cout\ = CARRY((\MUXB|Mux20~3_combout\ & (\MUXA|salida[11]~21_combout\ & !\ALUCOMP|LessThan0~21_cout\)) # (!\MUXB|Mux20~3_combout\ & ((\MUXA|salida[11]~21_combout\) # (!\ALUCOMP|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux20~3_combout\,
	datab => \MUXA|salida[11]~21_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~21_cout\,
	cout => \ALUCOMP|LessThan0~23_cout\);

-- Location: LCCOMB_X22_Y14_N24
\ALUCOMP|LessThan0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~25_cout\ = CARRY((\MUXB|Mux19~0_combout\ & ((!\ALUCOMP|LessThan0~23_cout\) # (!\MUXA|salida[12]~20_combout\))) # (!\MUXB|Mux19~0_combout\ & (!\MUXA|salida[12]~20_combout\ & !\ALUCOMP|LessThan0~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux19~0_combout\,
	datab => \MUXA|salida[12]~20_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~23_cout\,
	cout => \ALUCOMP|LessThan0~25_cout\);

-- Location: LCCOMB_X22_Y14_N26
\ALUCOMP|LessThan0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~27_cout\ = CARRY((\MUXB|Mux18~0_combout\ & (\MUXA|salida[13]~19_combout\ & !\ALUCOMP|LessThan0~25_cout\)) # (!\MUXB|Mux18~0_combout\ & ((\MUXA|salida[13]~19_combout\) # (!\ALUCOMP|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux18~0_combout\,
	datab => \MUXA|salida[13]~19_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~25_cout\,
	cout => \ALUCOMP|LessThan0~27_cout\);

-- Location: LCCOMB_X22_Y14_N28
\ALUCOMP|LessThan0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~29_cout\ = CARRY((\MUXA|salida[14]~18_combout\ & (\MUXB|Mux17~0_combout\ & !\ALUCOMP|LessThan0~27_cout\)) # (!\MUXA|salida[14]~18_combout\ & ((\MUXB|Mux17~0_combout\) # (!\ALUCOMP|LessThan0~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[14]~18_combout\,
	datab => \MUXB|Mux17~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~27_cout\,
	cout => \ALUCOMP|LessThan0~29_cout\);

-- Location: LCCOMB_X22_Y14_N30
\ALUCOMP|LessThan0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~31_cout\ = CARRY((\MUXA|salida[15]~17_combout\ & ((!\ALUCOMP|LessThan0~29_cout\) # (!\MUXB|Mux16~0_combout\))) # (!\MUXA|salida[15]~17_combout\ & (!\MUXB|Mux16~0_combout\ & !\ALUCOMP|LessThan0~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[15]~17_combout\,
	datab => \MUXB|Mux16~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~29_cout\,
	cout => \ALUCOMP|LessThan0~31_cout\);

-- Location: LCCOMB_X22_Y13_N0
\ALUCOMP|LessThan0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~33_cout\ = CARRY((\MUXA|salida[16]~16_combout\ & (\MUXB|Mux15~0_combout\ & !\ALUCOMP|LessThan0~31_cout\)) # (!\MUXA|salida[16]~16_combout\ & ((\MUXB|Mux15~0_combout\) # (!\ALUCOMP|LessThan0~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[16]~16_combout\,
	datab => \MUXB|Mux15~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~31_cout\,
	cout => \ALUCOMP|LessThan0~33_cout\);

-- Location: LCCOMB_X22_Y13_N2
\ALUCOMP|LessThan0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~35_cout\ = CARRY((\MUXB|Mux14~0_combout\ & (\MUXA|salida[17]~15_combout\ & !\ALUCOMP|LessThan0~33_cout\)) # (!\MUXB|Mux14~0_combout\ & ((\MUXA|salida[17]~15_combout\) # (!\ALUCOMP|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux14~0_combout\,
	datab => \MUXA|salida[17]~15_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~33_cout\,
	cout => \ALUCOMP|LessThan0~35_cout\);

-- Location: LCCOMB_X22_Y13_N4
\ALUCOMP|LessThan0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~37_cout\ = CARRY((\MUXA|salida[18]~14_combout\ & (\MUXB|Mux13~0_combout\ & !\ALUCOMP|LessThan0~35_cout\)) # (!\MUXA|salida[18]~14_combout\ & ((\MUXB|Mux13~0_combout\) # (!\ALUCOMP|LessThan0~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[18]~14_combout\,
	datab => \MUXB|Mux13~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~35_cout\,
	cout => \ALUCOMP|LessThan0~37_cout\);

-- Location: LCCOMB_X22_Y13_N6
\ALUCOMP|LessThan0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~39_cout\ = CARRY((\MUXA|salida[19]~13_combout\ & ((!\ALUCOMP|LessThan0~37_cout\) # (!\MUXB|Mux12~0_combout\))) # (!\MUXA|salida[19]~13_combout\ & (!\MUXB|Mux12~0_combout\ & !\ALUCOMP|LessThan0~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[19]~13_combout\,
	datab => \MUXB|Mux12~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~37_cout\,
	cout => \ALUCOMP|LessThan0~39_cout\);

-- Location: LCCOMB_X22_Y13_N8
\ALUCOMP|LessThan0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~41_cout\ = CARRY((\MUXA|salida[20]~12_combout\ & (\MUXB|Mux11~0_combout\ & !\ALUCOMP|LessThan0~39_cout\)) # (!\MUXA|salida[20]~12_combout\ & ((\MUXB|Mux11~0_combout\) # (!\ALUCOMP|LessThan0~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[20]~12_combout\,
	datab => \MUXB|Mux11~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~39_cout\,
	cout => \ALUCOMP|LessThan0~41_cout\);

-- Location: LCCOMB_X22_Y13_N10
\ALUCOMP|LessThan0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~43_cout\ = CARRY((\MUXB|Mux10~0_combout\ & (\MUXA|salida[21]~11_combout\ & !\ALUCOMP|LessThan0~41_cout\)) # (!\MUXB|Mux10~0_combout\ & ((\MUXA|salida[21]~11_combout\) # (!\ALUCOMP|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux10~0_combout\,
	datab => \MUXA|salida[21]~11_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~41_cout\,
	cout => \ALUCOMP|LessThan0~43_cout\);

-- Location: LCCOMB_X22_Y13_N12
\ALUCOMP|LessThan0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~45_cout\ = CARRY((\MUXB|Mux9~0_combout\ & ((!\ALUCOMP|LessThan0~43_cout\) # (!\MUXA|salida[22]~10_combout\))) # (!\MUXB|Mux9~0_combout\ & (!\MUXA|salida[22]~10_combout\ & !\ALUCOMP|LessThan0~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux9~0_combout\,
	datab => \MUXA|salida[22]~10_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~43_cout\,
	cout => \ALUCOMP|LessThan0~45_cout\);

-- Location: LCCOMB_X22_Y13_N14
\ALUCOMP|LessThan0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~47_cout\ = CARRY((\MUXA|salida[23]~9_combout\ & ((!\ALUCOMP|LessThan0~45_cout\) # (!\MUXB|Mux8~0_combout\))) # (!\MUXA|salida[23]~9_combout\ & (!\MUXB|Mux8~0_combout\ & !\ALUCOMP|LessThan0~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[23]~9_combout\,
	datab => \MUXB|Mux8~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~45_cout\,
	cout => \ALUCOMP|LessThan0~47_cout\);

-- Location: LCCOMB_X22_Y13_N16
\ALUCOMP|LessThan0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~49_cout\ = CARRY((\MUXB|Mux7~0_combout\ & ((!\ALUCOMP|LessThan0~47_cout\) # (!\MUXA|salida[24]~8_combout\))) # (!\MUXB|Mux7~0_combout\ & (!\MUXA|salida[24]~8_combout\ & !\ALUCOMP|LessThan0~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux7~0_combout\,
	datab => \MUXA|salida[24]~8_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~47_cout\,
	cout => \ALUCOMP|LessThan0~49_cout\);

-- Location: LCCOMB_X22_Y13_N18
\ALUCOMP|LessThan0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~51_cout\ = CARRY((\MUXA|salida[25]~7_combout\ & ((!\ALUCOMP|LessThan0~49_cout\) # (!\MUXB|Mux6~0_combout\))) # (!\MUXA|salida[25]~7_combout\ & (!\MUXB|Mux6~0_combout\ & !\ALUCOMP|LessThan0~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[25]~7_combout\,
	datab => \MUXB|Mux6~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~49_cout\,
	cout => \ALUCOMP|LessThan0~51_cout\);

-- Location: LCCOMB_X22_Y13_N20
\ALUCOMP|LessThan0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~53_cout\ = CARRY((\MUXA|salida[26]~6_combout\ & (\MUXB|Mux5~0_combout\ & !\ALUCOMP|LessThan0~51_cout\)) # (!\MUXA|salida[26]~6_combout\ & ((\MUXB|Mux5~0_combout\) # (!\ALUCOMP|LessThan0~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[26]~6_combout\,
	datab => \MUXB|Mux5~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~51_cout\,
	cout => \ALUCOMP|LessThan0~53_cout\);

-- Location: LCCOMB_X22_Y13_N22
\ALUCOMP|LessThan0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~55_cout\ = CARRY((\MUXA|salida[27]~5_combout\ & ((!\ALUCOMP|LessThan0~53_cout\) # (!\MUXB|Mux4~0_combout\))) # (!\MUXA|salida[27]~5_combout\ & (!\MUXB|Mux4~0_combout\ & !\ALUCOMP|LessThan0~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[27]~5_combout\,
	datab => \MUXB|Mux4~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~53_cout\,
	cout => \ALUCOMP|LessThan0~55_cout\);

-- Location: LCCOMB_X22_Y13_N24
\ALUCOMP|LessThan0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~57_cout\ = CARRY((\MUXA|salida[28]~4_combout\ & (\MUXB|Mux3~0_combout\ & !\ALUCOMP|LessThan0~55_cout\)) # (!\MUXA|salida[28]~4_combout\ & ((\MUXB|Mux3~0_combout\) # (!\ALUCOMP|LessThan0~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[28]~4_combout\,
	datab => \MUXB|Mux3~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~55_cout\,
	cout => \ALUCOMP|LessThan0~57_cout\);

-- Location: LCCOMB_X22_Y13_N26
\ALUCOMP|LessThan0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~59_cout\ = CARRY((\MUXA|salida[29]~3_combout\ & ((!\ALUCOMP|LessThan0~57_cout\) # (!\MUXB|Mux2~0_combout\))) # (!\MUXA|salida[29]~3_combout\ & (!\MUXB|Mux2~0_combout\ & !\ALUCOMP|LessThan0~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[29]~3_combout\,
	datab => \MUXB|Mux2~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~57_cout\,
	cout => \ALUCOMP|LessThan0~59_cout\);

-- Location: LCCOMB_X22_Y13_N28
\ALUCOMP|LessThan0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~61_cout\ = CARRY((\MUXA|salida[30]~2_combout\ & (\MUXB|Mux1~0_combout\ & !\ALUCOMP|LessThan0~59_cout\)) # (!\MUXA|salida[30]~2_combout\ & ((\MUXB|Mux1~0_combout\) # (!\ALUCOMP|LessThan0~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[30]~2_combout\,
	datab => \MUXB|Mux1~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~59_cout\,
	cout => \ALUCOMP|LessThan0~61_cout\);

-- Location: LCCOMB_X22_Y13_N30
\ALUCOMP|LessThan0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~62_combout\ = (\MUXB|Mux0~0_combout\ & ((\ALUCOMP|LessThan0~61_cout\) # (!\MUXA|salida[31]~1_combout\))) # (!\MUXB|Mux0~0_combout\ & (\ALUCOMP|LessThan0~61_cout\ & !\MUXA|salida[31]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MUXB|Mux0~0_combout\,
	datad => \MUXA|salida[31]~1_combout\,
	cin => \ALUCOMP|LessThan0~61_cout\,
	combout => \ALUCOMP|LessThan0~62_combout\);

-- Location: LCCOMB_X25_Y16_N12
\ALUCOMP|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux30~2_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCOMP|Add0~46_combout\,
	datac => \ALUCONTRL|op[0]~1_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux30~2_combout\);

-- Location: LCCOMB_X25_Y16_N6
\ALUCOMP|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux30~4_combout\ = (\ALUCOMP|Mux28~6_combout\ & (!\ALUCOMP|Mux30~3_combout\)) # (!\ALUCOMP|Mux28~6_combout\ & ((\ALUCOMP|Mux28~3_combout\ & ((\ALUCOMP|Mux30~2_combout\))) # (!\ALUCOMP|Mux28~3_combout\ & (\ALUCOMP|Mux30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux30~3_combout\,
	datab => \ALUCOMP|Mux28~6_combout\,
	datac => \ALUCOMP|Mux28~3_combout\,
	datad => \ALUCOMP|Mux30~2_combout\,
	combout => \ALUCOMP|Mux30~4_combout\);

-- Location: LCCOMB_X25_Y16_N0
\regALU|dt_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regALU|dt_out[1]~feeder_combout\ = \ALUCOMP|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALUCOMP|Mux30~4_combout\,
	combout => \regALU|dt_out[1]~feeder_combout\);

-- Location: LCFF_X25_Y16_N1
\regALU|dt_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regALU|dt_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(1));

-- Location: LCCOMB_X22_Y17_N14
\CONTROLU|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|Equal0~0_combout\ = (!\NEWST|CS\(3) & (!\NEWST|CS\(2) & (\NEWST|CS\(0) & \NEWST|CS\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(3),
	datab => \NEWST|CS\(2),
	datac => \NEWST|CS\(0),
	datad => \NEWST|CS\(1),
	combout => \CONTROLU|Equal0~0_combout\);

-- Location: LCCOMB_X22_Y17_N28
\CONTROLU|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|Equal0~1_combout\ = (!\NEWST|CS\(3) & (\NEWST|CS\(2) & (!\NEWST|CS\(1) & \NEWST|CS\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(3),
	datab => \NEWST|CS\(2),
	datac => \NEWST|CS\(1),
	datad => \NEWST|CS\(0),
	combout => \CONTROLU|Equal0~1_combout\);

-- Location: LCCOMB_X22_Y17_N20
\CONTROLU|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|Equal0~3_combout\ = (!\NEWST|CS\(3) & (!\NEWST|CS\(2) & (!\NEWST|CS\(1) & \NEWST|CS\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(3),
	datab => \NEWST|CS\(2),
	datac => \NEWST|CS\(1),
	datad => \NEWST|CS\(0),
	combout => \CONTROLU|Equal0~3_combout\);

-- Location: LCCOMB_X22_Y17_N30
\CONTROLU|IorD~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|IorD~0_combout\ = (!\CONTROLU|Equal0~2_combout\ & (\CONTROLU|Equal0~1_combout\ & (!\CONTROLU|Equal0~3_combout\ & !\CONTROLU|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~2_combout\,
	datab => \CONTROLU|Equal0~1_combout\,
	datac => \CONTROLU|Equal0~3_combout\,
	datad => \CONTROLU|Equal0~4_combout\,
	combout => \CONTROLU|IorD~0_combout\);

-- Location: LCCOMB_X22_Y17_N16
\CONTROLU|IorD~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|IorD~1_combout\ = (!\rst~combout\ & ((\CONTROLU|Equal0~0_combout\) # (\CONTROLU|IorD~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLU|Equal0~0_combout\,
	datac => \rst~combout\,
	datad => \CONTROLU|IorD~0_combout\,
	combout => \CONTROLU|IorD~1_combout\);

-- Location: LCCOMB_X22_Y17_N10
\MUXPC|salida[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[1]~1_combout\ = (\CONTROLU|IorD~1_combout\ & (\regALU|dt_out\(1))) # (!\CONTROLU|IorD~1_combout\ & ((\PROGCOUNT|addr_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regALU|dt_out\(1),
	datac => \CONTROLU|IorD~1_combout\,
	datad => \PROGCOUNT|addr_out\(1),
	combout => \MUXPC|salida[1]~1_combout\);

-- Location: LCFF_X21_Y18_N29
\MEM|MEM~177\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(13),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~177_regout\);

-- Location: LCCOMB_X21_Y18_N28
\MEM|MEM~357\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~357_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~241_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~177_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~241_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~177_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~357_combout\);

-- Location: LCCOMB_X22_Y18_N2
\MEM|MEM~273feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~273feeder_combout\ = \regB|dt_out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(13),
	combout => \MEM|MEM~273feeder_combout\);

-- Location: LCFF_X22_Y18_N3
\MEM|MEM~273\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~273feeder_combout\,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~273_regout\);

-- Location: LCCOMB_X21_Y18_N14
\MEM|MEM~358\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~358_combout\ = (\MEM|MEM~357_combout\ & (((\MEM|MEM~273_regout\) # (!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~357_combout\ & (\MEM|MEM~209_regout\ & (\MUXPC|salida[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~209_regout\,
	datab => \MEM|MEM~357_combout\,
	datac => \MUXPC|salida[0]~0_combout\,
	datad => \MEM|MEM~273_regout\,
	combout => \MEM|MEM~358_combout\);

-- Location: LCFF_X25_Y17_N21
\MEM|MEM~145\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(13),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~145_regout\);

-- Location: LCFF_X23_Y18_N1
\MEM|MEM~113\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(13),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~113_regout\);

-- Location: LCCOMB_X25_Y17_N20
\MEM|MEM~360\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~360_combout\ = (\MEM|MEM~359_combout\ & (((\MEM|MEM~145_regout\)) # (!\MUXPC|salida[1]~1_combout\))) # (!\MEM|MEM~359_combout\ & (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~113_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~359_combout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~145_regout\,
	datad => \MEM|MEM~113_regout\,
	combout => \MEM|MEM~360_combout\);

-- Location: LCCOMB_X25_Y17_N16
\MEM|MEM~361\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~361_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~358_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~360_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|MEM~358_combout\,
	datac => \MUXPC|salida[2]~2_combout\,
	datad => \MEM|MEM~360_combout\,
	combout => \MEM|MEM~361_combout\);

-- Location: LCFF_X25_Y17_N17
\MEM|dataOut[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(13));

-- Location: LCCOMB_X22_Y16_N18
\INSTREG|imm_out[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|imm_out\(13) = (\CONTROLU|ALUsrcB[0]~0_combout\ & (\MEM|dataOut\(13))) # (!\CONTROLU|ALUsrcB[0]~0_combout\ & ((\INSTREG|imm_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|dataOut\(13),
	datac => \CONTROLU|ALUsrcB[0]~0_combout\,
	datad => \INSTREG|imm_out\(13),
	combout => \INSTREG|imm_out\(13));

-- Location: LCCOMB_X19_Y15_N26
\MUXRegDst|salida[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXRegDst|salida[2]~2_combout\ = (\CONTROLU|Equal0~7_combout\ & ((\rst~combout\ & (\INSTREG|r2_out\(2))) # (!\rst~combout\ & ((\INSTREG|imm_out\(13)))))) # (!\CONTROLU|Equal0~7_combout\ & (\INSTREG|r2_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(2),
	datab => \INSTREG|imm_out\(13),
	datac => \CONTROLU|Equal0~7_combout\,
	datad => \rst~combout\,
	combout => \MUXRegDst|salida[2]~2_combout\);

-- Location: LCCOMB_X18_Y16_N14
\REGFILE|MEM~618\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~618_combout\ = (!\MUXRegDst|salida[2]~2_combout\ & (!\MUXRegDst|salida[1]~1_combout\ & !\MUXRegDst|salida[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXRegDst|salida[2]~2_combout\,
	datac => \MUXRegDst|salida[1]~1_combout\,
	datad => \MUXRegDst|salida[0]~0_combout\,
	combout => \REGFILE|MEM~618_combout\);

-- Location: LCFF_X16_Y16_N9
\REGFILE|MEM~54\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[18]~18_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~54_regout\);

-- Location: LCCOMB_X16_Y16_N8
\REGFILE|MEM~439\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~439_combout\ = (\INSTREG|r2_out\(1) & (((\INSTREG|r2_out\(0))))) # (!\INSTREG|r2_out\(1) & ((\INSTREG|r2_out\(0) & (\REGFILE|MEM~86_regout\)) # (!\INSTREG|r2_out\(0) & ((\REGFILE|MEM~54_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~86_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~54_regout\,
	datad => \INSTREG|r2_out\(0),
	combout => \REGFILE|MEM~439_combout\);

-- Location: LCFF_X16_Y16_N15
\REGFILE|MEM~150\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[18]~18_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~150_regout\);

-- Location: LCCOMB_X16_Y16_N14
\REGFILE|MEM~440\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~440_combout\ = (\REGFILE|MEM~439_combout\ & (((\REGFILE|MEM~150_regout\) # (!\INSTREG|r2_out\(1))))) # (!\REGFILE|MEM~439_combout\ & (\REGFILE|MEM~118_regout\ & ((\INSTREG|r2_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~118_regout\,
	datab => \REGFILE|MEM~439_combout\,
	datac => \REGFILE|MEM~150_regout\,
	datad => \INSTREG|r2_out\(1),
	combout => \REGFILE|MEM~440_combout\);

-- Location: LCCOMB_X19_Y19_N28
\REGFILE|MEM~278feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~278feeder_combout\ = \MUXMemReg|salida[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUXMemReg|salida[18]~18_combout\,
	combout => \REGFILE|MEM~278feeder_combout\);

-- Location: LCFF_X19_Y19_N29
\REGFILE|MEM~278\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~278feeder_combout\,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~278_regout\);

-- Location: LCCOMB_X18_Y19_N22
\REGFILE|MEM~182feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~182feeder_combout\ = \MUXMemReg|salida[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXMemReg|salida[18]~18_combout\,
	combout => \REGFILE|MEM~182feeder_combout\);

-- Location: LCFF_X18_Y19_N23
\REGFILE|MEM~182\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~182feeder_combout\,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~182_regout\);

-- Location: LCFF_X19_Y19_N23
\REGFILE|MEM~246\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[18]~18_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~246_regout\);

-- Location: LCCOMB_X18_Y19_N0
\REGFILE|MEM~437\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~437_combout\ = (\INSTREG|r2_out\(1) & (((\INSTREG|r2_out\(0)) # (\REGFILE|MEM~246_regout\)))) # (!\INSTREG|r2_out\(1) & (\REGFILE|MEM~182_regout\ & (!\INSTREG|r2_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \REGFILE|MEM~182_regout\,
	datac => \INSTREG|r2_out\(0),
	datad => \REGFILE|MEM~246_regout\,
	combout => \REGFILE|MEM~437_combout\);

-- Location: LCCOMB_X18_Y19_N2
\REGFILE|MEM~438\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~438_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~437_combout\ & ((\REGFILE|MEM~278_regout\))) # (!\REGFILE|MEM~437_combout\ & (\REGFILE|MEM~214_regout\)))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~214_regout\,
	datab => \REGFILE|MEM~278_regout\,
	datac => \INSTREG|r2_out\(0),
	datad => \REGFILE|MEM~437_combout\,
	combout => \REGFILE|MEM~438_combout\);

-- Location: LCCOMB_X16_Y17_N6
\REGFILE|MEM~441\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~441_combout\ = (\INSTREG|r2_out\(2) & ((\REGFILE|MEM~438_combout\))) # (!\INSTREG|r2_out\(2) & (\REGFILE|MEM~440_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~440_combout\,
	datad => \REGFILE|MEM~438_combout\,
	combout => \REGFILE|MEM~441_combout\);

-- Location: LCFF_X16_Y17_N7
\regB|dt_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(18));

-- Location: LCCOMB_X24_Y18_N30
\MEM|MEM~278feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~278feeder_combout\ = \regB|dt_out\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(18),
	combout => \MEM|MEM~278feeder_combout\);

-- Location: LCFF_X24_Y18_N31
\MEM|MEM~278\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~278feeder_combout\,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~278_regout\);

-- Location: LCFF_X25_Y18_N31
\MEM|MEM~214\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(18),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~214_regout\);

-- Location: LCCOMB_X25_Y18_N30
\MEM|MEM~383\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~383_combout\ = (\MEM|MEM~382_combout\ & ((\MEM|MEM~278_regout\) # ((!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~382_combout\ & (((\MEM|MEM~214_regout\ & \MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~382_combout\,
	datab => \MEM|MEM~278_regout\,
	datac => \MEM|MEM~214_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~383_combout\);

-- Location: LCFF_X24_Y17_N7
\MEM|MEM~54\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(18),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~54_regout\);

-- Location: LCCOMB_X24_Y17_N6
\MEM|MEM~384\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~384_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~86_regout\) # ((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~54_regout\ & !\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~86_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~54_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~384_combout\);

-- Location: LCFF_X23_Y20_N13
\MEM|MEM~150\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(18),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~150_regout\);

-- Location: LCCOMB_X23_Y20_N12
\MEM|MEM~385\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~385_combout\ = (\MEM|MEM~384_combout\ & (((\MEM|MEM~150_regout\) # (!\MUXPC|salida[1]~1_combout\)))) # (!\MEM|MEM~384_combout\ & (!\MEM|MEM~118_regout\ & ((\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~118_regout\,
	datab => \MEM|MEM~384_combout\,
	datac => \MEM|MEM~150_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~385_combout\);

-- Location: LCCOMB_X24_Y18_N8
\MEM|MEM~386\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~386_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~383_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~385_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|MEM~383_combout\,
	datac => \MEM|MEM~385_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~386_combout\);

-- Location: LCFF_X24_Y18_N9
\MEM|dataOut[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(18));

-- Location: LCCOMB_X20_Y17_N20
\INSTREG|r2_out[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|r2_out\(2) = (GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & (\MEM|dataOut\(18))) # (!GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & ((\INSTREG|r2_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|dataOut\(18),
	datac => \INSTREG|r2_out\(2),
	datad => \CONTROLU|ALUsrcB[0]~0clkctrl_outclk\,
	combout => \INSTREG|r2_out\(2));

-- Location: LCCOMB_X18_Y15_N18
\REGFILE|MEM~599\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~599_combout\ = (\INSTREG|r2_out\(1) & (((\INSTREG|r2_out\(0))))) # (!\INSTREG|r2_out\(1) & ((\INSTREG|r2_out\(0) & (\REGFILE|MEM~70_regout\)) # (!\INSTREG|r2_out\(0) & ((\REGFILE|MEM~38_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~70_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~38_regout\,
	datad => \INSTREG|r2_out\(0),
	combout => \REGFILE|MEM~599_combout\);

-- Location: LCCOMB_X19_Y15_N28
\REGFILE|MEM~600\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~600_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~599_combout\ & (\REGFILE|MEM~134_regout\)) # (!\REGFILE|MEM~599_combout\ & ((\REGFILE|MEM~102_regout\))))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~134_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~102_regout\,
	datad => \REGFILE|MEM~599_combout\,
	combout => \REGFILE|MEM~600_combout\);

-- Location: LCFF_X20_Y14_N15
\REGFILE|MEM~166\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[2]~2_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~166_regout\);

-- Location: LCCOMB_X20_Y14_N14
\REGFILE|MEM~597\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~597_combout\ = (\INSTREG|r2_out\(1) & ((\INSTREG|r2_out\(0)) # ((\REGFILE|MEM~230_regout\)))) # (!\INSTREG|r2_out\(1) & (!\INSTREG|r2_out\(0) & (\REGFILE|MEM~166_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~166_regout\,
	datad => \REGFILE|MEM~230_regout\,
	combout => \REGFILE|MEM~597_combout\);

-- Location: LCCOMB_X21_Y17_N12
\REGFILE|MEM~598\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~598_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~597_combout\ & ((\REGFILE|MEM~262_regout\))) # (!\REGFILE|MEM~597_combout\ & (\REGFILE|MEM~198_regout\)))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~198_regout\,
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~262_regout\,
	datad => \REGFILE|MEM~597_combout\,
	combout => \REGFILE|MEM~598_combout\);

-- Location: LCCOMB_X22_Y15_N2
\REGFILE|MEM~601\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~601_combout\ = (\INSTREG|r2_out\(2) & ((\REGFILE|MEM~598_combout\))) # (!\INSTREG|r2_out\(2) & (\REGFILE|MEM~600_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~600_combout\,
	datad => \REGFILE|MEM~598_combout\,
	combout => \REGFILE|MEM~601_combout\);

-- Location: LCFF_X22_Y15_N3
\regB|dt_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~601_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(2));

-- Location: LCFF_X22_Y20_N5
\MEM|MEM~198\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(2),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~198_regout\);

-- Location: LCFF_X22_Y20_N23
\MEM|MEM~262\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(2),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~262_regout\);

-- Location: LCCOMB_X22_Y20_N22
\MEM|MEM~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~303_combout\ = (\MEM|MEM~302_combout\ & (((\MEM|MEM~262_regout\) # (!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~302_combout\ & (\MEM|MEM~198_regout\ & ((\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~302_combout\,
	datab => \MEM|MEM~198_regout\,
	datac => \MEM|MEM~262_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~303_combout\);

-- Location: LCFF_X23_Y18_N25
\MEM|MEM~102\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(2),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~102_regout\);

-- Location: LCFF_X23_Y20_N1
\MEM|MEM~134\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(2),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~134_regout\);

-- Location: LCFF_X23_Y19_N3
\MEM|MEM~38\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(2),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~38_regout\);

-- Location: LCCOMB_X22_Y21_N26
\MEM|MEM~70feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~70feeder_combout\ = \regB|dt_out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(2),
	combout => \MEM|MEM~70feeder_combout\);

-- Location: LCFF_X22_Y21_N27
\MEM|MEM~70\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~70feeder_combout\,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~70_regout\);

-- Location: LCCOMB_X23_Y19_N2
\MEM|MEM~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~304_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\) # ((\MEM|MEM~70_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (!\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~38_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~38_regout\,
	datad => \MEM|MEM~70_regout\,
	combout => \MEM|MEM~304_combout\);

-- Location: LCCOMB_X23_Y20_N0
\MEM|MEM~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~305_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~304_combout\ & ((\MEM|MEM~134_regout\))) # (!\MEM|MEM~304_combout\ & (\MEM|MEM~102_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~102_regout\,
	datac => \MEM|MEM~134_regout\,
	datad => \MEM|MEM~304_combout\,
	combout => \MEM|MEM~305_combout\);

-- Location: LCCOMB_X23_Y20_N24
\MEM|MEM~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~306_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~303_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~305_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|MEM~303_combout\,
	datac => \MUXPC|salida[2]~2_combout\,
	datad => \MEM|MEM~305_combout\,
	combout => \MEM|MEM~306_combout\);

-- Location: LCFF_X23_Y20_N25
\MEM|dataOut[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(2));

-- Location: LCCOMB_X22_Y15_N22
\INSTREG|func_out[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|func_out\(2) = (\CONTROLU|ALUsrcB[0]~0_combout\ & ((\MEM|dataOut\(2)))) # (!\CONTROLU|ALUsrcB[0]~0_combout\ & (\INSTREG|func_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|func_out\(2),
	datac => \MEM|dataOut\(2),
	datad => \CONTROLU|ALUsrcB[0]~0_combout\,
	combout => \INSTREG|func_out\(2));

-- Location: LCCOMB_X23_Y13_N12
\ALUCOMP|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux28~2_combout\ = ((\rst~combout\) # (!\INSTREG|func_out\(2))) # (!\CONTROLU|Equal0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLU|Equal0~5_combout\,
	datac => \INSTREG|func_out\(2),
	datad => \rst~combout\,
	combout => \ALUCOMP|Mux28~2_combout\);

-- Location: LCCOMB_X23_Y13_N30
\ALUCOMP|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux28~3_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCONTRL|op~0_combout\) # ((\CONTROLU|ALUop[0]~0_combout\)))) # (!\ALUCONTRL|op[0]~1_combout\ & (((\ALUCOMP|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op~0_combout\,
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|Mux28~2_combout\,
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \ALUCOMP|Mux28~3_combout\);

-- Location: LCCOMB_X24_Y15_N14
\ALUCOMP|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux28~8_combout\ = (\MUXB|Mux28~3_combout\ & ((\MUXA|salida[3]~29_combout\) # ((\ALUCONTRL|op[0]~1_combout\ & !\ALUCOMP|Mux28~6_combout\)))) # (!\MUXB|Mux28~3_combout\ & (\ALUCONTRL|op[0]~1_combout\ & (\MUXA|salida[3]~29_combout\ & 
-- !\ALUCOMP|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux28~3_combout\,
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \MUXA|salida[3]~29_combout\,
	datad => \ALUCOMP|Mux28~6_combout\,
	combout => \ALUCOMP|Mux28~8_combout\);

-- Location: LCCOMB_X23_Y15_N24
\ALUCOMP|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux28~7_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \ALUCOMP|Add0~52_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux28~7_combout\);

-- Location: LCCOMB_X24_Y15_N2
\ALUCOMP|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux28~9_combout\ = (\ALUCOMP|Mux28~6_combout\ & (((!\ALUCOMP|Mux28~8_combout\)))) # (!\ALUCOMP|Mux28~6_combout\ & ((\ALUCOMP|Mux28~3_combout\ & ((\ALUCOMP|Mux28~7_combout\))) # (!\ALUCOMP|Mux28~3_combout\ & (\ALUCOMP|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux28~6_combout\,
	datab => \ALUCOMP|Mux28~3_combout\,
	datac => \ALUCOMP|Mux28~8_combout\,
	datad => \ALUCOMP|Mux28~7_combout\,
	combout => \ALUCOMP|Mux28~9_combout\);

-- Location: LCCOMB_X25_Y16_N20
\PCwrite~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~13_combout\ = (!\ALUCOMP|Mux30~4_combout\ & (\CONTROLU|Equal0~6_combout\ & (!\rst~combout\ & !\ALUCOMP|Mux28~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux30~4_combout\,
	datab => \CONTROLU|Equal0~6_combout\,
	datac => \rst~combout\,
	datad => \ALUCOMP|Mux28~9_combout\,
	combout => \PCwrite~13_combout\);

-- Location: LCCOMB_X23_Y12_N4
\ALUCOMP|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux20~2_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCOMP|Add0~76_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCONTRL|op[0]~1_combout\,
	combout => \ALUCOMP|Mux20~2_combout\);

-- Location: LCCOMB_X23_Y12_N8
\ALUCOMP|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux20~4_combout\ = (\ALUCOMP|Mux28~6_combout\ & (!\ALUCOMP|Mux20~3_combout\)) # (!\ALUCOMP|Mux28~6_combout\ & ((\ALUCOMP|Mux28~3_combout\ & ((\ALUCOMP|Mux20~2_combout\))) # (!\ALUCOMP|Mux28~3_combout\ & (\ALUCOMP|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux20~3_combout\,
	datab => \ALUCOMP|Mux28~3_combout\,
	datac => \ALUCOMP|Mux20~2_combout\,
	datad => \ALUCOMP|Mux28~6_combout\,
	combout => \ALUCOMP|Mux20~4_combout\);

-- Location: LCCOMB_X23_Y12_N6
\PCwrite~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~3_combout\ = (!\ALUCOMP|Mux16~2_combout\ & (!\ALUCOMP|Mux22~4_combout\ & (!\ALUCOMP|Mux20~4_combout\ & !\ALUCOMP|Mux18~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux16~2_combout\,
	datab => \ALUCOMP|Mux22~4_combout\,
	datac => \ALUCOMP|Mux20~4_combout\,
	datad => \ALUCOMP|Mux18~2_combout\,
	combout => \PCwrite~3_combout\);

-- Location: LCCOMB_X23_Y12_N0
\ALUCOMP|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux24~2_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~64_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCONTRL|op[0]~1_combout\,
	combout => \ALUCOMP|Mux24~2_combout\);

-- Location: LCCOMB_X23_Y12_N12
\ALUCOMP|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux24~4_combout\ = (\ALUCOMP|Mux28~6_combout\ & (!\ALUCOMP|Mux24~3_combout\)) # (!\ALUCOMP|Mux28~6_combout\ & ((\ALUCOMP|Mux28~3_combout\ & ((\ALUCOMP|Mux24~2_combout\))) # (!\ALUCOMP|Mux28~3_combout\ & (\ALUCOMP|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux24~3_combout\,
	datab => \ALUCOMP|Mux28~6_combout\,
	datac => \ALUCOMP|Mux28~3_combout\,
	datad => \ALUCOMP|Mux24~2_combout\,
	combout => \ALUCOMP|Mux24~4_combout\);

-- Location: LCCOMB_X24_Y12_N0
\PCwrite~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~4_combout\ = (!\ALUCOMP|Mux26~4_combout\ & (\PCwrite~13_combout\ & (\PCwrite~3_combout\ & !\ALUCOMP|Mux24~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux26~4_combout\,
	datab => \PCwrite~13_combout\,
	datac => \PCwrite~3_combout\,
	datad => \ALUCOMP|Mux24~4_combout\,
	combout => \PCwrite~4_combout\);

-- Location: LCCOMB_X21_Y17_N30
\CONTROLU|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|Equal0~9_combout\ = (\NEWST|CS\(3) & (!\NEWST|CS\(2) & (\NEWST|CS\(0) & !\NEWST|CS\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(3),
	datab => \NEWST|CS\(2),
	datac => \NEWST|CS\(0),
	datad => \NEWST|CS\(1),
	combout => \CONTROLU|Equal0~9_combout\);

-- Location: LCCOMB_X26_Y13_N16
\PCwrite~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~2_combout\ = (!\rst~combout\ & ((\CONTROLU|Equal0~9_combout\) # (\CONTROLU|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLU|Equal0~9_combout\,
	datac => \CONTROLU|Equal0~2_combout\,
	datad => \rst~combout\,
	combout => \PCwrite~2_combout\);

-- Location: LCCOMB_X25_Y13_N18
\ALUCOMP|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux2~1_combout\ = (\MUXA|salida[29]~3_combout\ & ((\MUXB|Mux2~0_combout\) # ((\ALUCONTRL|op[0]~1_combout\ & !\ALUCOMP|Mux28~6_combout\)))) # (!\MUXA|salida[29]~3_combout\ & (\MUXB|Mux2~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & 
-- !\ALUCOMP|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[29]~3_combout\,
	datab => \MUXB|Mux2~0_combout\,
	datac => \ALUCONTRL|op[0]~1_combout\,
	datad => \ALUCOMP|Mux28~6_combout\,
	combout => \ALUCOMP|Mux2~1_combout\);

-- Location: LCCOMB_X25_Y13_N10
\ALUCOMP|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux2~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|LessThan0~62_combout\)) # (!\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|Add0~112_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Add0~112_combout\,
	combout => \ALUCOMP|Mux2~0_combout\);

-- Location: LCCOMB_X25_Y13_N2
\ALUCOMP|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux2~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (!\ALUCOMP|Mux2~1_combout\)) # (!\ALUCOMP|Mux28~6_combout\ & ((\ALUCOMP|Mux28~3_combout\ & ((\ALUCOMP|Mux2~0_combout\))) # (!\ALUCOMP|Mux28~3_combout\ & (\ALUCOMP|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux28~6_combout\,
	datab => \ALUCOMP|Mux2~1_combout\,
	datac => \ALUCOMP|Mux28~3_combout\,
	datad => \ALUCOMP|Mux2~0_combout\,
	combout => \ALUCOMP|Mux2~2_combout\);

-- Location: LCCOMB_X25_Y13_N30
\ALUCOMP|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux10~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|LessThan0~62_combout\)) # (!\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|Add0~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Add0~96_combout\,
	combout => \ALUCOMP|Mux10~0_combout\);

-- Location: LCCOMB_X25_Y13_N4
\ALUCOMP|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux10~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (!\ALUCOMP|Mux10~1_combout\)) # (!\ALUCOMP|Mux28~6_combout\ & ((\ALUCOMP|Mux28~3_combout\ & ((\ALUCOMP|Mux10~0_combout\))) # (!\ALUCOMP|Mux28~3_combout\ & (\ALUCOMP|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux10~1_combout\,
	datab => \ALUCOMP|Mux28~3_combout\,
	datac => \ALUCOMP|Mux28~6_combout\,
	datad => \ALUCOMP|Mux10~0_combout\,
	combout => \ALUCOMP|Mux10~2_combout\);

-- Location: LCCOMB_X21_Y14_N26
\ALUCOMP|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux8~1_combout\ = (\MUXA|salida[23]~9_combout\ & ((\MUXB|Mux8~0_combout\) # ((\ALUCONTRL|op[0]~1_combout\ & !\ALUCOMP|Mux28~6_combout\)))) # (!\MUXA|salida[23]~9_combout\ & (\MUXB|Mux8~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & 
-- !\ALUCOMP|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[23]~9_combout\,
	datab => \MUXB|Mux8~0_combout\,
	datac => \ALUCONTRL|op[0]~1_combout\,
	datad => \ALUCOMP|Mux28~6_combout\,
	combout => \ALUCOMP|Mux8~1_combout\);

-- Location: LCCOMB_X24_Y13_N24
\ALUCOMP|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux8~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCOMP|Add0~100_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCONTRL|op[0]~1_combout\,
	combout => \ALUCOMP|Mux8~0_combout\);

-- Location: LCCOMB_X24_Y13_N28
\ALUCOMP|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux8~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (((!\ALUCOMP|Mux8~1_combout\)))) # (!\ALUCOMP|Mux28~6_combout\ & ((\ALUCOMP|Mux28~3_combout\ & ((\ALUCOMP|Mux8~0_combout\))) # (!\ALUCOMP|Mux28~3_combout\ & (\ALUCOMP|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux28~3_combout\,
	datab => \ALUCOMP|Mux8~1_combout\,
	datac => \ALUCOMP|Mux8~0_combout\,
	datad => \ALUCOMP|Mux28~6_combout\,
	combout => \ALUCOMP|Mux8~2_combout\);

-- Location: LCCOMB_X25_Y13_N28
\PCwrite~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~5_combout\ = (!\ALUCOMP|Mux12~2_combout\ & (!\ALUCOMP|Mux10~2_combout\ & (!\ALUCOMP|Mux14~2_combout\ & !\ALUCOMP|Mux8~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux12~2_combout\,
	datab => \ALUCOMP|Mux10~2_combout\,
	datac => \ALUCOMP|Mux14~2_combout\,
	datad => \ALUCOMP|Mux8~2_combout\,
	combout => \PCwrite~5_combout\);

-- Location: LCCOMB_X25_Y13_N8
\PCwrite~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~7_combout\ = (\PCwrite~6_combout\ & (!\ALUCOMP|Mux2~2_combout\ & (!\ALUCOMP|Mux0~2_combout\ & \PCwrite~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCwrite~6_combout\,
	datab => \ALUCOMP|Mux2~2_combout\,
	datac => \ALUCOMP|Mux0~2_combout\,
	datad => \PCwrite~5_combout\,
	combout => \PCwrite~7_combout\);

-- Location: LCCOMB_X26_Y13_N2
PCwrite : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~combout\ = (\PCwrite~2_combout\) # ((\PCwrite~12_combout\ & (\PCwrite~4_combout\ & \PCwrite~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCwrite~12_combout\,
	datab => \PCwrite~4_combout\,
	datac => \PCwrite~2_combout\,
	datad => \PCwrite~7_combout\,
	combout => \PCwrite~combout\);

-- Location: CLKCTRL_G1
\PCwrite~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \PCwrite~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \PCwrite~clkctrl_outclk\);

-- Location: LCCOMB_X23_Y17_N4
\PROGCOUNT|addr_out[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(2) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(2))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDir~combout\(2),
	datac => \PROGCOUNT|addr_out\(2),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(2));

-- Location: LCCOMB_X23_Y17_N6
\MUXPC|salida[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[2]~2_combout\ = (\CONTROLU|IorD~1_combout\ & (\regALU|dt_out\(2))) # (!\CONTROLU|IorD~1_combout\ & ((\PROGCOUNT|addr_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(2),
	datab => \PROGCOUNT|addr_out\(2),
	datad => \CONTROLU|IorD~1_combout\,
	combout => \MUXPC|salida[2]~2_combout\);

-- Location: LCFF_X26_Y19_N23
\MEM|MEM~288\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(28),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~288_regout\);

-- Location: LCFF_X21_Y19_N23
\MEM|MEM~192\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(28),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~192_regout\);

-- Location: LCCOMB_X21_Y19_N22
\MEM|MEM~432\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~432_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~256_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~192_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~256_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~192_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~432_combout\);

-- Location: LCCOMB_X26_Y19_N22
\MEM|MEM~433\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~433_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~432_combout\ & ((\MEM|MEM~288_regout\))) # (!\MEM|MEM~432_combout\ & (\MEM|MEM~224_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~224_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~288_regout\,
	datad => \MEM|MEM~432_combout\,
	combout => \MEM|MEM~433_combout\);

-- Location: LCCOMB_X25_Y17_N18
\MEM|MEM~436\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~436_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~433_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~435_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~435_combout\,
	datac => \MUXPC|salida[2]~2_combout\,
	datad => \MEM|MEM~433_combout\,
	combout => \MEM|MEM~436_combout\);

-- Location: LCFF_X25_Y17_N19
\MEM|dataOut[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(28));

-- Location: LCCOMB_X25_Y17_N8
\INSTREG|op_out[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|op_out\(2) = (GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & (\MEM|dataOut\(28))) # (!GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & ((\INSTREG|op_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|dataOut\(28),
	datac => \INSTREG|op_out\(2),
	datad => \CONTROLU|ALUsrcB[0]~0clkctrl_outclk\,
	combout => \INSTREG|op_out\(2));

-- Location: LCCOMB_X24_Y16_N16
\INSTREG|op_out[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|op_out\(1) = (GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & (\MEM|dataOut\(27))) # (!GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & ((\INSTREG|op_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|dataOut\(27),
	datac => \INSTREG|op_out\(1),
	datad => \CONTROLU|ALUsrcB[0]~0clkctrl_outclk\,
	combout => \INSTREG|op_out\(1));

-- Location: LCCOMB_X26_Y18_N4
\MDR|dt_out[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MDR|dt_out[26]~feeder_combout\ = \MEM|dataOut\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|dataOut\(26),
	combout => \MDR|dt_out[26]~feeder_combout\);

-- Location: LCFF_X26_Y18_N5
\MDR|dt_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MDR|dt_out[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(26));

-- Location: LCFF_X20_Y14_N25
\REGFILE|MEM~254\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[26]~26_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~254_regout\);

-- Location: LCCOMB_X20_Y14_N24
\REGFILE|MEM~352\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~352_combout\ = (\INSTREG|r1_out\(0) & (((\INSTREG|r1_out\(1))))) # (!\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1) & ((\REGFILE|MEM~254_regout\))) # (!\INSTREG|r1_out\(1) & (\REGFILE|MEM~190_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~190_regout\,
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~254_regout\,
	datad => \INSTREG|r1_out\(1),
	combout => \REGFILE|MEM~352_combout\);

-- Location: LCCOMB_X15_Y14_N26
\REGFILE|MEM~222feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~222feeder_combout\ = \MUXMemReg|salida[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[26]~26_combout\,
	combout => \REGFILE|MEM~222feeder_combout\);

-- Location: LCFF_X15_Y14_N27
\REGFILE|MEM~222\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~222feeder_combout\,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~222_regout\);

-- Location: LCCOMB_X19_Y13_N30
\REGFILE|MEM~353\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~353_combout\ = (\REGFILE|MEM~352_combout\ & ((\REGFILE|MEM~286_regout\) # ((!\INSTREG|r1_out\(0))))) # (!\REGFILE|MEM~352_combout\ & (((\REGFILE|MEM~222_regout\ & \INSTREG|r1_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~286_regout\,
	datab => \REGFILE|MEM~352_combout\,
	datac => \REGFILE|MEM~222_regout\,
	datad => \INSTREG|r1_out\(0),
	combout => \REGFILE|MEM~353_combout\);

-- Location: LCFF_X16_Y15_N9
\REGFILE|MEM~126\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[26]~26_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~126_regout\);

-- Location: LCFF_X16_Y15_N11
\REGFILE|MEM~94\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[26]~26_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~94_regout\);

-- Location: LCFF_X15_Y15_N25
\REGFILE|MEM~62\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[26]~26_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~62_regout\);

-- Location: LCCOMB_X16_Y15_N10
\REGFILE|MEM~354\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~354_combout\ = (\INSTREG|r1_out\(1) & (\INSTREG|r1_out\(0))) # (!\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0) & (\REGFILE|MEM~94_regout\)) # (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~62_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~94_regout\,
	datad => \REGFILE|MEM~62_regout\,
	combout => \REGFILE|MEM~354_combout\);

-- Location: LCCOMB_X16_Y15_N8
\REGFILE|MEM~355\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~355_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~354_combout\ & (\REGFILE|MEM~158_regout\)) # (!\REGFILE|MEM~354_combout\ & ((\REGFILE|MEM~126_regout\))))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \REGFILE|MEM~158_regout\,
	datac => \REGFILE|MEM~126_regout\,
	datad => \REGFILE|MEM~354_combout\,
	combout => \REGFILE|MEM~355_combout\);

-- Location: LCCOMB_X20_Y13_N6
\REGFILE|MEM~356\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~356_combout\ = (\INSTREG|r1_out\(2) & (\REGFILE|MEM~353_combout\)) # (!\INSTREG|r1_out\(2) & ((\REGFILE|MEM~355_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~353_combout\,
	datad => \REGFILE|MEM~355_combout\,
	combout => \REGFILE|MEM~356_combout\);

-- Location: LCFF_X20_Y13_N7
\regA|dt_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(26));

-- Location: LCCOMB_X21_Y13_N14
\MUXA|salida[26]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[26]~6_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & (\PROGCOUNT|addr_out\(26))) # (!\rst~combout\ & ((\regA|dt_out\(26)))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(26),
	datab => \CONTROLU|ALUsrcA~0_combout\,
	datac => \regA|dt_out\(26),
	datad => \rst~combout\,
	combout => \MUXA|salida[26]~6_combout\);

-- Location: LCCOMB_X26_Y13_N8
\ALUCOMP|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux5~0_combout\ = (\ALUCOMP|Mux28~3_combout\ & (((\ALUCONTRL|op[0]~1_combout\)))) # (!\ALUCOMP|Mux28~3_combout\ & ((\MUXB|Mux5~0_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # (\MUXA|salida[26]~6_combout\))) # (!\MUXB|Mux5~0_combout\ & 
-- (\ALUCONTRL|op[0]~1_combout\ & \MUXA|salida[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux28~3_combout\,
	datab => \MUXB|Mux5~0_combout\,
	datac => \ALUCONTRL|op[0]~1_combout\,
	datad => \MUXA|salida[26]~6_combout\,
	combout => \ALUCOMP|Mux5~0_combout\);

-- Location: LCCOMB_X26_Y13_N28
\ALUCOMP|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux5~1_combout\ = (\ALUCOMP|Mux28~3_combout\ & ((\ALUCOMP|Mux5~0_combout\ & (\ALUCOMP|LessThan0~62_combout\)) # (!\ALUCOMP|Mux5~0_combout\ & ((\ALUCOMP|Add0~106_combout\))))) # (!\ALUCOMP|Mux28~3_combout\ & (\ALUCOMP|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux28~3_combout\,
	datab => \ALUCOMP|Mux5~0_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Add0~106_combout\,
	combout => \ALUCOMP|Mux5~1_combout\);

-- Location: LCCOMB_X26_Y13_N20
\ALUCOMP|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux5~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (((!\MUXB|Mux5~0_combout\)) # (!\MUXA|salida[26]~6_combout\))) # (!\ALUCOMP|Mux28~6_combout\ & (((\ALUCOMP|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[26]~6_combout\,
	datab => \MUXB|Mux5~0_combout\,
	datac => \ALUCOMP|Mux28~6_combout\,
	datad => \ALUCOMP|Mux5~1_combout\,
	combout => \ALUCOMP|Mux5~2_combout\);

-- Location: LCFF_X26_Y13_N21
\regALU|dt_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(26));

-- Location: LCCOMB_X16_Y14_N14
\MUXMemReg|salida[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[26]~26_combout\ = (\rst~combout\ & (((\regALU|dt_out\(26))))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & (\MDR|dt_out\(26))) # (!\CONTROLU|Equal0~8_combout\ & ((\regALU|dt_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \MDR|dt_out\(26),
	datac => \regALU|dt_out\(26),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[26]~26_combout\);

-- Location: LCFF_X15_Y15_N3
\REGFILE|MEM~158\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[26]~26_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~158_regout\);

-- Location: LCCOMB_X15_Y15_N24
\REGFILE|MEM~359\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~359_combout\ = (\INSTREG|r2_out\(1) & (((\INSTREG|r2_out\(0))))) # (!\INSTREG|r2_out\(1) & ((\INSTREG|r2_out\(0) & (\REGFILE|MEM~94_regout\)) # (!\INSTREG|r2_out\(0) & ((\REGFILE|MEM~62_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \REGFILE|MEM~94_regout\,
	datac => \REGFILE|MEM~62_regout\,
	datad => \INSTREG|r2_out\(0),
	combout => \REGFILE|MEM~359_combout\);

-- Location: LCCOMB_X15_Y15_N2
\REGFILE|MEM~360\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~360_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~359_combout\ & ((\REGFILE|MEM~158_regout\))) # (!\REGFILE|MEM~359_combout\ & (\REGFILE|MEM~126_regout\)))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~126_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~158_regout\,
	datad => \REGFILE|MEM~359_combout\,
	combout => \REGFILE|MEM~360_combout\);

-- Location: LCFF_X16_Y14_N19
\REGFILE|MEM~286\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[26]~26_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~286_regout\);

-- Location: LCFF_X20_Y14_N7
\REGFILE|MEM~190\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[26]~26_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~190_regout\);

-- Location: LCCOMB_X20_Y14_N6
\REGFILE|MEM~357\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~357_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~254_regout\) # ((\INSTREG|r2_out\(0))))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~190_regout\ & !\INSTREG|r2_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~254_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~190_regout\,
	datad => \INSTREG|r2_out\(0),
	combout => \REGFILE|MEM~357_combout\);

-- Location: LCCOMB_X16_Y14_N18
\REGFILE|MEM~358\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~358_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~357_combout\ & ((\REGFILE|MEM~286_regout\))) # (!\REGFILE|MEM~357_combout\ & (\REGFILE|MEM~222_regout\)))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~222_regout\,
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~286_regout\,
	datad => \REGFILE|MEM~357_combout\,
	combout => \REGFILE|MEM~358_combout\);

-- Location: LCCOMB_X16_Y13_N2
\REGFILE|MEM~361\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~361_combout\ = (\INSTREG|r2_out\(2) & ((\REGFILE|MEM~358_combout\))) # (!\INSTREG|r2_out\(2) & (\REGFILE|MEM~360_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~360_combout\,
	datad => \REGFILE|MEM~358_combout\,
	combout => \REGFILE|MEM~361_combout\);

-- Location: LCFF_X16_Y13_N3
\regB|dt_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(26));

-- Location: LCCOMB_X23_Y21_N4
\MEM|MEM~62feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~62feeder_combout\ = \regB|dt_out\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(26),
	combout => \MEM|MEM~62feeder_combout\);

-- Location: LCFF_X23_Y21_N5
\MEM|MEM~62\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~62feeder_combout\,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~62_regout\);

-- Location: LCCOMB_X23_Y21_N14
\MEM|MEM~470\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~470_combout\ = !\regB|dt_out\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(26),
	combout => \MEM|MEM~470_combout\);

-- Location: LCFF_X22_Y21_N23
\MEM|MEM~94\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \MEM|MEM~470_combout\,
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~94_regout\);

-- Location: LCCOMB_X22_Y19_N18
\MEM|MEM~424\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~424_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & ((!\MEM|MEM~94_regout\))) # (!\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~62_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~62_regout\,
	datac => \MEM|MEM~94_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~424_combout\);

-- Location: LCCOMB_X24_Y21_N24
\MEM|MEM~469\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~469_combout\ = !\regB|dt_out\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(26),
	combout => \MEM|MEM~469_combout\);

-- Location: LCFF_X24_Y21_N25
\MEM|MEM~126\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~469_combout\,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~126_regout\);

-- Location: LCCOMB_X22_Y19_N0
\MEM|MEM~425\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~425_combout\ = (\MEM|MEM~424_combout\ & ((\MEM|MEM~158_regout\) # ((!\MUXPC|salida[1]~1_combout\)))) # (!\MEM|MEM~424_combout\ & (((!\MEM|MEM~126_regout\ & \MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~158_regout\,
	datab => \MEM|MEM~424_combout\,
	datac => \MEM|MEM~126_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~425_combout\);

-- Location: LCCOMB_X25_Y19_N16
\MEM|MEM~426\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~426_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~423_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~425_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~423_combout\,
	datab => \MEM|MEM~425_combout\,
	datac => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~426_combout\);

-- Location: LCFF_X25_Y19_N17
\MEM|dataOut[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(26));

-- Location: LCCOMB_X25_Y17_N6
\INSTREG|op_out[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|op_out\(0) = (GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & ((\MEM|dataOut\(26)))) # (!GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & (\INSTREG|op_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|op_out\(0),
	datab => \MEM|dataOut\(26),
	datad => \CONTROLU|ALUsrcB[0]~0clkctrl_outclk\,
	combout => \INSTREG|op_out\(0));

-- Location: LCCOMB_X25_Y17_N24
\INSTREG|op_out[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|op_out\(5) = (GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & (\MEM|dataOut\(31))) # (!GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & ((\INSTREG|op_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|dataOut\(31),
	datac => \INSTREG|op_out\(5),
	datad => \CONTROLU|ALUsrcB[0]~0clkctrl_outclk\,
	combout => \INSTREG|op_out\(5));

-- Location: LCCOMB_X27_Y17_N26
\CONTROLU|nxt_st[0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[0]~14_combout\ = (\INSTREG|op_out\(0) & (((\INSTREG|op_out\(5) & !\CONTROLU|Equal0~3_combout\)))) # (!\INSTREG|op_out\(0) & (!\INSTREG|op_out\(3) & (!\INSTREG|op_out\(5) & \CONTROLU|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|op_out\(3),
	datab => \INSTREG|op_out\(0),
	datac => \INSTREG|op_out\(5),
	datad => \CONTROLU|Equal0~3_combout\,
	combout => \CONTROLU|nxt_st[0]~14_combout\);

-- Location: LCCOMB_X27_Y17_N0
\CONTROLU|nxt_st[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[0]~15_combout\ = (!\INSTREG|op_out\(4) & (!\INSTREG|op_out\(2) & (\INSTREG|op_out\(1) & \CONTROLU|nxt_st[0]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|op_out\(4),
	datab => \INSTREG|op_out\(2),
	datac => \INSTREG|op_out\(1),
	datad => \CONTROLU|nxt_st[0]~14_combout\,
	combout => \CONTROLU|nxt_st[0]~15_combout\);

-- Location: LCCOMB_X27_Y17_N28
\CONTROLU|nxt_st[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st\(0) = (GLOBAL(\CONTROLU|nxt_st[1]~6clkctrl_outclk\) & ((\CONTROLU|nxt_st[0]~15_combout\))) # (!GLOBAL(\CONTROLU|nxt_st[1]~6clkctrl_outclk\) & (\CONTROLU|nxt_st\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLU|nxt_st\(0),
	datac => \CONTROLU|nxt_st[1]~6clkctrl_outclk\,
	datad => \CONTROLU|nxt_st[0]~15_combout\,
	combout => \CONTROLU|nxt_st\(0));

-- Location: LCCOMB_X27_Y17_N10
\CONTROLU|NextSt[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|NextSt[0]~3_combout\ = (\CONTROLU|Equal0~2_combout\) # ((\CONTROLU|ALUsrcB~1_combout\ & ((\CONTROLU|nxt_st\(0)))) # (!\CONTROLU|ALUsrcB~1_combout\ & (\CONTROLU|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~5_combout\,
	datab => \CONTROLU|Equal0~2_combout\,
	datac => \CONTROLU|ALUsrcB~1_combout\,
	datad => \CONTROLU|nxt_st\(0),
	combout => \CONTROLU|NextSt[0]~3_combout\);

-- Location: LCCOMB_X22_Y17_N12
\CONTROLU|NextSt[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|NextSt[0]~4_combout\ = (!\rst~combout\ & \CONTROLU|NextSt[0]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datad => \CONTROLU|NextSt[0]~3_combout\,
	combout => \CONTROLU|NextSt[0]~4_combout\);

-- Location: LCFF_X22_Y17_N13
\NEWST|CS[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \CONTROLU|NextSt[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NEWST|CS\(0));

-- Location: LCCOMB_X22_Y17_N8
\CONTROLU|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|Equal0~2_combout\ = (!\NEWST|CS\(3) & (!\NEWST|CS\(2) & (!\NEWST|CS\(1) & !\NEWST|CS\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(3),
	datab => \NEWST|CS\(2),
	datac => \NEWST|CS\(1),
	datad => \NEWST|CS\(0),
	combout => \CONTROLU|Equal0~2_combout\);

-- Location: LCCOMB_X23_Y14_N8
\CONTROLU|nxt_st[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[1]~4_combout\ = (!\rst~combout\ & !\CONTROLU|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datad => \CONTROLU|Equal0~2_combout\,
	combout => \CONTROLU|nxt_st[1]~4_combout\);

-- Location: LCCOMB_X25_Y17_N2
\INSTREG|op_out[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|op_out\(4) = (GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & ((\MEM|dataOut\(30)))) # (!GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & (\INSTREG|op_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|op_out\(4),
	datac => \MEM|dataOut\(30),
	datad => \CONTROLU|ALUsrcB[0]~0clkctrl_outclk\,
	combout => \INSTREG|op_out\(4));

-- Location: LCCOMB_X27_Y17_N22
\CONTROLU|nxt_st[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[2]~7_combout\ = (!\INSTREG|op_out\(2) & !\INSTREG|op_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|op_out\(2),
	datad => \INSTREG|op_out\(4),
	combout => \CONTROLU|nxt_st[2]~7_combout\);

-- Location: LCCOMB_X27_Y17_N24
\CONTROLU|nxt_st[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[2]~10_combout\ = (\INSTREG|op_out\(5) & (\INSTREG|op_out\(0) & (\INSTREG|op_out\(1) & !\CONTROLU|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|op_out\(5),
	datab => \INSTREG|op_out\(0),
	datac => \INSTREG|op_out\(1),
	datad => \CONTROLU|Equal0~3_combout\,
	combout => \CONTROLU|nxt_st[2]~10_combout\);

-- Location: LCCOMB_X27_Y17_N16
\CONTROLU|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|Mux2~0_combout\ = (\INSTREG|op_out\(0) & (((!\INSTREG|op_out\(5)) # (!\INSTREG|op_out\(1))))) # (!\INSTREG|op_out\(0) & ((\INSTREG|op_out\(3)) # ((\INSTREG|op_out\(1)) # (\INSTREG|op_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|op_out\(3),
	datab => \INSTREG|op_out\(0),
	datac => \INSTREG|op_out\(1),
	datad => \INSTREG|op_out\(5),
	combout => \CONTROLU|Mux2~0_combout\);

-- Location: LCCOMB_X27_Y17_N30
\CONTROLU|nxt_st[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[1]~12_combout\ = (!\CONTROLU|Mux2~0_combout\ & \CONTROLU|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLU|Mux2~0_combout\,
	datad => \CONTROLU|Equal0~3_combout\,
	combout => \CONTROLU|nxt_st[1]~12_combout\);

-- Location: LCCOMB_X27_Y17_N12
\CONTROLU|nxt_st[1]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[1]~13_combout\ = (\CONTROLU|nxt_st[2]~7_combout\ & ((\CONTROLU|nxt_st[1]~12_combout\) # ((!\INSTREG|op_out\(3) & \CONTROLU|nxt_st[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|op_out\(3),
	datab => \CONTROLU|nxt_st[2]~7_combout\,
	datac => \CONTROLU|nxt_st[2]~10_combout\,
	datad => \CONTROLU|nxt_st[1]~12_combout\,
	combout => \CONTROLU|nxt_st[1]~13_combout\);

-- Location: LCCOMB_X27_Y17_N14
\CONTROLU|nxt_st[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st\(1) = (GLOBAL(\CONTROLU|nxt_st[1]~6clkctrl_outclk\) & ((\CONTROLU|nxt_st[1]~13_combout\))) # (!GLOBAL(\CONTROLU|nxt_st[1]~6clkctrl_outclk\) & (\CONTROLU|nxt_st\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLU|nxt_st\(1),
	datac => \CONTROLU|nxt_st[1]~6clkctrl_outclk\,
	datad => \CONTROLU|nxt_st[1]~13_combout\,
	combout => \CONTROLU|nxt_st\(1));

-- Location: LCCOMB_X22_Y17_N24
\CONTROLU|NextSt[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|NextSt[1]~5_combout\ = (\CONTROLU|nxt_st[1]~4_combout\ & ((\CONTROLU|ALUsrcB~1_combout\ & ((\CONTROLU|nxt_st\(1)))) # (!\CONTROLU|ALUsrcB~1_combout\ & (\CONTROLU|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~5_combout\,
	datab => \CONTROLU|nxt_st[1]~4_combout\,
	datac => \CONTROLU|ALUsrcB~1_combout\,
	datad => \CONTROLU|nxt_st\(1),
	combout => \CONTROLU|NextSt[1]~5_combout\);

-- Location: LCFF_X22_Y17_N25
\NEWST|CS[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \CONTROLU|NextSt[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NEWST|CS\(1));

-- Location: LCCOMB_X22_Y17_N18
\CONTROLU|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|Equal0~4_combout\ = (!\NEWST|CS\(2) & (!\NEWST|CS\(3) & (\NEWST|CS\(1) & !\NEWST|CS\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(2),
	datab => \NEWST|CS\(3),
	datac => \NEWST|CS\(1),
	datad => \NEWST|CS\(0),
	combout => \CONTROLU|Equal0~4_combout\);

-- Location: LCCOMB_X27_Y17_N8
\CONTROLU|nxt_st[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[2]~8_combout\ = (!\INSTREG|op_out\(3) & !\INSTREG|op_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|op_out\(3),
	datab => \INSTREG|op_out\(0),
	combout => \CONTROLU|nxt_st[2]~8_combout\);

-- Location: LCCOMB_X27_Y17_N2
\CONTROLU|nxt_st[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[2]~9_combout\ = (!\INSTREG|op_out\(5) & (\CONTROLU|nxt_st[2]~8_combout\ & (!\INSTREG|op_out\(1) & \CONTROLU|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|op_out\(5),
	datab => \CONTROLU|nxt_st[2]~8_combout\,
	datac => \INSTREG|op_out\(1),
	datad => \CONTROLU|Equal0~3_combout\,
	combout => \CONTROLU|nxt_st[2]~9_combout\);

-- Location: LCCOMB_X27_Y17_N18
\CONTROLU|nxt_st[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[2]~11_combout\ = (\CONTROLU|nxt_st[2]~7_combout\ & ((\CONTROLU|nxt_st[2]~9_combout\) # ((\INSTREG|op_out\(3) & \CONTROLU|nxt_st[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|op_out\(3),
	datab => \CONTROLU|nxt_st[2]~7_combout\,
	datac => \CONTROLU|nxt_st[2]~10_combout\,
	datad => \CONTROLU|nxt_st[2]~9_combout\,
	combout => \CONTROLU|nxt_st[2]~11_combout\);

-- Location: LCCOMB_X27_Y17_N6
\CONTROLU|nxt_st[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st\(2) = (GLOBAL(\CONTROLU|nxt_st[1]~6clkctrl_outclk\) & ((\CONTROLU|nxt_st[2]~11_combout\))) # (!GLOBAL(\CONTROLU|nxt_st[1]~6clkctrl_outclk\) & (\CONTROLU|nxt_st\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|nxt_st\(2),
	datac => \CONTROLU|nxt_st[1]~6clkctrl_outclk\,
	datad => \CONTROLU|nxt_st[2]~11_combout\,
	combout => \CONTROLU|nxt_st\(2));

-- Location: LCCOMB_X27_Y17_N20
\CONTROLU|NextSt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|NextSt~1_combout\ = (\CONTROLU|Equal0~3_combout\ & (((\CONTROLU|nxt_st\(2))))) # (!\CONTROLU|Equal0~3_combout\ & (\CONTROLU|Equal0~5_combout\ & (!\CONTROLU|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~5_combout\,
	datab => \CONTROLU|Equal0~3_combout\,
	datac => \CONTROLU|Equal0~2_combout\,
	datad => \CONTROLU|nxt_st\(2),
	combout => \CONTROLU|NextSt~1_combout\);

-- Location: LCCOMB_X22_Y17_N22
\CONTROLU|NextSt~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|NextSt~2_combout\ = (\CONTROLU|Equal0~0_combout\) # ((\CONTROLU|Equal0~4_combout\ & (\CONTROLU|nxt_st\(2))) # (!\CONTROLU|Equal0~4_combout\ & ((\CONTROLU|NextSt~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~0_combout\,
	datab => \CONTROLU|Equal0~4_combout\,
	datac => \CONTROLU|nxt_st\(2),
	datad => \CONTROLU|NextSt~1_combout\,
	combout => \CONTROLU|NextSt~2_combout\);

-- Location: LCFF_X22_Y17_N23
\NEWST|CS[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \CONTROLU|NextSt~2_combout\,
	sclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NEWST|CS\(2));

-- Location: LCCOMB_X22_Y17_N0
\CONTROLU|ALUsrcB~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|ALUsrcB~1_combout\ = (!\NEWST|CS\(3) & (!\NEWST|CS\(2) & (\NEWST|CS\(1) $ (\NEWST|CS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(3),
	datab => \NEWST|CS\(2),
	datac => \NEWST|CS\(1),
	datad => \NEWST|CS\(0),
	combout => \CONTROLU|ALUsrcB~1_combout\);

-- Location: LCCOMB_X27_Y17_N4
\CONTROLU|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|Mux0~0_combout\ = (!\INSTREG|op_out\(3) & (!\INSTREG|op_out\(0) & (\INSTREG|op_out\(2) $ (\INSTREG|op_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|op_out\(3),
	datab => \INSTREG|op_out\(2),
	datac => \INSTREG|op_out\(1),
	datad => \INSTREG|op_out\(0),
	combout => \CONTROLU|Mux0~0_combout\);

-- Location: LCCOMB_X26_Y17_N4
\CONTROLU|nxt_st[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[3]~5_combout\ = (!\INSTREG|op_out\(4) & (!\INSTREG|op_out\(5) & (\CONTROLU|Mux0~0_combout\ & \CONTROLU|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|op_out\(4),
	datab => \INSTREG|op_out\(5),
	datac => \CONTROLU|Mux0~0_combout\,
	datad => \CONTROLU|Equal0~3_combout\,
	combout => \CONTROLU|nxt_st[3]~5_combout\);

-- Location: LCCOMB_X26_Y17_N18
\CONTROLU|nxt_st[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st\(3) = (GLOBAL(\CONTROLU|nxt_st[1]~6clkctrl_outclk\) & ((\CONTROLU|nxt_st[3]~5_combout\))) # (!GLOBAL(\CONTROLU|nxt_st[1]~6clkctrl_outclk\) & (\CONTROLU|nxt_st\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLU|nxt_st\(3),
	datac => \CONTROLU|nxt_st[3]~5_combout\,
	datad => \CONTROLU|nxt_st[1]~6clkctrl_outclk\,
	combout => \CONTROLU|nxt_st\(3));

-- Location: LCCOMB_X22_Y17_N4
\CONTROLU|NextSt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|NextSt~0_combout\ = (\CONTROLU|ALUsrcB~1_combout\ & \CONTROLU|nxt_st\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CONTROLU|ALUsrcB~1_combout\,
	datad => \CONTROLU|nxt_st\(3),
	combout => \CONTROLU|NextSt~0_combout\);

-- Location: LCFF_X22_Y17_N5
\NEWST|CS[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \CONTROLU|NextSt~0_combout\,
	sclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NEWST|CS\(3));

-- Location: LCCOMB_X23_Y13_N8
\CONTROLU|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|Equal0~5_combout\ = (\NEWST|CS\(1) & (!\NEWST|CS\(3) & (!\NEWST|CS\(0) & \NEWST|CS\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(1),
	datab => \NEWST|CS\(3),
	datac => \NEWST|CS\(0),
	datad => \NEWST|CS\(2),
	combout => \CONTROLU|Equal0~5_combout\);

-- Location: LCCOMB_X22_Y15_N18
\INSTREG|func_out[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|func_out\(3) = (\CONTROLU|ALUsrcB[0]~0_combout\ & ((\MEM|dataOut\(3)))) # (!\CONTROLU|ALUsrcB[0]~0_combout\ & (\INSTREG|func_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|func_out\(3),
	datac => \MEM|dataOut\(3),
	datad => \CONTROLU|ALUsrcB[0]~0_combout\,
	combout => \INSTREG|func_out\(3));

-- Location: LCCOMB_X22_Y15_N20
\ALUCOMP|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux28~4_combout\ = (!\INSTREG|func_out\(2) & ((\INSTREG|imm_out\(0)) # (\INSTREG|func_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|func_out\(2),
	datac => \INSTREG|imm_out\(0),
	datad => \INSTREG|func_out\(3),
	combout => \ALUCOMP|Mux28~4_combout\);

-- Location: LCCOMB_X23_Y13_N18
\ALUCOMP|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux28~5_combout\ = (\ALUCONTRL|op~0_combout\ & (((\INSTREG|func_out\(2))))) # (!\ALUCONTRL|op~0_combout\ & ((\CONTROLU|ALUop[0]~0_combout\ & ((\INSTREG|func_out\(2)))) # (!\CONTROLU|ALUop[0]~0_combout\ & (\ALUCOMP|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op~0_combout\,
	datab => \ALUCOMP|Mux28~4_combout\,
	datac => \INSTREG|func_out\(2),
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \ALUCOMP|Mux28~5_combout\);

-- Location: LCCOMB_X23_Y13_N10
\ALUCOMP|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux28~6_combout\ = (\CONTROLU|Equal0~5_combout\ & (!\rst~combout\ & \ALUCOMP|Mux28~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLU|Equal0~5_combout\,
	datac => \rst~combout\,
	datad => \ALUCOMP|Mux28~5_combout\,
	combout => \ALUCOMP|Mux28~6_combout\);

-- Location: LCCOMB_X23_Y11_N30
\ALUCOMP|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux31~1_combout\ = (\ALUCOMP|Mux31~0_combout\ & (((\ALUCOMP|LessThan0~62_combout\) # (!\ALUCOMP|Mux28~3_combout\)))) # (!\ALUCOMP|Mux31~0_combout\ & (\ALUCOMP|Add0~43_combout\ & ((\ALUCOMP|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux31~0_combout\,
	datab => \ALUCOMP|Add0~43_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Mux28~3_combout\,
	combout => \ALUCOMP|Mux31~1_combout\);

-- Location: LCCOMB_X23_Y11_N6
\ALUCOMP|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux31~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (((!\MUXA|salida[0]~0_combout\)) # (!\MUXB|Mux31~3_combout\))) # (!\ALUCOMP|Mux28~6_combout\ & (((\ALUCOMP|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux31~3_combout\,
	datab => \ALUCOMP|Mux28~6_combout\,
	datac => \MUXA|salida[0]~0_combout\,
	datad => \ALUCOMP|Mux31~1_combout\,
	combout => \ALUCOMP|Mux31~2_combout\);

-- Location: LCFF_X23_Y11_N3
\regALU|dt_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \ALUCOMP|Mux31~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(0));

-- Location: LCCOMB_X22_Y17_N2
\MUXPC|salida[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[0]~0_combout\ = (\CONTROLU|IorD~1_combout\ & (\regALU|dt_out\(0))) # (!\CONTROLU|IorD~1_combout\ & ((\PROGCOUNT|addr_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regALU|dt_out\(0),
	datac => \CONTROLU|IorD~1_combout\,
	datad => \PROGCOUNT|addr_out\(0),
	combout => \MUXPC|salida[0]~0_combout\);

-- Location: LCCOMB_X25_Y15_N18
\MUXPC|salida[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[3]~3_combout\ = (\CONTROLU|IorD~1_combout\ & (\regALU|dt_out\(3))) # (!\CONTROLU|IorD~1_combout\ & ((\PROGCOUNT|addr_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(3),
	datab => \PROGCOUNT|addr_out\(3),
	datac => \CONTROLU|IorD~1_combout\,
	combout => \MUXPC|salida[3]~3_combout\);

-- Location: LCCOMB_X20_Y18_N8
\MUXPC|salida[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[4]~4_combout\ = (\CONTROLU|IorD~1_combout\ & (\regALU|dt_out\(4))) # (!\CONTROLU|IorD~1_combout\ & ((\PROGCOUNT|addr_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regALU|dt_out\(4),
	datac => \CONTROLU|IorD~1_combout\,
	datad => \PROGCOUNT|addr_out\(4),
	combout => \MUXPC|salida[4]~4_combout\);

-- Location: LCCOMB_X23_Y12_N2
\ALUCOMP|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux26~2_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCOMP|Add0~58_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCONTRL|op[0]~1_combout\,
	combout => \ALUCOMP|Mux26~2_combout\);

-- Location: LCCOMB_X23_Y12_N20
\ALUCOMP|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux26~4_combout\ = (\ALUCOMP|Mux28~6_combout\ & (!\ALUCOMP|Mux26~3_combout\)) # (!\ALUCOMP|Mux28~6_combout\ & ((\ALUCOMP|Mux28~3_combout\ & ((\ALUCOMP|Mux26~2_combout\))) # (!\ALUCOMP|Mux28~3_combout\ & (\ALUCOMP|Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux26~3_combout\,
	datab => \ALUCOMP|Mux28~6_combout\,
	datac => \ALUCOMP|Mux28~3_combout\,
	datad => \ALUCOMP|Mux26~2_combout\,
	combout => \ALUCOMP|Mux26~4_combout\);

-- Location: LCFF_X23_Y12_N29
\regALU|dt_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \ALUCOMP|Mux26~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(5));

-- Location: LCCOMB_X25_Y15_N28
\MUXPC|salida[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[5]~5_combout\ = (\CONTROLU|IorD~1_combout\ & ((\regALU|dt_out\(5)))) # (!\CONTROLU|IorD~1_combout\ & (\PROGCOUNT|addr_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(5),
	datab => \regALU|dt_out\(5),
	datac => \CONTROLU|IorD~1_combout\,
	combout => \MUXPC|salida[5]~5_combout\);

-- Location: LCCOMB_X24_Y18_N22
\MUXPC|salida[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[6]~6_combout\ = (\CONTROLU|IorD~1_combout\ & (\regALU|dt_out\(6))) # (!\CONTROLU|IorD~1_combout\ & ((\PROGCOUNT|addr_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regALU|dt_out\(6),
	datac => \PROGCOUNT|addr_out\(6),
	datad => \CONTROLU|IorD~1_combout\,
	combout => \MUXPC|salida[6]~6_combout\);

-- Location: LCCOMB_X21_Y12_N26
\PROGCOUNT|addr_out[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(7) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(7))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDir~combout\(7),
	datab => \PROGCOUNT|addr_out\(7),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(7));

-- Location: LCFF_X23_Y12_N13
\regALU|dt_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux24~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(7));

-- Location: LCCOMB_X20_Y12_N4
\MUXPC|salida[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[7]~7_combout\ = (\CONTROLU|IorD~1_combout\ & ((\regALU|dt_out\(7)))) # (!\CONTROLU|IorD~1_combout\ & (\PROGCOUNT|addr_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(7),
	datab => \regALU|dt_out\(7),
	datad => \CONTROLU|IorD~1_combout\,
	combout => \MUXPC|salida[7]~7_combout\);

-- Location: LCCOMB_X23_Y15_N4
\PROGCOUNT|addr_out[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(8) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(8))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDir~combout\(8),
	datab => \PROGCOUNT|addr_out\(8),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(8));

-- Location: LCFF_X19_Y14_N17
\REGFILE|MEM~204\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[8]~8_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~204_regout\);

-- Location: LCFF_X18_Y14_N25
\REGFILE|MEM~236\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[8]~8_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~236_regout\);

-- Location: LCCOMB_X18_Y14_N24
\REGFILE|MEM~532\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~532_combout\ = (\INSTREG|r1_out\(0) & (\INSTREG|r1_out\(1))) # (!\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1) & (\REGFILE|MEM~236_regout\)) # (!\INSTREG|r1_out\(1) & ((\REGFILE|MEM~172_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~236_regout\,
	datad => \REGFILE|MEM~172_regout\,
	combout => \REGFILE|MEM~532_combout\);

-- Location: LCCOMB_X19_Y14_N16
\REGFILE|MEM~533\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~533_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~532_combout\ & (\REGFILE|MEM~268_regout\)) # (!\REGFILE|MEM~532_combout\ & ((\REGFILE|MEM~204_regout\))))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~268_regout\,
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~204_regout\,
	datad => \REGFILE|MEM~532_combout\,
	combout => \REGFILE|MEM~533_combout\);

-- Location: LCCOMB_X18_Y16_N16
\REGFILE|MEM~534\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~534_combout\ = (\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1)) # ((\REGFILE|MEM~76_regout\)))) # (!\INSTREG|r1_out\(0) & (!\INSTREG|r1_out\(1) & ((\REGFILE|MEM~44_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~76_regout\,
	datad => \REGFILE|MEM~44_regout\,
	combout => \REGFILE|MEM~534_combout\);

-- Location: LCCOMB_X19_Y15_N14
\REGFILE|MEM~535\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~535_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~534_combout\ & (\REGFILE|MEM~140_regout\)) # (!\REGFILE|MEM~534_combout\ & ((\REGFILE|MEM~108_regout\))))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~140_regout\,
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~108_regout\,
	datad => \REGFILE|MEM~534_combout\,
	combout => \REGFILE|MEM~535_combout\);

-- Location: LCCOMB_X20_Y15_N12
\REGFILE|MEM~536\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~536_combout\ = (\INSTREG|r1_out\(2) & (\REGFILE|MEM~533_combout\)) # (!\INSTREG|r1_out\(2) & ((\REGFILE|MEM~535_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~533_combout\,
	datad => \REGFILE|MEM~535_combout\,
	combout => \REGFILE|MEM~536_combout\);

-- Location: LCFF_X20_Y15_N13
\regA|dt_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(8));

-- Location: LCCOMB_X23_Y15_N12
\MUXA|salida[8]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[8]~24_combout\ = (\rst~combout\ & (((\PROGCOUNT|addr_out\(8))))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & (\regA|dt_out\(8))) # (!\CONTROLU|ALUsrcA~0_combout\ & ((\PROGCOUNT|addr_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \regA|dt_out\(8),
	datac => \PROGCOUNT|addr_out\(8),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[8]~24_combout\);

-- Location: LCCOMB_X23_Y15_N26
\ALUCOMP|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux23~1_combout\ = (\ALUCOMP|Mux23~0_combout\ & (((\ALUCOMP|LessThan0~62_combout\) # (!\ALUCOMP|Mux28~3_combout\)))) # (!\ALUCOMP|Mux23~0_combout\ & (\ALUCOMP|Add0~67_combout\ & (\ALUCOMP|Mux28~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux23~0_combout\,
	datab => \ALUCOMP|Add0~67_combout\,
	datac => \ALUCOMP|Mux28~3_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux23~1_combout\);

-- Location: LCCOMB_X23_Y15_N30
\ALUCOMP|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux23~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (((!\MUXA|salida[8]~24_combout\)) # (!\MUXB|Mux23~3_combout\))) # (!\ALUCOMP|Mux28~6_combout\ & (((\ALUCOMP|Mux23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux23~3_combout\,
	datab => \MUXA|salida[8]~24_combout\,
	datac => \ALUCOMP|Mux28~6_combout\,
	datad => \ALUCOMP|Mux23~1_combout\,
	combout => \ALUCOMP|Mux23~2_combout\);

-- Location: LCFF_X23_Y15_N5
\regALU|dt_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \ALUCOMP|Mux23~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(8));

-- Location: LCCOMB_X24_Y15_N10
\MUXPC|salida[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[8]~8_combout\ = (\CONTROLU|IorD~1_combout\ & ((\regALU|dt_out\(8)))) # (!\CONTROLU|IorD~1_combout\ & (\PROGCOUNT|addr_out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(8),
	datac => \CONTROLU|IorD~1_combout\,
	datad => \regALU|dt_out\(8),
	combout => \MUXPC|salida[8]~8_combout\);

-- Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(9),
	combout => \MemDir~combout\(9));

-- Location: LCCOMB_X22_Y12_N0
\PROGCOUNT|addr_out[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(9) = (GLOBAL(\PCwrite~clkctrl_outclk\) & ((\MemDir~combout\(9)))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & (\PROGCOUNT|addr_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PROGCOUNT|addr_out\(9),
	datac => \MemDir~combout\(9),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(9));

-- Location: LCCOMB_X23_Y12_N28
\MUXPC|salida[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[9]~9_combout\ = (\CONTROLU|IorD~1_combout\ & (\regALU|dt_out\(9))) # (!\CONTROLU|IorD~1_combout\ & ((\PROGCOUNT|addr_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(9),
	datab => \PROGCOUNT|addr_out\(9),
	datad => \CONTROLU|IorD~1_combout\,
	combout => \MUXPC|salida[9]~9_combout\);

-- Location: LCCOMB_X23_Y16_N2
\INSTREG|imm_out[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|imm_out\(10) = (\CONTROLU|ALUsrcB[0]~0_combout\ & ((\MEM|dataOut\(10)))) # (!\CONTROLU|ALUsrcB[0]~0_combout\ & (\INSTREG|imm_out\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|imm_out\(10),
	datac => \CONTROLU|ALUsrcB[0]~0_combout\,
	datad => \MEM|dataOut\(10),
	combout => \INSTREG|imm_out\(10));

-- Location: LCCOMB_X23_Y16_N10
\MUXB|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux21~2_combout\ = (\CONTROLU|ALUsrcB~1_combout\ & ((\rst~combout\ & (\regB|dt_out\(10))) # (!\rst~combout\ & ((\INSTREG|imm_out\(10)))))) # (!\CONTROLU|ALUsrcB~1_combout\ & (\regB|dt_out\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(10),
	datab => \INSTREG|imm_out\(10),
	datac => \CONTROLU|ALUsrcB~1_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux21~2_combout\);

-- Location: LCCOMB_X21_Y14_N30
\MUXB|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux21~3_combout\ = (\MUXB|Mux21~2_combout\ & ((\rst~combout\) # (!\CONTROLU|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLU|Equal0~2_combout\,
	datac => \MUXB|Mux21~2_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux21~3_combout\);

-- Location: LCCOMB_X25_Y14_N16
\ALUCOMP|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux21~0_combout\ = (\ALUCOMP|Mux28~3_combout\ & (((\ALUCONTRL|op[0]~1_combout\)))) # (!\ALUCOMP|Mux28~3_combout\ & ((\MUXA|salida[10]~22_combout\ & ((\MUXB|Mux21~3_combout\) # (\ALUCONTRL|op[0]~1_combout\))) # (!\MUXA|salida[10]~22_combout\ & 
-- (\MUXB|Mux21~3_combout\ & \ALUCONTRL|op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux28~3_combout\,
	datab => \MUXA|salida[10]~22_combout\,
	datac => \MUXB|Mux21~3_combout\,
	datad => \ALUCONTRL|op[0]~1_combout\,
	combout => \ALUCOMP|Mux21~0_combout\);

-- Location: LCCOMB_X25_Y14_N14
\ALUCOMP|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux21~1_combout\ = (\ALUCOMP|Mux28~3_combout\ & ((\ALUCOMP|Mux21~0_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCOMP|Mux21~0_combout\ & (\ALUCOMP|Add0~73_combout\)))) # (!\ALUCOMP|Mux28~3_combout\ & (((\ALUCOMP|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux28~3_combout\,
	datab => \ALUCOMP|Add0~73_combout\,
	datac => \ALUCOMP|Mux21~0_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux21~1_combout\);

-- Location: LCCOMB_X26_Y14_N16
\ALUCOMP|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux21~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (((!\MUXA|salida[10]~22_combout\)) # (!\MUXB|Mux21~3_combout\))) # (!\ALUCOMP|Mux28~6_combout\ & (((\ALUCOMP|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux21~3_combout\,
	datab => \ALUCOMP|Mux28~6_combout\,
	datac => \MUXA|salida[10]~22_combout\,
	datad => \ALUCOMP|Mux21~1_combout\,
	combout => \ALUCOMP|Mux21~2_combout\);

-- Location: LCFF_X26_Y14_N17
\regALU|dt_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux21~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(10));

-- Location: LCCOMB_X19_Y18_N24
\MUXPC|salida[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[10]~10_combout\ = (\CONTROLU|IorD~1_combout\ & ((\regALU|dt_out\(10)))) # (!\CONTROLU|IorD~1_combout\ & (\PROGCOUNT|addr_out\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(10),
	datab => \regALU|dt_out\(10),
	datad => \CONTROLU|IorD~1_combout\,
	combout => \MUXPC|salida[10]~10_combout\);

-- Location: LCFF_X23_Y12_N9
\regALU|dt_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux20~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(11));

-- Location: LCCOMB_X25_Y14_N26
\MUXPC|salida[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[11]~11_combout\ = (\CONTROLU|IorD~1_combout\ & ((\regALU|dt_out\(11)))) # (!\CONTROLU|IorD~1_combout\ & (\PROGCOUNT|addr_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(11),
	datac => \regALU|dt_out\(11),
	datad => \CONTROLU|IorD~1_combout\,
	combout => \MUXPC|salida[11]~11_combout\);

-- Location: LCCOMB_X24_Y16_N24
\MUXPC|salida[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[12]~12_combout\ = (\CONTROLU|IorD~1_combout\ & (\regALU|dt_out\(12))) # (!\CONTROLU|IorD~1_combout\ & ((\PROGCOUNT|addr_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|IorD~1_combout\,
	datab => \regALU|dt_out\(12),
	datad => \PROGCOUNT|addr_out\(12),
	combout => \MUXPC|salida[12]~12_combout\);

-- Location: LCCOMB_X21_Y15_N2
\MUXPC|salida[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[13]~13_combout\ = (\CONTROLU|IorD~1_combout\ & ((\regALU|dt_out\(13)))) # (!\CONTROLU|IorD~1_combout\ & (\PROGCOUNT|addr_out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(13),
	datab => \regALU|dt_out\(13),
	datad => \CONTROLU|IorD~1_combout\,
	combout => \MUXPC|salida[13]~13_combout\);

-- Location: LCCOMB_X23_Y13_N4
\ALUCOMP|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux17~1_combout\ = (\ALUCOMP|Mux17~0_combout\ & (((\ALUCOMP|LessThan0~62_combout\)) # (!\ALUCOMP|Mux28~3_combout\))) # (!\ALUCOMP|Mux17~0_combout\ & (\ALUCOMP|Mux28~3_combout\ & ((\ALUCOMP|Add0~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux17~0_combout\,
	datab => \ALUCOMP|Mux28~3_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Add0~82_combout\,
	combout => \ALUCOMP|Mux17~1_combout\);

-- Location: LCCOMB_X23_Y13_N26
\ALUCOMP|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux17~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (((!\MUXA|salida[14]~18_combout\)) # (!\MUXB|Mux17~0_combout\))) # (!\ALUCOMP|Mux28~6_combout\ & (((\ALUCOMP|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux17~0_combout\,
	datab => \MUXA|salida[14]~18_combout\,
	datac => \ALUCOMP|Mux17~1_combout\,
	datad => \ALUCOMP|Mux28~6_combout\,
	combout => \ALUCOMP|Mux17~2_combout\);

-- Location: LCFF_X23_Y13_N27
\regALU|dt_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux17~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(14));

-- Location: LCCOMB_X20_Y13_N28
\MUXPC|salida[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[14]~14_combout\ = (\CONTROLU|IorD~1_combout\ & (\regALU|dt_out\(14))) # (!\CONTROLU|IorD~1_combout\ & ((\PROGCOUNT|addr_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|IorD~1_combout\,
	datab => \regALU|dt_out\(14),
	datad => \PROGCOUNT|addr_out\(14),
	combout => \MUXPC|salida[14]~14_combout\);

-- Location: LCCOMB_X23_Y12_N14
\ALUCOMP|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux16~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCOMP|Add0~84_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCONTRL|op[0]~1_combout\,
	combout => \ALUCOMP|Mux16~0_combout\);

-- Location: LCCOMB_X23_Y12_N24
\ALUCOMP|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux16~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (!\ALUCOMP|Mux16~1_combout\)) # (!\ALUCOMP|Mux28~6_combout\ & ((\ALUCOMP|Mux28~3_combout\ & ((\ALUCOMP|Mux16~0_combout\))) # (!\ALUCOMP|Mux28~3_combout\ & (\ALUCOMP|Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux16~1_combout\,
	datab => \ALUCOMP|Mux28~3_combout\,
	datac => \ALUCOMP|Mux16~0_combout\,
	datad => \ALUCOMP|Mux28~6_combout\,
	combout => \ALUCOMP|Mux16~2_combout\);

-- Location: LCFF_X23_Y12_N25
\regALU|dt_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(15));

-- Location: LCCOMB_X21_Y15_N6
\PROGCOUNT|addr_out[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(15) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(15))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDir~combout\(15),
	datac => \PROGCOUNT|addr_out\(15),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(15));

-- Location: LCCOMB_X21_Y15_N26
\MUXPC|salida[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[15]~15_combout\ = (\CONTROLU|IorD~1_combout\ & (\regALU|dt_out\(15))) # (!\CONTROLU|IorD~1_combout\ & ((\PROGCOUNT|addr_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(15),
	datab => \CONTROLU|IorD~1_combout\,
	datad => \PROGCOUNT|addr_out\(15),
	combout => \MUXPC|salida[15]~15_combout\);

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(16),
	combout => \MemDir~combout\(16));

-- Location: LCCOMB_X21_Y13_N26
\PROGCOUNT|addr_out[16]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(16) = (GLOBAL(\PCwrite~clkctrl_outclk\) & ((\MemDir~combout\(16)))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & (\PROGCOUNT|addr_out\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PROGCOUNT|addr_out\(16),
	datac => \MemDir~combout\(16),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(16));

-- Location: LCFF_X18_Y19_N17
\REGFILE|MEM~212\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[16]~16_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~212_regout\);

-- Location: LCCOMB_X18_Y19_N10
\REGFILE|MEM~180feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~180feeder_combout\ = \MUXMemReg|salida[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUXMemReg|salida[16]~16_combout\,
	combout => \REGFILE|MEM~180feeder_combout\);

-- Location: LCFF_X18_Y19_N11
\REGFILE|MEM~180\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~180feeder_combout\,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~180_regout\);

-- Location: LCCOMB_X19_Y19_N6
\REGFILE|MEM~452\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~452_combout\ = (\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0)) # ((\REGFILE|MEM~244_regout\)))) # (!\INSTREG|r1_out\(1) & (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~180_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~244_regout\,
	datad => \REGFILE|MEM~180_regout\,
	combout => \REGFILE|MEM~452_combout\);

-- Location: LCCOMB_X18_Y19_N16
\REGFILE|MEM~453\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~453_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~452_combout\ & (\REGFILE|MEM~276_regout\)) # (!\REGFILE|MEM~452_combout\ & ((\REGFILE|MEM~212_regout\))))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \REGFILE|MEM~276_regout\,
	datac => \REGFILE|MEM~212_regout\,
	datad => \REGFILE|MEM~452_combout\,
	combout => \REGFILE|MEM~453_combout\);

-- Location: LCFF_X19_Y16_N21
\REGFILE|MEM~52\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[16]~16_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~52_regout\);

-- Location: LCFF_X20_Y16_N1
\REGFILE|MEM~84\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[16]~16_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~84_regout\);

-- Location: LCCOMB_X20_Y16_N0
\REGFILE|MEM~454\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~454_combout\ = (\INSTREG|r1_out\(1) & (((\INSTREG|r1_out\(0))))) # (!\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0) & ((\REGFILE|MEM~84_regout\))) # (!\INSTREG|r1_out\(0) & (\REGFILE|MEM~52_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \REGFILE|MEM~52_regout\,
	datac => \REGFILE|MEM~84_regout\,
	datad => \INSTREG|r1_out\(0),
	combout => \REGFILE|MEM~454_combout\);

-- Location: LCCOMB_X19_Y18_N28
\REGFILE|MEM~455\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~455_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~454_combout\ & (\REGFILE|MEM~148_regout\)) # (!\REGFILE|MEM~454_combout\ & ((\REGFILE|MEM~116_regout\))))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \REGFILE|MEM~148_regout\,
	datac => \REGFILE|MEM~116_regout\,
	datad => \REGFILE|MEM~454_combout\,
	combout => \REGFILE|MEM~455_combout\);

-- Location: LCCOMB_X19_Y18_N16
\REGFILE|MEM~456\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~456_combout\ = (\INSTREG|r1_out\(2) & (\REGFILE|MEM~453_combout\)) # (!\INSTREG|r1_out\(2) & ((\REGFILE|MEM~455_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~453_combout\,
	datad => \REGFILE|MEM~455_combout\,
	combout => \REGFILE|MEM~456_combout\);

-- Location: LCFF_X19_Y18_N17
\regA|dt_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(16));

-- Location: LCCOMB_X21_Y13_N12
\MUXA|salida[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[16]~16_combout\ = (\rst~combout\ & (\PROGCOUNT|addr_out\(16))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & ((\regA|dt_out\(16)))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \PROGCOUNT|addr_out\(16),
	datac => \CONTROLU|ALUsrcA~0_combout\,
	datad => \regA|dt_out\(16),
	combout => \MUXA|salida[16]~16_combout\);

-- Location: LCCOMB_X23_Y13_N14
\ALUCOMP|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux15~1_combout\ = (\ALUCOMP|Mux15~0_combout\ & (((\ALUCOMP|LessThan0~62_combout\) # (!\ALUCOMP|Mux28~3_combout\)))) # (!\ALUCOMP|Mux15~0_combout\ & (\ALUCOMP|Add0~86_combout\ & ((\ALUCOMP|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux15~0_combout\,
	datab => \ALUCOMP|Add0~86_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Mux28~3_combout\,
	combout => \ALUCOMP|Mux15~1_combout\);

-- Location: LCCOMB_X23_Y13_N2
\ALUCOMP|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux15~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (((!\MUXA|salida[16]~16_combout\)) # (!\MUXB|Mux15~0_combout\))) # (!\ALUCOMP|Mux28~6_combout\ & (((\ALUCOMP|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux15~0_combout\,
	datab => \MUXA|salida[16]~16_combout\,
	datac => \ALUCOMP|Mux15~1_combout\,
	datad => \ALUCOMP|Mux28~6_combout\,
	combout => \ALUCOMP|Mux15~2_combout\);

-- Location: LCFF_X23_Y13_N3
\regALU|dt_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux15~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(16));

-- Location: LCCOMB_X20_Y13_N30
\MUXPC|salida[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[16]~16_combout\ = (\CONTROLU|IorD~1_combout\ & ((\regALU|dt_out\(16)))) # (!\CONTROLU|IorD~1_combout\ & (\PROGCOUNT|addr_out\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|IorD~1_combout\,
	datac => \PROGCOUNT|addr_out\(16),
	datad => \regALU|dt_out\(16),
	combout => \MUXPC|salida[16]~16_combout\);

-- Location: LCCOMB_X20_Y19_N22
\MUXPC|salida[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[17]~17_combout\ = (\CONTROLU|IorD~1_combout\ & ((\regALU|dt_out\(17)))) # (!\CONTROLU|IorD~1_combout\ & (\PROGCOUNT|addr_out\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(17),
	datab => \regALU|dt_out\(17),
	datac => \CONTROLU|IorD~1_combout\,
	combout => \MUXPC|salida[17]~17_combout\);

-- Location: LCFF_X18_Y19_N21
\REGFILE|MEM~214\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[18]~18_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~214_regout\);

-- Location: LCCOMB_X18_Y19_N20
\REGFILE|MEM~433\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~433_combout\ = (\REGFILE|MEM~432_combout\ & (((\REGFILE|MEM~278_regout\)) # (!\INSTREG|r1_out\(0)))) # (!\REGFILE|MEM~432_combout\ & (\INSTREG|r1_out\(0) & (\REGFILE|MEM~214_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~432_combout\,
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~214_regout\,
	datad => \REGFILE|MEM~278_regout\,
	combout => \REGFILE|MEM~433_combout\);

-- Location: LCFF_X15_Y16_N5
\REGFILE|MEM~118\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[18]~18_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~118_regout\);

-- Location: LCFF_X15_Y16_N31
\REGFILE|MEM~86\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[18]~18_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~86_regout\);

-- Location: LCCOMB_X15_Y16_N30
\REGFILE|MEM~434\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~434_combout\ = (\INSTREG|r1_out\(1) & (((\INSTREG|r1_out\(0))))) # (!\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0) & ((\REGFILE|MEM~86_regout\))) # (!\INSTREG|r1_out\(0) & (\REGFILE|MEM~54_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~54_regout\,
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~86_regout\,
	datad => \INSTREG|r1_out\(0),
	combout => \REGFILE|MEM~434_combout\);

-- Location: LCCOMB_X15_Y16_N4
\REGFILE|MEM~435\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~435_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~434_combout\ & (\REGFILE|MEM~150_regout\)) # (!\REGFILE|MEM~434_combout\ & ((\REGFILE|MEM~118_regout\))))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~434_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~150_regout\,
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~118_regout\,
	datad => \REGFILE|MEM~434_combout\,
	combout => \REGFILE|MEM~435_combout\);

-- Location: LCCOMB_X16_Y19_N22
\REGFILE|MEM~436\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~436_combout\ = (\INSTREG|r1_out\(2) & (\REGFILE|MEM~433_combout\)) # (!\INSTREG|r1_out\(2) & ((\REGFILE|MEM~435_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~433_combout\,
	datad => \REGFILE|MEM~435_combout\,
	combout => \REGFILE|MEM~436_combout\);

-- Location: LCFF_X16_Y19_N23
\regA|dt_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(18));

-- Location: LCCOMB_X21_Y13_N30
\MUXA|salida[18]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[18]~14_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & (\PROGCOUNT|addr_out\(18))) # (!\rst~combout\ & ((\regA|dt_out\(18)))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(18),
	datab => \CONTROLU|ALUsrcA~0_combout\,
	datac => \regA|dt_out\(18),
	datad => \rst~combout\,
	combout => \MUXA|salida[18]~14_combout\);

-- Location: LCCOMB_X23_Y13_N20
\ALUCOMP|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux13~1_combout\ = (\ALUCOMP|Mux13~0_combout\ & (((\ALUCOMP|LessThan0~62_combout\)) # (!\ALUCOMP|Mux28~3_combout\))) # (!\ALUCOMP|Mux13~0_combout\ & (\ALUCOMP|Mux28~3_combout\ & ((\ALUCOMP|Add0~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux13~0_combout\,
	datab => \ALUCOMP|Mux28~3_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Add0~90_combout\,
	combout => \ALUCOMP|Mux13~1_combout\);

-- Location: LCCOMB_X23_Y13_N0
\ALUCOMP|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux13~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (((!\MUXA|salida[18]~14_combout\)) # (!\MUXB|Mux13~0_combout\))) # (!\ALUCOMP|Mux28~6_combout\ & (((\ALUCOMP|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux13~0_combout\,
	datab => \MUXA|salida[18]~14_combout\,
	datac => \ALUCOMP|Mux13~1_combout\,
	datad => \ALUCOMP|Mux28~6_combout\,
	combout => \ALUCOMP|Mux13~2_combout\);

-- Location: LCFF_X23_Y13_N1
\regALU|dt_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(18));

-- Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(18),
	combout => \MemDir~combout\(18));

-- Location: LCCOMB_X21_Y13_N16
\PROGCOUNT|addr_out[18]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(18) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(18))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDir~combout\(18),
	datac => \PROGCOUNT|addr_out\(18),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(18));

-- Location: LCCOMB_X20_Y13_N2
\MUXPC|salida[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[18]~18_combout\ = (\CONTROLU|IorD~1_combout\ & (\regALU|dt_out\(18))) # (!\CONTROLU|IorD~1_combout\ & ((\PROGCOUNT|addr_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|IorD~1_combout\,
	datab => \regALU|dt_out\(18),
	datac => \PROGCOUNT|addr_out\(18),
	combout => \MUXPC|salida[18]~18_combout\);

-- Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(19),
	combout => \MemDir~combout\(19));

-- Location: LCCOMB_X21_Y15_N28
\PROGCOUNT|addr_out[19]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(19) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(19))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDir~combout\(19),
	datac => \PROGCOUNT|addr_out\(19),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(19));

-- Location: LCCOMB_X20_Y13_N8
\MUXPC|salida[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[19]~19_combout\ = (\CONTROLU|IorD~1_combout\ & (\regALU|dt_out\(19))) # (!\CONTROLU|IorD~1_combout\ & ((\PROGCOUNT|addr_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|IorD~1_combout\,
	datab => \regALU|dt_out\(19),
	datad => \PROGCOUNT|addr_out\(19),
	combout => \MUXPC|salida[19]~19_combout\);

-- Location: LCCOMB_X27_Y13_N0
\ALUCOMP|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux11~1_combout\ = (\ALUCOMP|Mux11~0_combout\ & (((\ALUCOMP|LessThan0~62_combout\)) # (!\ALUCOMP|Mux28~3_combout\))) # (!\ALUCOMP|Mux11~0_combout\ & (\ALUCOMP|Mux28~3_combout\ & (\ALUCOMP|Add0~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux11~0_combout\,
	datab => \ALUCOMP|Mux28~3_combout\,
	datac => \ALUCOMP|Add0~94_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux11~1_combout\);

-- Location: LCCOMB_X27_Y13_N30
\ALUCOMP|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux11~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (((!\MUXA|salida[20]~12_combout\)) # (!\MUXB|Mux11~0_combout\))) # (!\ALUCOMP|Mux28~6_combout\ & (((\ALUCOMP|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux28~6_combout\,
	datab => \MUXB|Mux11~0_combout\,
	datac => \MUXA|salida[20]~12_combout\,
	datad => \ALUCOMP|Mux11~1_combout\,
	combout => \ALUCOMP|Mux11~2_combout\);

-- Location: LCFF_X27_Y13_N31
\regALU|dt_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux11~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(20));

-- Location: LCCOMB_X20_Y17_N8
\MUXPC|salida[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[20]~20_combout\ = (\CONTROLU|IorD~1_combout\ & (\regALU|dt_out\(20))) # (!\CONTROLU|IorD~1_combout\ & ((\PROGCOUNT|addr_out\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(20),
	datab => \CONTROLU|IorD~1_combout\,
	datad => \PROGCOUNT|addr_out\(20),
	combout => \MUXPC|salida[20]~20_combout\);

-- Location: LCFF_X25_Y13_N5
\regALU|dt_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(21));

-- Location: LCCOMB_X19_Y12_N0
\MUXPC|salida[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[21]~21_combout\ = (\CONTROLU|IorD~1_combout\ & (\regALU|dt_out\(21))) # (!\CONTROLU|IorD~1_combout\ & ((\PROGCOUNT|addr_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(21),
	datab => \PROGCOUNT|addr_out\(21),
	datad => \CONTROLU|IorD~1_combout\,
	combout => \MUXPC|salida[21]~21_combout\);

-- Location: LCCOMB_X20_Y12_N28
\MUXPC|salida[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[22]~22_combout\ = (\CONTROLU|IorD~1_combout\ & (\regALU|dt_out\(22))) # (!\CONTROLU|IorD~1_combout\ & ((\PROGCOUNT|addr_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(22),
	datab => \PROGCOUNT|addr_out\(22),
	datad => \CONTROLU|IorD~1_combout\,
	combout => \MUXPC|salida[22]~22_combout\);

-- Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(23),
	combout => \MemDir~combout\(23));

-- Location: LCCOMB_X21_Y14_N6
\PROGCOUNT|addr_out[23]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(23) = (GLOBAL(\PCwrite~clkctrl_outclk\) & ((\MemDir~combout\(23)))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & (\PROGCOUNT|addr_out\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(23),
	datab => \MemDir~combout\(23),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(23));

-- Location: LCFF_X24_Y13_N29
\regALU|dt_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(23));

-- Location: LCCOMB_X21_Y14_N18
\MUXPC|salida[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[23]~23_combout\ = (\CONTROLU|IorD~1_combout\ & ((\regALU|dt_out\(23)))) # (!\CONTROLU|IorD~1_combout\ & (\PROGCOUNT|addr_out\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(23),
	datab => \regALU|dt_out\(23),
	datad => \CONTROLU|IorD~1_combout\,
	combout => \MUXPC|salida[23]~23_combout\);

-- Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(24),
	combout => \MemDir~combout\(24));

-- Location: LCCOMB_X21_Y16_N16
\PROGCOUNT|addr_out[24]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(24) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(24))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDir~combout\(24),
	datac => \PROGCOUNT|addr_out\(24),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(24));

-- Location: LCCOMB_X20_Y19_N24
\MUXPC|salida[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[24]~24_combout\ = (\CONTROLU|IorD~1_combout\ & ((\regALU|dt_out\(24)))) # (!\CONTROLU|IorD~1_combout\ & (\PROGCOUNT|addr_out\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(24),
	datab => \regALU|dt_out\(24),
	datac => \CONTROLU|IorD~1_combout\,
	combout => \MUXPC|salida[24]~24_combout\);

-- Location: LCCOMB_X22_Y12_N22
\ALUCOMP|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux6~1_combout\ = (\MUXB|Mux6~0_combout\ & ((\MUXA|salida[25]~7_combout\) # ((\ALUCONTRL|op[0]~1_combout\ & !\ALUCOMP|Mux28~6_combout\)))) # (!\MUXB|Mux6~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & (!\ALUCOMP|Mux28~6_combout\ & 
-- \MUXA|salida[25]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \ALUCOMP|Mux28~6_combout\,
	datac => \MUXB|Mux6~0_combout\,
	datad => \MUXA|salida[25]~7_combout\,
	combout => \ALUCOMP|Mux6~1_combout\);

-- Location: LCCOMB_X24_Y12_N12
\ALUCOMP|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux6~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|Add0~104_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux6~0_combout\);

-- Location: LCCOMB_X24_Y12_N10
\ALUCOMP|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux6~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (!\ALUCOMP|Mux6~1_combout\)) # (!\ALUCOMP|Mux28~6_combout\ & ((\ALUCOMP|Mux28~3_combout\ & ((\ALUCOMP|Mux6~0_combout\))) # (!\ALUCOMP|Mux28~3_combout\ & (\ALUCOMP|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux28~6_combout\,
	datab => \ALUCOMP|Mux6~1_combout\,
	datac => \ALUCOMP|Mux28~3_combout\,
	datad => \ALUCOMP|Mux6~0_combout\,
	combout => \ALUCOMP|Mux6~2_combout\);

-- Location: LCFF_X24_Y12_N11
\regALU|dt_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(25));

-- Location: LCCOMB_X21_Y13_N18
\MUXPC|salida[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[25]~25_combout\ = (\CONTROLU|IorD~1_combout\ & ((\regALU|dt_out\(25)))) # (!\CONTROLU|IorD~1_combout\ & (\PROGCOUNT|addr_out\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PROGCOUNT|addr_out\(25),
	datac => \CONTROLU|IorD~1_combout\,
	datad => \regALU|dt_out\(25),
	combout => \MUXPC|salida[25]~25_combout\);

-- Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(26),
	combout => \MemDir~combout\(26));

-- Location: LCCOMB_X21_Y13_N20
\PROGCOUNT|addr_out[26]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(26) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(26))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDir~combout\(26),
	datac => \PROGCOUNT|addr_out\(26),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(26));

-- Location: LCCOMB_X25_Y13_N0
\MUXPC|salida[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[26]~26_combout\ = (\CONTROLU|IorD~1_combout\ & (\regALU|dt_out\(26))) # (!\CONTROLU|IorD~1_combout\ & ((\PROGCOUNT|addr_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|IorD~1_combout\,
	datab => \regALU|dt_out\(26),
	datad => \PROGCOUNT|addr_out\(26),
	combout => \MUXPC|salida[26]~26_combout\);

-- Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(27),
	combout => \MemDir~combout\(27));

-- Location: LCCOMB_X19_Y13_N20
\PROGCOUNT|addr_out[27]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(27) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(27))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDir~combout\(27),
	datac => \PROGCOUNT|addr_out\(27),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(27));

-- Location: LCCOMB_X19_Y13_N2
\MUXPC|salida[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[27]~27_combout\ = (\CONTROLU|IorD~1_combout\ & ((\regALU|dt_out\(27)))) # (!\CONTROLU|IorD~1_combout\ & (\PROGCOUNT|addr_out\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(27),
	datab => \regALU|dt_out\(27),
	datad => \CONTROLU|IorD~1_combout\,
	combout => \MUXPC|salida[27]~27_combout\);

-- Location: LCCOMB_X15_Y13_N24
\MUXPC|salida[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[28]~28_combout\ = (\CONTROLU|IorD~1_combout\ & ((\regALU|dt_out\(28)))) # (!\CONTROLU|IorD~1_combout\ & (\PROGCOUNT|addr_out\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PROGCOUNT|addr_out\(28),
	datac => \CONTROLU|IorD~1_combout\,
	datad => \regALU|dt_out\(28),
	combout => \MUXPC|salida[28]~28_combout\);

-- Location: LCFF_X25_Y13_N3
\regALU|dt_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(29));

-- Location: LCCOMB_X20_Y13_N10
\MUXPC|salida[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[29]~29_combout\ = (\CONTROLU|IorD~1_combout\ & ((\regALU|dt_out\(29)))) # (!\CONTROLU|IorD~1_combout\ & (\PROGCOUNT|addr_out\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|IorD~1_combout\,
	datab => \PROGCOUNT|addr_out\(29),
	datac => \regALU|dt_out\(29),
	combout => \MUXPC|salida[29]~29_combout\);

-- Location: LCCOMB_X27_Y13_N18
\ALUCOMP|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux1~1_combout\ = (\ALUCOMP|Mux1~0_combout\ & (((\ALUCOMP|LessThan0~62_combout\)) # (!\ALUCOMP|Mux28~3_combout\))) # (!\ALUCOMP|Mux1~0_combout\ & (\ALUCOMP|Mux28~3_combout\ & (\ALUCOMP|Add0~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux1~0_combout\,
	datab => \ALUCOMP|Mux28~3_combout\,
	datac => \ALUCOMP|Add0~114_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux1~1_combout\);

-- Location: LCCOMB_X27_Y13_N14
\ALUCOMP|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux1~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (((!\MUXB|Mux1~0_combout\)) # (!\MUXA|salida[30]~2_combout\))) # (!\ALUCOMP|Mux28~6_combout\ & (((\ALUCOMP|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[30]~2_combout\,
	datab => \ALUCOMP|Mux28~6_combout\,
	datac => \MUXB|Mux1~0_combout\,
	datad => \ALUCOMP|Mux1~1_combout\,
	combout => \ALUCOMP|Mux1~2_combout\);

-- Location: LCFF_X27_Y13_N15
\regALU|dt_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(30));

-- Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(30),
	combout => \MemDir~combout\(30));

-- Location: LCCOMB_X27_Y13_N16
\PROGCOUNT|addr_out[30]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(30) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(30))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDir~combout\(30),
	datac => \PROGCOUNT|addr_out\(30),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(30));

-- Location: LCCOMB_X27_Y13_N10
\MUXPC|salida[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[30]~30_combout\ = (\CONTROLU|IorD~1_combout\ & (\regALU|dt_out\(30))) # (!\CONTROLU|IorD~1_combout\ & ((\PROGCOUNT|addr_out\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(30),
	datac => \PROGCOUNT|addr_out\(30),
	datad => \CONTROLU|IorD~1_combout\,
	combout => \MUXPC|salida[30]~30_combout\);

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MemDir[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MemDir(31),
	combout => \MemDir~combout\(31));

-- Location: LCCOMB_X18_Y13_N20
\PROGCOUNT|addr_out[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \PROGCOUNT|addr_out\(31) = (GLOBAL(\PCwrite~clkctrl_outclk\) & (\MemDir~combout\(31))) # (!GLOBAL(\PCwrite~clkctrl_outclk\) & ((\PROGCOUNT|addr_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemDir~combout\(31),
	datac => \PROGCOUNT|addr_out\(31),
	datad => \PCwrite~clkctrl_outclk\,
	combout => \PROGCOUNT|addr_out\(31));

-- Location: LCCOMB_X16_Y13_N18
\MUXPC|salida[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[31]~31_combout\ = (\CONTROLU|IorD~1_combout\ & ((\regALU|dt_out\(31)))) # (!\CONTROLU|IorD~1_combout\ & (\PROGCOUNT|addr_out\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PROGCOUNT|addr_out\(31),
	datac => \regALU|dt_out\(31),
	datad => \CONTROLU|IorD~1_combout\,
	combout => \MUXPC|salida[31]~31_combout\);

-- Location: LCCOMB_X23_Y14_N4
\CONTROLU|MemRd\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|MemRd~combout\ = LCELL((\CONTROLU|nxt_st[1]~4_combout\ & (\CONTROLU|Equal0~0_combout\)) # (!\CONTROLU|nxt_st[1]~4_combout\ & ((!\rst~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~0_combout\,
	datac => \CONTROLU|nxt_st[1]~4_combout\,
	datad => \rst~combout\,
	combout => \CONTROLU|MemRd~combout\);

-- Location: CLKCTRL_G5
\CONTROLU|MemRd~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CONTROLU|MemRd~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CONTROLU|MemRd~clkctrl_outclk\);

-- Location: LCFF_X25_Y20_N21
\MDR|dt_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(5));

-- Location: LCCOMB_X25_Y20_N20
\MUXMemReg|salida[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[5]~5_combout\ = (\rst~combout\ & (\regALU|dt_out\(5))) # (!\rst~combout\ & ((\CONTROLU|Equal0~8_combout\ & ((\MDR|dt_out\(5)))) # (!\CONTROLU|Equal0~8_combout\ & (\regALU|dt_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \regALU|dt_out\(5),
	datac => \MDR|dt_out\(5),
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \MUXMemReg|salida[5]~5_combout\);

-- Location: LCFF_X20_Y14_N11
\REGFILE|MEM~169\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[5]~5_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~169_regout\);

-- Location: LCCOMB_X20_Y14_N10
\REGFILE|MEM~567\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~567_combout\ = (\INSTREG|r2_out\(0) & (((\INSTREG|r2_out\(1))))) # (!\INSTREG|r2_out\(0) & ((\INSTREG|r2_out\(1) & (\REGFILE|MEM~233_regout\)) # (!\INSTREG|r2_out\(1) & ((\REGFILE|MEM~169_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~233_regout\,
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~169_regout\,
	datad => \INSTREG|r2_out\(1),
	combout => \REGFILE|MEM~567_combout\);

-- Location: LCFF_X19_Y14_N31
\REGFILE|MEM~265\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[5]~5_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~265_regout\);

-- Location: LCFF_X19_Y14_N1
\REGFILE|MEM~201\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[5]~5_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~201_regout\);

-- Location: LCCOMB_X20_Y14_N8
\REGFILE|MEM~568\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~568_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~567_combout\ & (\REGFILE|MEM~265_regout\)) # (!\REGFILE|MEM~567_combout\ & ((\REGFILE|MEM~201_regout\))))) # (!\INSTREG|r2_out\(0) & (\REGFILE|MEM~567_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \REGFILE|MEM~567_combout\,
	datac => \REGFILE|MEM~265_regout\,
	datad => \REGFILE|MEM~201_regout\,
	combout => \REGFILE|MEM~568_combout\);

-- Location: LCFF_X19_Y15_N3
\REGFILE|MEM~137\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[5]~5_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~137_regout\);

-- Location: LCFF_X18_Y15_N15
\REGFILE|MEM~41\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[5]~5_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~41_regout\);

-- Location: LCFF_X18_Y15_N1
\REGFILE|MEM~73\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[5]~5_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~73_regout\);

-- Location: LCCOMB_X18_Y15_N14
\REGFILE|MEM~569\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~569_combout\ = (\INSTREG|r2_out\(1) & (\INSTREG|r2_out\(0))) # (!\INSTREG|r2_out\(1) & ((\INSTREG|r2_out\(0) & ((\REGFILE|MEM~73_regout\))) # (!\INSTREG|r2_out\(0) & (\REGFILE|MEM~41_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(1),
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~41_regout\,
	datad => \REGFILE|MEM~73_regout\,
	combout => \REGFILE|MEM~569_combout\);

-- Location: LCCOMB_X19_Y15_N2
\REGFILE|MEM~570\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~570_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~569_combout\ & ((\REGFILE|MEM~137_regout\))) # (!\REGFILE|MEM~569_combout\ & (\REGFILE|MEM~105_regout\)))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~105_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~137_regout\,
	datad => \REGFILE|MEM~569_combout\,
	combout => \REGFILE|MEM~570_combout\);

-- Location: LCCOMB_X20_Y17_N30
\REGFILE|MEM~571\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~571_combout\ = (\INSTREG|r2_out\(2) & (\REGFILE|MEM~568_combout\)) # (!\INSTREG|r2_out\(2) & ((\REGFILE|MEM~570_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~568_combout\,
	datad => \REGFILE|MEM~570_combout\,
	combout => \REGFILE|MEM~571_combout\);

-- Location: LCFF_X20_Y17_N31
\regB|dt_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(5));

-- Location: LCFF_X23_Y20_N31
\MEM|MEM~137\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(5),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~137_regout\);

-- Location: LCFF_X23_Y18_N31
\MEM|MEM~105\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(5),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~105_regout\);

-- Location: LCFF_X23_Y21_N19
\MEM|MEM~73\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(5),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~73_regout\);

-- Location: LCCOMB_X23_Y21_N18
\MEM|MEM~319\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~319_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~73_regout\))) # (!\MUXPC|salida[0]~0_combout\ & (!\MEM|MEM~41_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~41_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~73_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~319_combout\);

-- Location: LCCOMB_X23_Y18_N30
\MEM|MEM~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~320_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~319_combout\ & (\MEM|MEM~137_regout\)) # (!\MEM|MEM~319_combout\ & ((\MEM|MEM~105_regout\))))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~137_regout\,
	datac => \MEM|MEM~105_regout\,
	datad => \MEM|MEM~319_combout\,
	combout => \MEM|MEM~320_combout\);

-- Location: LCCOMB_X24_Y20_N0
\MEM|MEM~321\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~321_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~318_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~320_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~318_combout\,
	datab => \MUXPC|salida[2]~2_combout\,
	datac => \MEM|MEM~320_combout\,
	combout => \MEM|MEM~321_combout\);

-- Location: LCFF_X24_Y20_N1
\MEM|dataOut[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(5));

-- Location: LCFF_X18_Y15_N7
\REGFILE|MEM~42\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[6]~6_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~42_regout\);

-- Location: LCCOMB_X18_Y15_N6
\REGFILE|MEM~559\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~559_combout\ = (\INSTREG|r2_out\(1) & (((\INSTREG|r2_out\(0))))) # (!\INSTREG|r2_out\(1) & ((\INSTREG|r2_out\(0) & (\REGFILE|MEM~74_regout\)) # (!\INSTREG|r2_out\(0) & ((\REGFILE|MEM~42_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~74_regout\,
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~42_regout\,
	datad => \INSTREG|r2_out\(0),
	combout => \REGFILE|MEM~559_combout\);

-- Location: LCCOMB_X23_Y15_N20
\REGFILE|MEM~560\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~560_combout\ = (\INSTREG|r2_out\(1) & ((\REGFILE|MEM~559_combout\ & (\REGFILE|MEM~138_regout\)) # (!\REGFILE|MEM~559_combout\ & ((\REGFILE|MEM~106_regout\))))) # (!\INSTREG|r2_out\(1) & (((\REGFILE|MEM~559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~138_regout\,
	datab => \REGFILE|MEM~106_regout\,
	datac => \INSTREG|r2_out\(1),
	datad => \REGFILE|MEM~559_combout\,
	combout => \REGFILE|MEM~560_combout\);

-- Location: LCCOMB_X18_Y14_N14
\REGFILE|MEM~557\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~557_combout\ = (\INSTREG|r2_out\(0) & (\INSTREG|r2_out\(1))) # (!\INSTREG|r2_out\(0) & ((\INSTREG|r2_out\(1) & ((\REGFILE|MEM~234_regout\))) # (!\INSTREG|r2_out\(1) & (\REGFILE|MEM~170_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(0),
	datab => \INSTREG|r2_out\(1),
	datac => \REGFILE|MEM~170_regout\,
	datad => \REGFILE|MEM~234_regout\,
	combout => \REGFILE|MEM~557_combout\);

-- Location: LCCOMB_X19_Y14_N18
\REGFILE|MEM~558\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~558_combout\ = (\INSTREG|r2_out\(0) & ((\REGFILE|MEM~557_combout\ & ((\REGFILE|MEM~266_regout\))) # (!\REGFILE|MEM~557_combout\ & (\REGFILE|MEM~202_regout\)))) # (!\INSTREG|r2_out\(0) & (((\REGFILE|MEM~557_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~202_regout\,
	datab => \INSTREG|r2_out\(0),
	datac => \REGFILE|MEM~266_regout\,
	datad => \REGFILE|MEM~557_combout\,
	combout => \REGFILE|MEM~558_combout\);

-- Location: LCCOMB_X23_Y15_N0
\REGFILE|MEM~561\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~561_combout\ = (\INSTREG|r2_out\(2) & ((\REGFILE|MEM~558_combout\))) # (!\INSTREG|r2_out\(2) & (\REGFILE|MEM~560_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(2),
	datac => \REGFILE|MEM~560_combout\,
	datad => \REGFILE|MEM~558_combout\,
	combout => \REGFILE|MEM~561_combout\);

-- Location: LCFF_X23_Y15_N1
\regB|dt_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(6));

-- Location: LCCOMB_X23_Y20_N4
\MEM|MEM~138feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~138feeder_combout\ = \regB|dt_out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(6),
	combout => \MEM|MEM~138feeder_combout\);

-- Location: LCFF_X23_Y20_N5
\MEM|MEM~138\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~138feeder_combout\,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~138_regout\);

-- Location: LCFF_X24_Y21_N21
\MEM|MEM~106\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(6),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~106_regout\);

-- Location: LCCOMB_X23_Y19_N0
\MEM|MEM~325\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~325_combout\ = (\MEM|MEM~324_combout\ & ((\MEM|MEM~138_regout\) # ((!\MUXPC|salida[1]~1_combout\)))) # (!\MEM|MEM~324_combout\ & (((\MEM|MEM~106_regout\ & \MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~324_combout\,
	datab => \MEM|MEM~138_regout\,
	datac => \MEM|MEM~106_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~325_combout\);

-- Location: LCFF_X22_Y20_N11
\MEM|MEM~266\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(6),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~266_regout\);

-- Location: LCFF_X24_Y20_N11
\MEM|MEM~202\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(6),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~202_regout\);

-- Location: LCCOMB_X24_Y20_N10
\MEM|MEM~323\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~323_combout\ = (\MEM|MEM~322_combout\ & ((\MEM|MEM~266_regout\) # ((!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~322_combout\ & (((\MEM|MEM~202_regout\ & \MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~322_combout\,
	datab => \MEM|MEM~266_regout\,
	datac => \MEM|MEM~202_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~323_combout\);

-- Location: LCCOMB_X24_Y20_N14
\MEM|MEM~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~326_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~323_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~325_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[2]~2_combout\,
	datab => \MEM|MEM~325_combout\,
	datad => \MEM|MEM~323_combout\,
	combout => \MEM|MEM~326_combout\);

-- Location: LCFF_X24_Y20_N15
\MEM|dataOut[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(6));

-- Location: LCFF_X24_Y19_N9
\MEM|MEM~119\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(19),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~119_regout\);

-- Location: LCFF_X24_Y17_N25
\MEM|MEM~55\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(19),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~55_regout\);

-- Location: LCCOMB_X24_Y17_N24
\MEM|MEM~389\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~389_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~87_regout\)) # (!\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~55_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~87_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~55_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~389_combout\);

-- Location: LCCOMB_X24_Y19_N8
\MEM|MEM~390\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~390_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~389_combout\ & (\MEM|MEM~151_regout\)) # (!\MEM|MEM~389_combout\ & ((\MEM|MEM~119_regout\))))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~151_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~119_regout\,
	datad => \MEM|MEM~389_combout\,
	combout => \MEM|MEM~390_combout\);

-- Location: LCCOMB_X26_Y18_N30
\MEM|MEM~183feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~183feeder_combout\ = \regB|dt_out\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(19),
	combout => \MEM|MEM~183feeder_combout\);

-- Location: LCFF_X26_Y18_N31
\MEM|MEM~183\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	datain => \MEM|MEM~183feeder_combout\,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~183_regout\);

-- Location: LCCOMB_X25_Y18_N18
\MEM|MEM~387\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~387_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~247_regout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~183_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~247_regout\,
	datab => \MEM|MEM~183_regout\,
	datac => \MUXPC|salida[0]~0_combout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~387_combout\);

-- Location: LCFF_X25_Y18_N5
\MEM|MEM~215\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemWr~clkctrl_outclk\,
	sdata => \regB|dt_out\(19),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~215_regout\);

-- Location: LCCOMB_X25_Y18_N4
\MEM|MEM~388\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~388_combout\ = (\MEM|MEM~387_combout\ & ((\MEM|MEM~279_regout\) # ((!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~387_combout\ & (((\MEM|MEM~215_regout\ & \MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~279_regout\,
	datab => \MEM|MEM~387_combout\,
	datac => \MEM|MEM~215_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~388_combout\);

-- Location: LCCOMB_X25_Y18_N14
\MEM|MEM~391\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~391_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~388_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~390_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXPC|salida[2]~2_combout\,
	datac => \MEM|MEM~390_combout\,
	datad => \MEM|MEM~388_combout\,
	combout => \MEM|MEM~391_combout\);

-- Location: LCFF_X25_Y18_N15
\MEM|dataOut[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|MemRd~clkctrl_outclk\,
	datain => \MEM|MEM~391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(19));

-- Location: LCCOMB_X25_Y19_N22
\INSTREG|r1_out[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|r1_out\(3) = (GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & (\MEM|dataOut\(24))) # (!GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & ((\INSTREG|r1_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|dataOut\(24),
	datab => \INSTREG|r1_out\(3),
	datad => \CONTROLU|ALUsrcB[0]~0clkctrl_outclk\,
	combout => \INSTREG|r1_out\(3));

-- Location: LCCOMB_X24_Y12_N16
\INSTREG|r1_out[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|r1_out\(4) = (GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & (\MEM|dataOut\(25))) # (!GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & ((\INSTREG|r1_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|dataOut\(25),
	datac => \INSTREG|r1_out\(4),
	datad => \CONTROLU|ALUsrcB[0]~0clkctrl_outclk\,
	combout => \INSTREG|r1_out\(4));

-- Location: LCCOMB_X19_Y12_N14
\INSTREG|r2_out[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|r2_out\(3) = (GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & (\MEM|dataOut\(19))) # (!GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & ((\INSTREG|r2_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|dataOut\(19),
	datac => \INSTREG|r2_out\(3),
	datad => \CONTROLU|ALUsrcB[0]~0clkctrl_outclk\,
	combout => \INSTREG|r2_out\(3));

-- Location: LCCOMB_X22_Y16_N20
\INSTREG|r2_out[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|r2_out\(4) = (GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & (\MEM|dataOut\(20))) # (!GLOBAL(\CONTROLU|ALUsrcB[0]~0clkctrl_outclk\) & ((\INSTREG|r2_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|dataOut\(20),
	datac => \INSTREG|r2_out\(4),
	datad => \CONTROLU|ALUsrcB[0]~0clkctrl_outclk\,
	combout => \INSTREG|r2_out\(4));

-- Location: LCCOMB_X22_Y15_N12
\MUXB|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux29~2_combout\ = (\CONTROLU|ALUsrcB~1_combout\ & ((\rst~combout\ & (\regB|dt_out\(2))) # (!\rst~combout\ & ((\INSTREG|func_out\(2)))))) # (!\CONTROLU|ALUsrcB~1_combout\ & (\regB|dt_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(2),
	datab => \INSTREG|func_out\(2),
	datac => \CONTROLU|ALUsrcB~1_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux29~2_combout\);

-- Location: LCCOMB_X22_Y15_N26
\MUXB|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux29~3_combout\ = (\MUXB|Mux29~2_combout\ & ((\rst~combout\) # (!\CONTROLU|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \CONTROLU|Equal0~2_combout\,
	datad => \MUXB|Mux29~2_combout\,
	combout => \MUXB|Mux29~3_combout\);

-- Location: LCCOMB_X23_Y11_N0
\ALUCOMP|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux29~1_combout\ = (\ALUCOMP|Mux29~0_combout\ & (((\ALUCOMP|LessThan0~62_combout\) # (!\ALUCOMP|Mux28~3_combout\)))) # (!\ALUCOMP|Mux29~0_combout\ & (\ALUCOMP|Add0~49_combout\ & ((\ALUCOMP|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux29~0_combout\,
	datab => \ALUCOMP|Add0~49_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Mux28~3_combout\,
	combout => \ALUCOMP|Mux29~1_combout\);

-- Location: LCCOMB_X23_Y11_N24
\ALUCOMP|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux29~2_combout\ = (\ALUCOMP|Mux28~6_combout\ & (((!\MUXA|salida[2]~30_combout\)) # (!\MUXB|Mux29~3_combout\))) # (!\ALUCOMP|Mux28~6_combout\ & (((\ALUCOMP|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux29~3_combout\,
	datab => \ALUCOMP|Mux28~6_combout\,
	datac => \MUXA|salida[2]~30_combout\,
	datad => \ALUCOMP|Mux29~1_combout\,
	combout => \ALUCOMP|Mux29~2_combout\);

-- Location: LCCOMB_X20_Y12_N2
\REGFILE|MEM~544\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~544_combout\ = (\INSTREG|r1_out\(1) & (\INSTREG|r1_out\(0))) # (!\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0) & (\REGFILE|MEM~75_regout\)) # (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~43_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~75_regout\,
	datad => \REGFILE|MEM~43_regout\,
	combout => \REGFILE|MEM~544_combout\);

-- Location: LCCOMB_X20_Y12_N8
\REGFILE|MEM~545\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~545_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~544_combout\ & ((\REGFILE|MEM~139_regout\))) # (!\REGFILE|MEM~544_combout\ & (\REGFILE|MEM~107_regout\)))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \REGFILE|MEM~107_regout\,
	datac => \REGFILE|MEM~139_regout\,
	datad => \REGFILE|MEM~544_combout\,
	combout => \REGFILE|MEM~545_combout\);

-- Location: LCFF_X18_Y14_N9
\REGFILE|MEM~235\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[7]~7_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~235_regout\);

-- Location: LCCOMB_X18_Y14_N8
\REGFILE|MEM~542\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~542_combout\ = (\INSTREG|r1_out\(1) & (((\REGFILE|MEM~235_regout\) # (\INSTREG|r1_out\(0))))) # (!\INSTREG|r1_out\(1) & (\REGFILE|MEM~171_regout\ & ((!\INSTREG|r1_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~171_regout\,
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~235_regout\,
	datad => \INSTREG|r1_out\(0),
	combout => \REGFILE|MEM~542_combout\);

-- Location: LCCOMB_X19_Y14_N4
\REGFILE|MEM~543\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~543_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~542_combout\ & (\REGFILE|MEM~267_regout\)) # (!\REGFILE|MEM~542_combout\ & ((\REGFILE|MEM~203_regout\))))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \REGFILE|MEM~267_regout\,
	datac => \REGFILE|MEM~203_regout\,
	datad => \REGFILE|MEM~542_combout\,
	combout => \REGFILE|MEM~543_combout\);

-- Location: LCCOMB_X20_Y12_N30
\REGFILE|MEM~546\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~546_combout\ = (\INSTREG|r1_out\(2) & ((\REGFILE|MEM~543_combout\))) # (!\INSTREG|r1_out\(2) & (\REGFILE|MEM~545_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~545_combout\,
	datad => \REGFILE|MEM~543_combout\,
	combout => \REGFILE|MEM~546_combout\);

-- Location: LCFF_X20_Y12_N31
\regA|dt_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(7));

-- Location: LCCOMB_X21_Y12_N10
\MUXA|salida[7]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[7]~25_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & ((\PROGCOUNT|addr_out\(7)))) # (!\rst~combout\ & (\regA|dt_out\(7))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (((\PROGCOUNT|addr_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcA~0_combout\,
	datab => \rst~combout\,
	datac => \regA|dt_out\(7),
	datad => \PROGCOUNT|addr_out\(7),
	combout => \MUXA|salida[7]~25_combout\);

-- Location: LCFF_X20_Y16_N27
\REGFILE|MEM~109\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[9]~9_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~109_regout\);

-- Location: LCCOMB_X20_Y16_N12
\REGFILE|MEM~524\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~524_combout\ = (\INSTREG|r1_out\(1) & (\INSTREG|r1_out\(0))) # (!\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0) & (\REGFILE|MEM~77_regout\)) # (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~45_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~77_regout\,
	datad => \REGFILE|MEM~45_regout\,
	combout => \REGFILE|MEM~524_combout\);

-- Location: LCCOMB_X20_Y16_N26
\REGFILE|MEM~525\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~525_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~524_combout\ & (\REGFILE|MEM~141_regout\)) # (!\REGFILE|MEM~524_combout\ & ((\REGFILE|MEM~109_regout\))))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~524_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~141_regout\,
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~109_regout\,
	datad => \REGFILE|MEM~524_combout\,
	combout => \REGFILE|MEM~525_combout\);

-- Location: LCFF_X18_Y14_N21
\REGFILE|MEM~237\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[9]~9_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~237_regout\);

-- Location: LCCOMB_X18_Y14_N20
\REGFILE|MEM~522\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~522_combout\ = (\INSTREG|r1_out\(0) & (\INSTREG|r1_out\(1))) # (!\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1) & (\REGFILE|MEM~237_regout\)) # (!\INSTREG|r1_out\(1) & ((\REGFILE|MEM~173_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~237_regout\,
	datad => \REGFILE|MEM~173_regout\,
	combout => \REGFILE|MEM~522_combout\);

-- Location: LCCOMB_X21_Y12_N22
\REGFILE|MEM~523\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~523_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~522_combout\ & ((\REGFILE|MEM~269_regout\))) # (!\REGFILE|MEM~522_combout\ & (\REGFILE|MEM~205_regout\)))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~205_regout\,
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~269_regout\,
	datad => \REGFILE|MEM~522_combout\,
	combout => \REGFILE|MEM~523_combout\);

-- Location: LCCOMB_X21_Y12_N2
\REGFILE|MEM~526\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~526_combout\ = (\INSTREG|r1_out\(2) & ((\REGFILE|MEM~523_combout\))) # (!\INSTREG|r1_out\(2) & (\REGFILE|MEM~525_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~525_combout\,
	datad => \REGFILE|MEM~523_combout\,
	combout => \REGFILE|MEM~526_combout\);

-- Location: LCFF_X21_Y12_N3
\regA|dt_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(9));

-- Location: LCCOMB_X22_Y12_N28
\MUXA|salida[9]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[9]~23_combout\ = (\rst~combout\ & (\PROGCOUNT|addr_out\(9))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & ((\regA|dt_out\(9)))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \PROGCOUNT|addr_out\(9),
	datac => \CONTROLU|ALUsrcA~0_combout\,
	datad => \regA|dt_out\(9),
	combout => \MUXA|salida[9]~23_combout\);

-- Location: LCCOMB_X20_Y16_N8
\REGFILE|MEM~464\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~464_combout\ = (\INSTREG|r1_out\(1) & (((\INSTREG|r1_out\(0))))) # (!\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0) & ((\REGFILE|MEM~83_regout\))) # (!\INSTREG|r1_out\(0) & (\REGFILE|MEM~51_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~51_regout\,
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~83_regout\,
	datad => \INSTREG|r1_out\(0),
	combout => \REGFILE|MEM~464_combout\);

-- Location: LCFF_X20_Y16_N7
\REGFILE|MEM~115\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[15]~15_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~115_regout\);

-- Location: LCCOMB_X20_Y16_N6
\REGFILE|MEM~465\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~465_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~464_combout\ & ((\REGFILE|MEM~147_regout\))) # (!\REGFILE|MEM~464_combout\ & (\REGFILE|MEM~115_regout\)))) # (!\INSTREG|r1_out\(1) & (\REGFILE|MEM~464_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \REGFILE|MEM~464_combout\,
	datac => \REGFILE|MEM~115_regout\,
	datad => \REGFILE|MEM~147_regout\,
	combout => \REGFILE|MEM~465_combout\);

-- Location: LCFF_X19_Y19_N15
\REGFILE|MEM~243\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[15]~15_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~243_regout\);

-- Location: LCCOMB_X19_Y19_N14
\REGFILE|MEM~462\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~462_combout\ = (\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0)) # ((\REGFILE|MEM~243_regout\)))) # (!\INSTREG|r1_out\(1) & (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~179_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~243_regout\,
	datad => \REGFILE|MEM~179_regout\,
	combout => \REGFILE|MEM~462_combout\);

-- Location: LCCOMB_X21_Y15_N10
\REGFILE|MEM~463\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~463_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~462_combout\ & ((\REGFILE|MEM~275_regout\))) # (!\REGFILE|MEM~462_combout\ & (\REGFILE|MEM~211_regout\)))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \REGFILE|MEM~211_regout\,
	datac => \REGFILE|MEM~275_regout\,
	datad => \REGFILE|MEM~462_combout\,
	combout => \REGFILE|MEM~463_combout\);

-- Location: LCCOMB_X21_Y15_N4
\REGFILE|MEM~466\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~466_combout\ = (\INSTREG|r1_out\(2) & ((\REGFILE|MEM~463_combout\))) # (!\INSTREG|r1_out\(2) & (\REGFILE|MEM~465_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(2),
	datab => \REGFILE|MEM~465_combout\,
	datad => \REGFILE|MEM~463_combout\,
	combout => \REGFILE|MEM~466_combout\);

-- Location: LCFF_X21_Y15_N5
\regA|dt_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(15));

-- Location: LCCOMB_X21_Y15_N12
\MUXA|salida[15]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[15]~17_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & (\PROGCOUNT|addr_out\(15))) # (!\rst~combout\ & ((\regA|dt_out\(15)))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(15),
	datab => \CONTROLU|ALUsrcA~0_combout\,
	datac => \regA|dt_out\(15),
	datad => \rst~combout\,
	combout => \MUXA|salida[15]~17_combout\);

-- Location: LCCOMB_X20_Y15_N28
\REGFILE|MEM~215feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~215feeder_combout\ = \MUXMemReg|salida[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUXMemReg|salida[19]~19_combout\,
	combout => \REGFILE|MEM~215feeder_combout\);

-- Location: LCFF_X20_Y15_N29
\REGFILE|MEM~215\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~215feeder_combout\,
	ena => \REGFILE|MEM~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~215_regout\);

-- Location: LCFF_X18_Y14_N1
\REGFILE|MEM~247\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[19]~19_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~247_regout\);

-- Location: LCCOMB_X18_Y14_N0
\REGFILE|MEM~422\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~422_combout\ = (\INSTREG|r1_out\(0) & (\INSTREG|r1_out\(1))) # (!\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1) & (\REGFILE|MEM~247_regout\)) # (!\INSTREG|r1_out\(1) & ((\REGFILE|MEM~183_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~247_regout\,
	datad => \REGFILE|MEM~183_regout\,
	combout => \REGFILE|MEM~422_combout\);

-- Location: LCCOMB_X20_Y15_N14
\REGFILE|MEM~423\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~423_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~422_combout\ & (\REGFILE|MEM~279_regout\)) # (!\REGFILE|MEM~422_combout\ & ((\REGFILE|MEM~215_regout\))))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~279_regout\,
	datab => \REGFILE|MEM~215_regout\,
	datac => \INSTREG|r1_out\(0),
	datad => \REGFILE|MEM~422_combout\,
	combout => \REGFILE|MEM~423_combout\);

-- Location: LCFF_X16_Y16_N17
\REGFILE|MEM~151\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[19]~19_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~151_regout\);

-- Location: LCFF_X16_Y16_N31
\REGFILE|MEM~55\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[19]~19_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~55_regout\);

-- Location: LCFF_X15_Y16_N11
\REGFILE|MEM~87\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[19]~19_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~87_regout\);

-- Location: LCCOMB_X15_Y16_N10
\REGFILE|MEM~424\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~424_combout\ = (\INSTREG|r1_out\(1) & (((\INSTREG|r1_out\(0))))) # (!\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0) & ((\REGFILE|MEM~87_regout\))) # (!\INSTREG|r1_out\(0) & (\REGFILE|MEM~55_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \REGFILE|MEM~55_regout\,
	datac => \REGFILE|MEM~87_regout\,
	datad => \INSTREG|r1_out\(0),
	combout => \REGFILE|MEM~424_combout\);

-- Location: LCCOMB_X16_Y16_N18
\REGFILE|MEM~425\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~425_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~424_combout\ & ((\REGFILE|MEM~151_regout\))) # (!\REGFILE|MEM~424_combout\ & (\REGFILE|MEM~119_regout\)))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~119_regout\,
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~151_regout\,
	datad => \REGFILE|MEM~424_combout\,
	combout => \REGFILE|MEM~425_combout\);

-- Location: LCCOMB_X20_Y15_N30
\REGFILE|MEM~426\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~426_combout\ = (\INSTREG|r1_out\(2) & (\REGFILE|MEM~423_combout\)) # (!\INSTREG|r1_out\(2) & ((\REGFILE|MEM~425_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~423_combout\,
	datad => \REGFILE|MEM~425_combout\,
	combout => \REGFILE|MEM~426_combout\);

-- Location: LCFF_X20_Y15_N31
\regA|dt_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(19));

-- Location: LCCOMB_X21_Y15_N16
\MUXA|salida[19]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[19]~13_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & (\PROGCOUNT|addr_out\(19))) # (!\rst~combout\ & ((\regA|dt_out\(19)))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcA~0_combout\,
	datab => \PROGCOUNT|addr_out\(19),
	datac => \regA|dt_out\(19),
	datad => \rst~combout\,
	combout => \MUXA|salida[19]~13_combout\);

-- Location: LCCOMB_X18_Y17_N2
\REGFILE|MEM~382\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~382_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~251_regout\) # ((\INSTREG|r1_out\(0))))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~187_regout\ & !\INSTREG|r1_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \REGFILE|MEM~251_regout\,
	datac => \REGFILE|MEM~187_regout\,
	datad => \INSTREG|r1_out\(0),
	combout => \REGFILE|MEM~382_combout\);

-- Location: LCCOMB_X18_Y17_N22
\REGFILE|MEM~383\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~383_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~382_combout\ & (\REGFILE|MEM~283_regout\)) # (!\REGFILE|MEM~382_combout\ & ((\REGFILE|MEM~219_regout\))))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \REGFILE|MEM~283_regout\,
	datac => \REGFILE|MEM~219_regout\,
	datad => \REGFILE|MEM~382_combout\,
	combout => \REGFILE|MEM~383_combout\);

-- Location: LCCOMB_X15_Y16_N2
\REGFILE|MEM~384\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~384_combout\ = (\INSTREG|r1_out\(0) & ((\INSTREG|r1_out\(1)) # ((\REGFILE|MEM~91_regout\)))) # (!\INSTREG|r1_out\(0) & (!\INSTREG|r1_out\(1) & ((\REGFILE|MEM~59_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~91_regout\,
	datad => \REGFILE|MEM~59_regout\,
	combout => \REGFILE|MEM~384_combout\);

-- Location: LCCOMB_X15_Y16_N28
\REGFILE|MEM~385\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~385_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~384_combout\ & (\REGFILE|MEM~155_regout\)) # (!\REGFILE|MEM~384_combout\ & ((\REGFILE|MEM~123_regout\))))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~155_regout\,
	datab => \INSTREG|r1_out\(1),
	datac => \REGFILE|MEM~123_regout\,
	datad => \REGFILE|MEM~384_combout\,
	combout => \REGFILE|MEM~385_combout\);

-- Location: LCCOMB_X16_Y17_N4
\REGFILE|MEM~386\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~386_combout\ = (\INSTREG|r1_out\(2) & (\REGFILE|MEM~383_combout\)) # (!\INSTREG|r1_out\(2) & ((\REGFILE|MEM~385_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~383_combout\,
	datad => \REGFILE|MEM~385_combout\,
	combout => \REGFILE|MEM~386_combout\);

-- Location: LCFF_X16_Y17_N5
\regA|dt_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(23));

-- Location: LCCOMB_X21_Y14_N16
\MUXA|salida[23]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[23]~9_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & (\PROGCOUNT|addr_out\(23))) # (!\rst~combout\ & ((\regA|dt_out\(23)))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(23),
	datab => \regA|dt_out\(23),
	datac => \CONTROLU|ALUsrcA~0_combout\,
	datad => \rst~combout\,
	combout => \MUXA|salida[23]~9_combout\);

-- Location: LCCOMB_X16_Y14_N30
\REGFILE|MEM~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~312_combout\ = (\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0)) # ((\REGFILE|MEM~258_regout\)))) # (!\INSTREG|r1_out\(1) & (!\INSTREG|r1_out\(0) & ((\REGFILE|MEM~194_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~258_regout\,
	datad => \REGFILE|MEM~194_regout\,
	combout => \REGFILE|MEM~312_combout\);

-- Location: LCCOMB_X15_Y14_N12
\REGFILE|MEM~313\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~313_combout\ = (\INSTREG|r1_out\(0) & ((\REGFILE|MEM~312_combout\ & (\REGFILE|MEM~290_regout\)) # (!\REGFILE|MEM~312_combout\ & ((\REGFILE|MEM~226_regout\))))) # (!\INSTREG|r1_out\(0) & (((\REGFILE|MEM~312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~290_regout\,
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~226_regout\,
	datad => \REGFILE|MEM~312_combout\,
	combout => \REGFILE|MEM~313_combout\);

-- Location: LCFF_X15_Y15_N5
\REGFILE|MEM~162\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[30]~30_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~162_regout\);

-- Location: LCCOMB_X16_Y15_N0
\REGFILE|MEM~130feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~130feeder_combout\ = \MUXMemReg|salida[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[30]~30_combout\,
	combout => \REGFILE|MEM~130feeder_combout\);

-- Location: LCFF_X16_Y15_N1
\REGFILE|MEM~130\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~130feeder_combout\,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~130_regout\);

-- Location: LCFF_X15_Y15_N21
\REGFILE|MEM~66\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[30]~30_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~66_regout\);

-- Location: LCCOMB_X16_Y15_N30
\REGFILE|MEM~98feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~98feeder_combout\ = \MUXMemReg|salida[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[30]~30_combout\,
	combout => \REGFILE|MEM~98feeder_combout\);

-- Location: LCFF_X16_Y15_N31
\REGFILE|MEM~98\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CONTROLU|RegWr~clkctrl_outclk\,
	datain => \REGFILE|MEM~98feeder_combout\,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~98_regout\);

-- Location: LCCOMB_X15_Y15_N30
\REGFILE|MEM~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~314_combout\ = (\INSTREG|r1_out\(1) & (\INSTREG|r1_out\(0))) # (!\INSTREG|r1_out\(1) & ((\INSTREG|r1_out\(0) & ((\REGFILE|MEM~98_regout\))) # (!\INSTREG|r1_out\(0) & (\REGFILE|MEM~66_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \INSTREG|r1_out\(0),
	datac => \REGFILE|MEM~66_regout\,
	datad => \REGFILE|MEM~98_regout\,
	combout => \REGFILE|MEM~314_combout\);

-- Location: LCCOMB_X15_Y15_N18
\REGFILE|MEM~315\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~315_combout\ = (\INSTREG|r1_out\(1) & ((\REGFILE|MEM~314_combout\ & (\REGFILE|MEM~162_regout\)) # (!\REGFILE|MEM~314_combout\ & ((\REGFILE|MEM~130_regout\))))) # (!\INSTREG|r1_out\(1) & (((\REGFILE|MEM~314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(1),
	datab => \REGFILE|MEM~162_regout\,
	datac => \REGFILE|MEM~130_regout\,
	datad => \REGFILE|MEM~314_combout\,
	combout => \REGFILE|MEM~315_combout\);

-- Location: LCCOMB_X14_Y14_N10
\REGFILE|MEM~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~316_combout\ = (\INSTREG|r1_out\(2) & (\REGFILE|MEM~313_combout\)) # (!\INSTREG|r1_out\(2) & ((\REGFILE|MEM~315_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|r1_out\(2),
	datac => \REGFILE|MEM~313_combout\,
	datad => \REGFILE|MEM~315_combout\,
	combout => \REGFILE|MEM~316_combout\);

-- Location: LCFF_X14_Y14_N11
\regA|dt_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \REGFILE|MEM~316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(30));

-- Location: LCCOMB_X27_Y13_N6
\MUXA|salida[30]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[30]~2_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & (\PROGCOUNT|addr_out\(30))) # (!\rst~combout\ & ((\regA|dt_out\(30)))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(30),
	datab => \regA|dt_out\(30),
	datac => \CONTROLU|ALUsrcA~0_combout\,
	datad => \rst~combout\,
	combout => \MUXA|salida[30]~2_combout\);

-- Location: LCCOMB_X22_Y15_N6
\MUXB|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux31~2_combout\ = (\CONTROLU|ALUsrcB~1_combout\ & ((\rst~combout\ & (\regB|dt_out\(0))) # (!\rst~combout\ & ((\INSTREG|imm_out\(0)))))) # (!\CONTROLU|ALUsrcB~1_combout\ & (\regB|dt_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(0),
	datab => \INSTREG|imm_out\(0),
	datac => \CONTROLU|ALUsrcB~1_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux31~2_combout\);

-- Location: LCCOMB_X22_Y15_N16
\MUXB|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux31~3_combout\ = (\MUXB|Mux31~2_combout\) # ((\CONTROLU|Equal0~2_combout\ & !\rst~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLU|Equal0~2_combout\,
	datac => \rst~combout\,
	datad => \MUXB|Mux31~2_combout\,
	combout => \MUXB|Mux31~3_combout\);

-- Location: LCCOMB_X24_Y18_N0
\INSTREG|func_out[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|func_out\(1) = (\CONTROLU|ALUsrcB[0]~0_combout\ & ((\MEM|dataOut\(1)))) # (!\CONTROLU|ALUsrcB[0]~0_combout\ & (\INSTREG|func_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|func_out\(1),
	datab => \CONTROLU|ALUsrcB[0]~0_combout\,
	datad => \MEM|dataOut\(1),
	combout => \INSTREG|func_out\(1));

-- Location: LCCOMB_X24_Y18_N4
\MUXB|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux30~2_combout\ = (\CONTROLU|ALUsrcB~1_combout\ & ((\rst~combout\ & (\regB|dt_out\(1))) # (!\rst~combout\ & ((\INSTREG|func_out\(1)))))) # (!\CONTROLU|ALUsrcB~1_combout\ & (\regB|dt_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(1),
	datab => \INSTREG|func_out\(1),
	datac => \CONTROLU|ALUsrcB~1_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux30~2_combout\);

-- Location: LCCOMB_X23_Y18_N16
\MUXB|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux30~3_combout\ = (\MUXB|Mux30~2_combout\ & ((\rst~combout\) # (!\CONTROLU|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~2_combout\,
	datab => \rst~combout\,
	datad => \MUXB|Mux30~2_combout\,
	combout => \MUXB|Mux30~3_combout\);

-- Location: LCCOMB_X25_Y15_N6
\MUXB|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux28~3_combout\ = (\MUXB|Mux28~2_combout\ & ((\rst~combout\) # (!\CONTROLU|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datac => \CONTROLU|Equal0~2_combout\,
	datad => \MUXB|Mux28~2_combout\,
	combout => \MUXB|Mux28~3_combout\);

-- Location: LCCOMB_X21_Y17_N2
\INSTREG|imm_out[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|imm_out\(5) = (\CONTROLU|ALUsrcB[0]~0_combout\ & (\MEM|dataOut\(5))) # (!\CONTROLU|ALUsrcB[0]~0_combout\ & ((\INSTREG|imm_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|dataOut\(5),
	datac => \CONTROLU|ALUsrcB[0]~0_combout\,
	datad => \INSTREG|imm_out\(5),
	combout => \INSTREG|imm_out\(5));

-- Location: LCCOMB_X21_Y17_N26
\MUXB|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux26~2_combout\ = (\CONTROLU|ALUsrcB~1_combout\ & ((\rst~combout\ & (\regB|dt_out\(5))) # (!\rst~combout\ & ((\INSTREG|imm_out\(5)))))) # (!\CONTROLU|ALUsrcB~1_combout\ & (\regB|dt_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(5),
	datab => \INSTREG|imm_out\(5),
	datac => \CONTROLU|ALUsrcB~1_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux26~2_combout\);

-- Location: LCCOMB_X21_Y17_N20
\MUXB|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux26~3_combout\ = (\MUXB|Mux26~2_combout\ & ((\rst~combout\) # (!\CONTROLU|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXB|Mux26~2_combout\,
	datac => \CONTROLU|Equal0~2_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux26~3_combout\);

-- Location: LCCOMB_X18_Y16_N24
\MUXB|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux20~2_combout\ = (\rst~combout\ & (\regB|dt_out\(11))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcB~1_combout\ & ((\INSTREG|imm_out\(11)))) # (!\CONTROLU|ALUsrcB~1_combout\ & (\regB|dt_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(11),
	datab => \INSTREG|imm_out\(11),
	datac => \rst~combout\,
	datad => \CONTROLU|ALUsrcB~1_combout\,
	combout => \MUXB|Mux20~2_combout\);

-- Location: LCCOMB_X18_Y16_N22
\MUXB|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux20~3_combout\ = (\MUXB|Mux20~2_combout\ & ((\rst~combout\) # (!\CONTROLU|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux20~2_combout\,
	datac => \rst~combout\,
	datad => \CONTROLU|Equal0~2_combout\,
	combout => \MUXB|Mux20~3_combout\);

-- Location: LCCOMB_X21_Y17_N28
\MUXB|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux10~0_combout\ = (\regB|dt_out\(21) & ((\rst~combout\) # ((!\CONTROLU|Equal0~2_combout\ & !\CONTROLU|ALUsrcB~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(21),
	datab => \CONTROLU|Equal0~2_combout\,
	datac => \CONTROLU|ALUsrcB~1_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux10~0_combout\);

-- Location: LCCOMB_X21_Y17_N22
\MUXB|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux9~0_combout\ = (\regB|dt_out\(22) & ((\rst~combout\) # ((!\CONTROLU|Equal0~2_combout\ & !\CONTROLU|ALUsrcB~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(22),
	datab => \CONTROLU|Equal0~2_combout\,
	datac => \CONTROLU|ALUsrcB~1_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux9~0_combout\);

-- Location: LCCOMB_X19_Y12_N4
\MUXRegDst|salida[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXRegDst|salida[3]~3_combout\ = (\rst~combout\ & (((\INSTREG|r2_out\(3))))) # (!\rst~combout\ & ((\CONTROLU|Equal0~7_combout\ & (\INSTREG|imm_out\(14))) # (!\CONTROLU|Equal0~7_combout\ & ((\INSTREG|r2_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \CONTROLU|Equal0~7_combout\,
	datac => \INSTREG|imm_out\(14),
	datad => \INSTREG|r2_out\(3),
	combout => \MUXRegDst|salida[3]~3_combout\);

-- Location: LCCOMB_X22_Y16_N24
\MUXRegDst|salida[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXRegDst|salida[4]~4_combout\ = (\CONTROLU|Equal0~7_combout\ & ((\rst~combout\ & (\INSTREG|r2_out\(4))) # (!\rst~combout\ & ((\INSTREG|imm_out\(15)))))) # (!\CONTROLU|Equal0~7_combout\ & (((\INSTREG|r2_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~7_combout\,
	datab => \rst~combout\,
	datac => \INSTREG|r2_out\(4),
	datad => \INSTREG|imm_out\(15),
	combout => \MUXRegDst|salida[4]~4_combout\);

-- Location: LCCOMB_X26_Y13_N24
\CONTROLU|PCsrc[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|PCsrc[1]~0_combout\ = (\CONTROLU|Equal0~9_combout\ & (!\CONTROLU|Equal0~2_combout\ & !\rst~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~9_combout\,
	datab => \CONTROLU|Equal0~2_combout\,
	datad => \rst~combout\,
	combout => \CONTROLU|PCsrc[1]~0_combout\);

-- Location: LCCOMB_X23_Y11_N2
\JUMPMUX|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux31~0_combout\ = (!\CONTROLU|PCsrc[1]~0_combout\ & ((\CONTROLU|ALUop[0]~0_combout\ & ((\regALU|dt_out\(0)))) # (!\CONTROLU|ALUop[0]~0_combout\ & (\ALUCOMP|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux31~2_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \regALU|dt_out\(0),
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux31~0_combout\);

-- Location: LCCOMB_X25_Y16_N24
\JUMPMUX|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux30~0_combout\ = (!\CONTROLU|PCsrc[1]~0_combout\ & ((\CONTROLU|ALUop[0]~0_combout\ & (\regALU|dt_out\(1))) # (!\CONTROLU|ALUop[0]~0_combout\ & ((\ALUCOMP|Mux30~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \regALU|dt_out\(1),
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \ALUCOMP|Mux30~4_combout\,
	combout => \JUMPMUX|Mux30~0_combout\);

-- Location: LCFF_X23_Y11_N9
\regALU|dt_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \ALUCOMP|Mux29~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(2));

-- Location: LCCOMB_X23_Y11_N8
\JUMPMUX|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux29~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\INSTREG|imm_out\(0))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\CONTROLU|ALUop[0]~0_combout\ & \regALU|dt_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|imm_out\(0),
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \regALU|dt_out\(2),
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux29~0_combout\);

-- Location: LCCOMB_X23_Y11_N22
\JUMPMUX|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux29~1_combout\ = (\JUMPMUX|Mux29~0_combout\) # ((\ALUCOMP|Mux29~2_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & !\CONTROLU|PCsrc[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux29~2_combout\,
	datab => \JUMPMUX|Mux29~0_combout\,
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux29~1_combout\);

-- Location: LCCOMB_X25_Y16_N8
\JUMPMUX|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux28~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|func_out\(1))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\regALU|dt_out\(3) & (\CONTROLU|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(3),
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \INSTREG|func_out\(1),
	combout => \JUMPMUX|Mux28~0_combout\);

-- Location: LCCOMB_X25_Y16_N28
\JUMPMUX|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux28~1_combout\ = (\JUMPMUX|Mux28~0_combout\) # ((!\CONTROLU|ALUop[0]~0_combout\ & (!\CONTROLU|PCsrc[1]~0_combout\ & \ALUCOMP|Mux28~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \JUMPMUX|Mux28~0_combout\,
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \ALUCOMP|Mux28~9_combout\,
	combout => \JUMPMUX|Mux28~1_combout\);

-- Location: LCCOMB_X23_Y11_N16
\JUMPMUX|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux27~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\INSTREG|func_out\(2))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\regALU|dt_out\(4) & \CONTROLU|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|func_out\(2),
	datab => \regALU|dt_out\(4),
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux27~0_combout\);

-- Location: LCCOMB_X23_Y11_N12
\JUMPMUX|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux27~1_combout\ = (\JUMPMUX|Mux27~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & \ALUCOMP|Mux27~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux27~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \ALUCOMP|Mux27~2_combout\,
	combout => \JUMPMUX|Mux27~1_combout\);

-- Location: LCCOMB_X25_Y15_N26
\JUMPMUX|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux26~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\INSTREG|func_out\(3))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\regALU|dt_out\(5) & \CONTROLU|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|func_out\(3),
	datab => \regALU|dt_out\(5),
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux26~0_combout\);

-- Location: LCCOMB_X25_Y15_N10
\JUMPMUX|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux26~1_combout\ = (\JUMPMUX|Mux26~0_combout\) # ((\ALUCOMP|Mux26~4_combout\ & (!\CONTROLU|PCsrc[1]~0_combout\ & !\CONTROLU|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux26~4_combout\,
	datab => \JUMPMUX|Mux26~0_combout\,
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux26~1_combout\);

-- Location: LCCOMB_X24_Y18_N2
\JUMPMUX|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux25~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\INSTREG|imm_out\(4))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\CONTROLU|ALUop[0]~0_combout\ & \regALU|dt_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|imm_out\(4),
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \regALU|dt_out\(6),
	combout => \JUMPMUX|Mux25~0_combout\);

-- Location: LCCOMB_X24_Y18_N18
\JUMPMUX|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux25~1_combout\ = (\JUMPMUX|Mux25~0_combout\) # ((\ALUCOMP|Mux25~2_combout\ & (!\CONTROLU|PCsrc[1]~0_combout\ & !\CONTROLU|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux25~2_combout\,
	datab => \JUMPMUX|Mux25~0_combout\,
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux25~1_combout\);

-- Location: LCCOMB_X20_Y12_N6
\JUMPMUX|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux24~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\INSTREG|imm_out\(5))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\regALU|dt_out\(7) & \CONTROLU|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \INSTREG|imm_out\(5),
	datac => \regALU|dt_out\(7),
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux24~0_combout\);

-- Location: LCCOMB_X20_Y12_N20
\JUMPMUX|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux24~1_combout\ = (\JUMPMUX|Mux24~0_combout\) # ((!\CONTROLU|ALUop[0]~0_combout\ & (\ALUCOMP|Mux24~4_combout\ & !\CONTROLU|PCsrc[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux24~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \ALUCOMP|Mux24~4_combout\,
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux24~1_combout\);

-- Location: LCCOMB_X23_Y15_N2
\INSTREG|imm_out[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|imm_out\(6) = (\CONTROLU|ALUsrcB[0]~0_combout\ & ((\MEM|dataOut\(6)))) # (!\CONTROLU|ALUsrcB[0]~0_combout\ & (\INSTREG|imm_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|imm_out\(6),
	datac => \CONTROLU|ALUsrcB[0]~0_combout\,
	datad => \MEM|dataOut\(6),
	combout => \INSTREG|imm_out\(6));

-- Location: LCCOMB_X23_Y15_N18
\JUMPMUX|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux23~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|imm_out\(6))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\CONTROLU|ALUop[0]~0_combout\ & (\regALU|dt_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \regALU|dt_out\(8),
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \INSTREG|imm_out\(6),
	combout => \JUMPMUX|Mux23~0_combout\);

-- Location: LCCOMB_X23_Y15_N22
\JUMPMUX|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux23~1_combout\ = (\JUMPMUX|Mux23~0_combout\) # ((!\CONTROLU|ALUop[0]~0_combout\ & (!\CONTROLU|PCsrc[1]~0_combout\ & \ALUCOMP|Mux23~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \JUMPMUX|Mux23~0_combout\,
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \ALUCOMP|Mux23~2_combout\,
	combout => \JUMPMUX|Mux23~1_combout\);

-- Location: LCCOMB_X23_Y12_N22
\JUMPMUX|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux22~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|imm_out\(7))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\CONTROLU|ALUop[0]~0_combout\ & ((\regALU|dt_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \INSTREG|imm_out\(7),
	datac => \regALU|dt_out\(9),
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux22~0_combout\);

-- Location: LCCOMB_X24_Y12_N8
\JUMPMUX|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux22~1_combout\ = (\JUMPMUX|Mux22~0_combout\) # ((!\CONTROLU|ALUop[0]~0_combout\ & (\ALUCOMP|Mux22~4_combout\ & !\CONTROLU|PCsrc[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \JUMPMUX|Mux22~0_combout\,
	datac => \ALUCOMP|Mux22~4_combout\,
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux22~1_combout\);

-- Location: LCCOMB_X19_Y18_N30
\JUMPMUX|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux21~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|imm_out\(8))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\CONTROLU|ALUop[0]~0_combout\ & ((\regALU|dt_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \INSTREG|imm_out\(8),
	datac => \regALU|dt_out\(10),
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux21~0_combout\);

-- Location: LCCOMB_X19_Y18_N26
\JUMPMUX|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux21~1_combout\ = (\JUMPMUX|Mux21~0_combout\) # ((\ALUCOMP|Mux21~2_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & !\CONTROLU|PCsrc[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux21~2_combout\,
	datab => \JUMPMUX|Mux21~0_combout\,
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux21~1_combout\);

-- Location: LCCOMB_X19_Y18_N12
\JUMPMUX|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux20~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\INSTREG|imm_out\(9))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\regALU|dt_out\(11) & \CONTROLU|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|imm_out\(9),
	datab => \regALU|dt_out\(11),
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux20~0_combout\);

-- Location: LCCOMB_X19_Y18_N0
\JUMPMUX|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux20~1_combout\ = (\JUMPMUX|Mux20~0_combout\) # ((\ALUCOMP|Mux20~4_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & !\CONTROLU|PCsrc[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux20~0_combout\,
	datab => \ALUCOMP|Mux20~4_combout\,
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux20~1_combout\);

-- Location: LCCOMB_X25_Y16_N18
\JUMPMUX|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux19~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\INSTREG|imm_out\(10))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\CONTROLU|ALUop[0]~0_combout\ & \regALU|dt_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \INSTREG|imm_out\(10),
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \regALU|dt_out\(12),
	combout => \JUMPMUX|Mux19~0_combout\);

-- Location: LCCOMB_X25_Y16_N26
\JUMPMUX|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux19~1_combout\ = (\JUMPMUX|Mux19~0_combout\) # ((!\CONTROLU|ALUop[0]~0_combout\ & (!\CONTROLU|PCsrc[1]~0_combout\ & \ALUCOMP|Mux19~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \JUMPMUX|Mux19~0_combout\,
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \ALUCOMP|Mux19~2_combout\,
	combout => \JUMPMUX|Mux19~1_combout\);

-- Location: LCCOMB_X24_Y12_N14
\JUMPMUX|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux18~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|imm_out\(11))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\CONTROLU|ALUop[0]~0_combout\ & (\regALU|dt_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \regALU|dt_out\(13),
	datac => \INSTREG|imm_out\(11),
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux18~0_combout\);

-- Location: LCCOMB_X24_Y12_N28
\JUMPMUX|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux18~1_combout\ = (\JUMPMUX|Mux18~0_combout\) # ((!\CONTROLU|ALUop[0]~0_combout\ & (\ALUCOMP|Mux18~2_combout\ & !\CONTROLU|PCsrc[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \ALUCOMP|Mux18~2_combout\,
	datac => \JUMPMUX|Mux18~0_combout\,
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux18~1_combout\);

-- Location: LCCOMB_X20_Y13_N26
\JUMPMUX|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux17~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\INSTREG|imm_out\(12))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\regALU|dt_out\(14) & \CONTROLU|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|imm_out\(12),
	datab => \regALU|dt_out\(14),
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux17~0_combout\);

-- Location: LCCOMB_X20_Y13_N18
\JUMPMUX|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux17~1_combout\ = (\JUMPMUX|Mux17~0_combout\) # ((\ALUCOMP|Mux17~2_combout\ & (!\CONTROLU|PCsrc[1]~0_combout\ & !\CONTROLU|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux17~2_combout\,
	datab => \JUMPMUX|Mux17~0_combout\,
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux17~1_combout\);

-- Location: LCCOMB_X20_Y12_N12
\JUMPMUX|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux16~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|imm_out\(13))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\regALU|dt_out\(15) & (\CONTROLU|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(15),
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \INSTREG|imm_out\(13),
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux16~0_combout\);

-- Location: LCCOMB_X20_Y12_N10
\JUMPMUX|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux16~1_combout\ = (\JUMPMUX|Mux16~0_combout\) # ((\ALUCOMP|Mux16~2_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & !\CONTROLU|PCsrc[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux16~2_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \JUMPMUX|Mux16~0_combout\,
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux16~1_combout\);

-- Location: LCCOMB_X19_Y12_N30
\JUMPMUX|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux15~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|imm_out\(14))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\CONTROLU|ALUop[0]~0_combout\ & (\regALU|dt_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \regALU|dt_out\(16),
	datac => \INSTREG|imm_out\(14),
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux15~0_combout\);

-- Location: LCCOMB_X19_Y12_N12
\JUMPMUX|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux15~1_combout\ = (\JUMPMUX|Mux15~0_combout\) # ((!\CONTROLU|ALUop[0]~0_combout\ & (\ALUCOMP|Mux15~2_combout\ & !\CONTROLU|PCsrc[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \JUMPMUX|Mux15~0_combout\,
	datac => \ALUCOMP|Mux15~2_combout\,
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux15~1_combout\);

-- Location: LCCOMB_X20_Y13_N20
\JUMPMUX|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux14~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|imm_out\(15))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\regALU|dt_out\(17) & ((\CONTROLU|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \regALU|dt_out\(17),
	datac => \INSTREG|imm_out\(15),
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux14~0_combout\);

-- Location: LCCOMB_X20_Y13_N12
\JUMPMUX|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux14~1_combout\ = (\JUMPMUX|Mux14~0_combout\) # ((\ALUCOMP|Mux14~2_combout\ & (!\CONTROLU|PCsrc[1]~0_combout\ & !\CONTROLU|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux14~0_combout\,
	datab => \ALUCOMP|Mux14~2_combout\,
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux14~1_combout\);

-- Location: LCCOMB_X20_Y13_N22
\JUMPMUX|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux13~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|r2_out\(0))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\regALU|dt_out\(18) & ((\CONTROLU|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \regALU|dt_out\(18),
	datac => \INSTREG|r2_out\(0),
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux13~0_combout\);

-- Location: LCCOMB_X27_Y13_N8
\JUMPMUX|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux13~1_combout\ = (\JUMPMUX|Mux13~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & \ALUCOMP|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \ALUCOMP|Mux13~2_combout\,
	datad => \JUMPMUX|Mux13~0_combout\,
	combout => \JUMPMUX|Mux13~1_combout\);

-- Location: LCCOMB_X20_Y13_N16
\JUMPMUX|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux12~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\INSTREG|r2_out\(1))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\regALU|dt_out\(19) & \CONTROLU|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \INSTREG|r2_out\(1),
	datac => \regALU|dt_out\(19),
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux12~0_combout\);

-- Location: LCCOMB_X24_Y12_N20
\JUMPMUX|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux12~1_combout\ = (\JUMPMUX|Mux12~0_combout\) # ((!\CONTROLU|ALUop[0]~0_combout\ & (\ALUCOMP|Mux12~2_combout\ & !\CONTROLU|PCsrc[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \ALUCOMP|Mux12~2_combout\,
	datac => \JUMPMUX|Mux12~0_combout\,
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux12~1_combout\);

-- Location: LCCOMB_X27_Y13_N26
\JUMPMUX|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux11~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|r2_out\(2))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\regALU|dt_out\(20) & ((\CONTROLU|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \regALU|dt_out\(20),
	datac => \INSTREG|r2_out\(2),
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux11~0_combout\);

-- Location: LCCOMB_X27_Y13_N22
\JUMPMUX|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux11~1_combout\ = (\JUMPMUX|Mux11~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (\ALUCOMP|Mux11~2_combout\ & !\CONTROLU|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \ALUCOMP|Mux11~2_combout\,
	datac => \JUMPMUX|Mux11~0_combout\,
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux11~1_combout\);

-- Location: LCCOMB_X19_Y12_N20
\JUMPMUX|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux10~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|r2_out\(3))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\CONTROLU|ALUop[0]~0_combout\ & (\regALU|dt_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \regALU|dt_out\(21),
	datad => \INSTREG|r2_out\(3),
	combout => \JUMPMUX|Mux10~0_combout\);

-- Location: LCCOMB_X19_Y12_N24
\JUMPMUX|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux10~1_combout\ = (\JUMPMUX|Mux10~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (\ALUCOMP|Mux10~2_combout\ & !\CONTROLU|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux10~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \ALUCOMP|Mux10~2_combout\,
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux10~1_combout\);

-- Location: LCCOMB_X16_Y13_N12
\JUMPMUX|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux9~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\INSTREG|r2_out\(4))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\CONTROLU|ALUop[0]~0_combout\ & \regALU|dt_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r2_out\(4),
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \regALU|dt_out\(22),
	combout => \JUMPMUX|Mux9~0_combout\);

-- Location: LCCOMB_X16_Y13_N16
\JUMPMUX|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux9~1_combout\ = (\JUMPMUX|Mux9~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (\ALUCOMP|Mux9~2_combout\ & !\CONTROLU|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux9~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \ALUCOMP|Mux9~2_combout\,
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux9~1_combout\);

-- Location: LCCOMB_X16_Y13_N20
\JUMPMUX|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux8~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\INSTREG|r1_out\(0))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\CONTROLU|ALUop[0]~0_combout\ & \regALU|dt_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|r1_out\(0),
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \regALU|dt_out\(23),
	combout => \JUMPMUX|Mux8~0_combout\);

-- Location: LCCOMB_X15_Y13_N28
\JUMPMUX|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux8~1_combout\ = (\JUMPMUX|Mux8~0_combout\) # ((\ALUCOMP|Mux8~2_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & !\CONTROLU|PCsrc[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux8~0_combout\,
	datab => \ALUCOMP|Mux8~2_combout\,
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux8~1_combout\);

-- Location: LCCOMB_X20_Y19_N12
\JUMPMUX|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux7~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\INSTREG|r1_out\(1))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\CONTROLU|ALUop[0]~0_combout\ & \regALU|dt_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \INSTREG|r1_out\(1),
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \regALU|dt_out\(24),
	combout => \JUMPMUX|Mux7~0_combout\);

-- Location: LCCOMB_X20_Y19_N4
\JUMPMUX|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux7~1_combout\ = (\JUMPMUX|Mux7~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & \ALUCOMP|Mux7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \ALUCOMP|Mux7~2_combout\,
	datad => \JUMPMUX|Mux7~0_combout\,
	combout => \JUMPMUX|Mux7~1_combout\);

-- Location: LCCOMB_X24_Y12_N26
\JUMPMUX|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux6~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|r1_out\(2))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\CONTROLU|ALUop[0]~0_combout\ & (\regALU|dt_out\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \regALU|dt_out\(25),
	datac => \INSTREG|r1_out\(2),
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux6~0_combout\);

-- Location: LCCOMB_X24_Y12_N18
\JUMPMUX|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux6~1_combout\ = (\JUMPMUX|Mux6~0_combout\) # ((!\CONTROLU|ALUop[0]~0_combout\ & (!\CONTROLU|PCsrc[1]~0_combout\ & \ALUCOMP|Mux6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \ALUCOMP|Mux6~2_combout\,
	datad => \JUMPMUX|Mux6~0_combout\,
	combout => \JUMPMUX|Mux6~1_combout\);

-- Location: LCCOMB_X25_Y19_N8
\JUMPMUX|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux5~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\INSTREG|r1_out\(3))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\CONTROLU|ALUop[0]~0_combout\ & \regALU|dt_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \INSTREG|r1_out\(3),
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \regALU|dt_out\(26),
	combout => \JUMPMUX|Mux5~0_combout\);

-- Location: LCCOMB_X25_Y19_N30
\JUMPMUX|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux5~1_combout\ = (\JUMPMUX|Mux5~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & \ALUCOMP|Mux5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \JUMPMUX|Mux5~0_combout\,
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \ALUCOMP|Mux5~2_combout\,
	combout => \JUMPMUX|Mux5~1_combout\);

-- Location: LCCOMB_X24_Y12_N24
\JUMPMUX|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux4~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|r1_out\(4))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\regALU|dt_out\(27) & ((\CONTROLU|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(27),
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \INSTREG|r1_out\(4),
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux4~0_combout\);

-- Location: LCCOMB_X24_Y12_N22
\JUMPMUX|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux4~1_combout\ = (\JUMPMUX|Mux4~0_combout\) # ((!\CONTROLU|ALUop[0]~0_combout\ & (\ALUCOMP|Mux4~4_combout\ & !\CONTROLU|PCsrc[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \ALUCOMP|Mux4~4_combout\,
	datac => \JUMPMUX|Mux4~0_combout\,
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux4~1_combout\);

-- Location: LCCOMB_X15_Y13_N12
\JUMPMUX|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux3~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\PROGCOUNT|addr_out\(28))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\CONTROLU|ALUop[0]~0_combout\ & \regALU|dt_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \PROGCOUNT|addr_out\(28),
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \regALU|dt_out\(28),
	combout => \JUMPMUX|Mux3~0_combout\);

-- Location: LCCOMB_X15_Y13_N22
\JUMPMUX|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux3~1_combout\ = (\JUMPMUX|Mux3~0_combout\) # ((\ALUCOMP|Mux3~2_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & !\CONTROLU|PCsrc[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux3~0_combout\,
	datab => \ALUCOMP|Mux3~2_combout\,
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux3~1_combout\);

-- Location: LCCOMB_X20_Y13_N4
\JUMPMUX|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux2~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\PROGCOUNT|addr_out\(29))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\CONTROLU|ALUop[0]~0_combout\ & (\regALU|dt_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \regALU|dt_out\(29),
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \PROGCOUNT|addr_out\(29),
	combout => \JUMPMUX|Mux2~0_combout\);

-- Location: LCCOMB_X20_Y13_N0
\JUMPMUX|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux2~1_combout\ = (\JUMPMUX|Mux2~0_combout\) # ((\ALUCOMP|Mux2~2_combout\ & (!\CONTROLU|PCsrc[1]~0_combout\ & !\CONTROLU|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux2~2_combout\,
	datab => \JUMPMUX|Mux2~0_combout\,
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux2~1_combout\);

-- Location: LCCOMB_X27_Y13_N28
\JUMPMUX|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux1~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\PROGCOUNT|addr_out\(30))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\regALU|dt_out\(30) & (\CONTROLU|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(30),
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \PROGCOUNT|addr_out\(30),
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux1~0_combout\);

-- Location: LCCOMB_X27_Y13_N12
\JUMPMUX|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux1~1_combout\ = (\JUMPMUX|Mux1~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & \ALUCOMP|Mux1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \ALUCOMP|Mux1~2_combout\,
	datad => \JUMPMUX|Mux1~0_combout\,
	combout => \JUMPMUX|Mux1~1_combout\);

-- Location: LCCOMB_X16_Y13_N14
\JUMPMUX|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux0~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\PROGCOUNT|addr_out\(31))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\regALU|dt_out\(31) & \CONTROLU|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(31),
	datab => \regALU|dt_out\(31),
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux0~0_combout\);

-- Location: LCCOMB_X15_Y13_N20
\JUMPMUX|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux0~1_combout\ = (\JUMPMUX|Mux0~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & \ALUCOMP|Mux0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux0~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \ALUCOMP|Mux0~2_combout\,
	combout => \JUMPMUX|Mux0~1_combout\);

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(0));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(1));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(2));

-- Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(3));

-- Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(4));

-- Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(5));

-- Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(6));

-- Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(7));

-- Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(8));

-- Location: PIN_T16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(9));

-- Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(10));

-- Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(11));

-- Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(12));

-- Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(13));

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(14));

-- Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(15));

-- Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(16));

-- Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(17));

-- Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(18));

-- Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(19));

-- Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(20));

-- Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(21));

-- Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(22));

-- Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(23));

-- Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(24));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(25));

-- Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(26));

-- Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(27));

-- Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(28));

-- Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(29));

-- Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(30));

-- Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCMUX[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXPC|salida[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCMUX(31));

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(0));

-- Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(1));

-- Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(2));

-- Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(3));

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(4));

-- Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(5));

-- Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(6));

-- Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(7));

-- Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(8));

-- Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(9));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(10));

-- Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(11));

-- Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(12));

-- Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(13));

-- Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(14));

-- Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(15));

-- Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(16));

-- Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(17));

-- Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(18));

-- Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(19));

-- Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(20));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(21));

-- Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(22));

-- Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(23));

-- Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(24));

-- Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(25));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(26));

-- Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(27));

-- Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(28));

-- Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(29));

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(30));

-- Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(31));

-- Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AREG[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INSTREG|r1_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_AREG(0));

-- Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AREG[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INSTREG|r1_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_AREG(1));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AREG[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INSTREG|r1_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_AREG(2));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AREG[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INSTREG|r1_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_AREG(3));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AREG[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INSTREG|r1_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_AREG(4));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREG[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INSTREG|r2_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREG(0));

-- Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREG[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INSTREG|r2_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREG(1));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREG[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INSTREG|r2_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREG(2));

-- Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREG[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INSTREG|r2_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREG(3));

-- Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREG[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INSTREG|r2_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREG(4));

-- Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(0));

-- Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux30~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(1));

-- Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(2));

-- Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux28~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(3));

-- Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux27~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(4));

-- Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux26~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(5));

-- Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux25~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(6));

-- Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux24~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(7));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux23~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(8));

-- Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux22~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(9));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux21~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(10));

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux20~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(11));

-- Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux19~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(12));

-- Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux18~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(13));

-- Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux17~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(14));

-- Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(15));

-- Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux15~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(16));

-- Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(17));

-- Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(18));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux12~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(19));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux11~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(20));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(21));

-- Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux9~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(22));

-- Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(23));

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(24));

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(25));

-- Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(26));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux4~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(27));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(28));

-- Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(29));

-- Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(30));

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(31));

-- Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(0));

-- Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[1]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(1));

-- Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[2]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(2));

-- Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[3]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(3));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(4));

-- Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[5]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(5));

-- Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(6));

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(7));

-- Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(8));

-- Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[9]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(9));

-- Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[10]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(10));

-- Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(11));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[12]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(12));

-- Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(13));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[14]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(14));

-- Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(15));

-- Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(16));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(17));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(18));

-- Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[19]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(19));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(20));

-- Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[21]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(21));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(22));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[23]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(23));

-- Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[24]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(24));

-- Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(25));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[26]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(26));

-- Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[27]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(27));

-- Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[28]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(28));

-- Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[29]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(29));

-- Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(30));

-- Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(31));

-- Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux31~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(0));

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux30~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(1));

-- Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux29~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(2));

-- Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux28~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(3));

-- Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux27~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(4));

-- Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux26~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(5));

-- Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux25~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(6));

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux24~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(7));

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux23~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(8));

-- Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux22~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(9));

-- Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux21~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(10));

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux20~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(11));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(12));

-- Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(13));

-- Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(14));

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(15));

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(16));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(17));

-- Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(18));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(19));

-- Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(20));

-- Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(21));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(22));

-- Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(23));

-- Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(24));

-- Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(25));

-- Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(26));

-- Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(27));

-- Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(28));

-- Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(29));

-- Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(30));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(31));

-- Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrReg[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXRegDst|salida[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrReg(0));

-- Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrReg[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXRegDst|salida[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrReg(1));

-- Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrReg[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXRegDst|salida[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrReg(2));

-- Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrReg[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXRegDst|salida[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrReg(3));

-- Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrReg[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXRegDst|salida[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrReg(4));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(0));

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(1));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(2));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(3));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(4));

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(5));

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(6));

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(7));

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(8));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(9));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(10));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(11));

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(12));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(13));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(14));

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(15));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(16));

-- Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(17));

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(18));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(19));

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(20));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(21));

-- Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(22));

-- Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(23));

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(24));

-- Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(25));

-- Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(26));

-- Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(27));

-- Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(28));

-- Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(29));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(30));

-- Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(31));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(0));

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(1));

-- Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux29~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(2));

-- Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux28~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(3));

-- Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux27~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(4));

-- Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux26~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(5));

-- Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux25~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(6));

-- Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(7));

-- Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(8));

-- Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(9));

-- Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux21~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(10));

-- Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux20~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(11));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux19~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(12));

-- Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux18~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(13));

-- Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux17~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(14));

-- Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(15));

-- Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux15~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(16));

-- Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(17));

-- Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux13~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(18));

-- Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(19));

-- Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(20));

-- Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(21));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux9~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(22));

-- Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(23));

-- Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(24));

-- Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(25));

-- Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(26));

-- Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(27));

-- Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(28));

-- Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(29));

-- Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(30));

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(31));

-- Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sts[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \NEWST|CS\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sts(0));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sts[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \NEWST|CS\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sts(1));

-- Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sts[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \NEWST|CS\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sts(2));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sts[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \NEWST|CS\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sts(3));
END structure;


