verilog xil_defaultlib --include "../../../../MyIP_Project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MyIP_Project.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog" --include "../../../../MyIP_Project.srcs/sources_1/bd/design_1/ipshared/e0a2/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/095c/src/MyIP_Adder8bit.v" \
"../../../bd/design_1/ipshared/095c/hdl/MyIP_Adder8bit_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/095c/hdl/MyIP_Adder8bit_v1_0.v" \
"../../../bd/design_1/ip/design_1_MyIP_Adder8bit_0_0/sim/design_1_MyIP_Adder8bit_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
