
PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003eb4  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08004048  08004048  00005048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004080  08004080  0000600c  2**0
                  CONTENTS
  4 .ARM          00000000  08004080  08004080  0000600c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004080  08004080  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004080  08004080  00005080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004084  08004084  00005084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004088  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000600c  2**0
                  CONTENTS
 10 .bss          000000f4  2000000c  2000000c  0000600c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000100  20000100  0000600c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d4c8  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a0c  00000000  00000000  00013504  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000be0  00000000  00000000  00014f10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000095a  00000000  00000000  00015af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001fcce  00000000  00000000  0001644a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f3aa  00000000  00000000  00036118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c64c8  00000000  00000000  000454c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010b98a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000321c  00000000  00000000  0010b9d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  0010ebec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08004030 	.word	0x08004030

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08004030 	.word	0x08004030

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d8:	f000 faa2 	bl	8000720 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001dc:	f000 f80e 	bl	80001fc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e0:	f000 f916 	bl	8000410 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001e4:	f000 f8e4 	bl	80003b0 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80001e8:	f000 f86a 	bl	80002c0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80001ec:	2104      	movs	r1, #4
 80001ee:	4802      	ldr	r0, [pc, #8]	@ (80001f8 <main+0x24>)
 80001f0:	f002 face 	bl	8002790 <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001f4:	bf00      	nop
 80001f6:	e7fd      	b.n	80001f4 <main+0x20>
 80001f8:	20000028 	.word	0x20000028

080001fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b0a6      	sub	sp, #152	@ 0x98
 8000200:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000202:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000206:	2228      	movs	r2, #40	@ 0x28
 8000208:	2100      	movs	r1, #0
 800020a:	4618      	mov	r0, r3
 800020c:	f003 fee3 	bl	8003fd6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000210:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000214:	2200      	movs	r2, #0
 8000216:	601a      	str	r2, [r3, #0]
 8000218:	605a      	str	r2, [r3, #4]
 800021a:	609a      	str	r2, [r3, #8]
 800021c:	60da      	str	r2, [r3, #12]
 800021e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000220:	1d3b      	adds	r3, r7, #4
 8000222:	2258      	movs	r2, #88	@ 0x58
 8000224:	2100      	movs	r1, #0
 8000226:	4618      	mov	r0, r3
 8000228:	f003 fed5 	bl	8003fd6 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800022c:	2302      	movs	r3, #2
 800022e:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000230:	2301      	movs	r3, #1
 8000232:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000234:	2310      	movs	r3, #16
 8000236:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800023a:	2302      	movs	r3, #2
 800023c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000240:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000244:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000248:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800024c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000250:	2300      	movs	r3, #0
 8000252:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000256:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800025a:	4618      	mov	r0, r3
 800025c:	f000 fd4e 	bl	8000cfc <HAL_RCC_OscConfig>
 8000260:	4603      	mov	r3, r0
 8000262:	2b00      	cmp	r3, #0
 8000264:	d001      	beq.n	800026a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000266:	f000 f92d 	bl	80004c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800026a:	230f      	movs	r3, #15
 800026c:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800026e:	2302      	movs	r3, #2
 8000270:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000272:	2300      	movs	r3, #0
 8000274:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000276:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800027a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800027c:	2300      	movs	r3, #0
 800027e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000280:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000284:	2102      	movs	r1, #2
 8000286:	4618      	mov	r0, r3
 8000288:	f001 fd8c 	bl	8001da4 <HAL_RCC_ClockConfig>
 800028c:	4603      	mov	r3, r0
 800028e:	2b00      	cmp	r3, #0
 8000290:	d001      	beq.n	8000296 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000292:	f000 f917 	bl	80004c4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM34;
 8000296:	4b09      	ldr	r3, [pc, #36]	@ (80002bc <SystemClock_Config+0xc0>)
 8000298:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800029a:	2300      	movs	r3, #0
 800029c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 800029e:	2300      	movs	r3, #0
 80002a0:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002a2:	1d3b      	adds	r3, r7, #4
 80002a4:	4618      	mov	r0, r3
 80002a6:	f001 ff9d 	bl	80021e4 <HAL_RCCEx_PeriphCLKConfig>
 80002aa:	4603      	mov	r3, r0
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d001      	beq.n	80002b4 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80002b0:	f000 f908 	bl	80004c4 <Error_Handler>
  }
}
 80002b4:	bf00      	nop
 80002b6:	3798      	adds	r7, #152	@ 0x98
 80002b8:	46bd      	mov	sp, r7
 80002ba:	bd80      	pop	{r7, pc}
 80002bc:	00200002 	.word	0x00200002

080002c0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b08e      	sub	sp, #56	@ 0x38
 80002c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80002ca:	2200      	movs	r2, #0
 80002cc:	601a      	str	r2, [r3, #0]
 80002ce:	605a      	str	r2, [r3, #4]
 80002d0:	609a      	str	r2, [r3, #8]
 80002d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002d4:	f107 031c 	add.w	r3, r7, #28
 80002d8:	2200      	movs	r2, #0
 80002da:	601a      	str	r2, [r3, #0]
 80002dc:	605a      	str	r2, [r3, #4]
 80002de:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80002e0:	463b      	mov	r3, r7
 80002e2:	2200      	movs	r2, #0
 80002e4:	601a      	str	r2, [r3, #0]
 80002e6:	605a      	str	r2, [r3, #4]
 80002e8:	609a      	str	r2, [r3, #8]
 80002ea:	60da      	str	r2, [r3, #12]
 80002ec:	611a      	str	r2, [r3, #16]
 80002ee:	615a      	str	r2, [r3, #20]
 80002f0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */

  htim3.Instance = TIM3;
 80002f2:	4b2d      	ldr	r3, [pc, #180]	@ (80003a8 <MX_TIM3_Init+0xe8>)
 80002f4:	4a2d      	ldr	r2, [pc, #180]	@ (80003ac <MX_TIM3_Init+0xec>)
 80002f6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 282;
 80002f8:	4b2b      	ldr	r3, [pc, #172]	@ (80003a8 <MX_TIM3_Init+0xe8>)
 80002fa:	f44f 728d 	mov.w	r2, #282	@ 0x11a
 80002fe:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000300:	4b29      	ldr	r3, [pc, #164]	@ (80003a8 <MX_TIM3_Init+0xe8>)
 8000302:	2200      	movs	r2, #0
 8000304:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255;
 8000306:	4b28      	ldr	r3, [pc, #160]	@ (80003a8 <MX_TIM3_Init+0xe8>)
 8000308:	22ff      	movs	r2, #255	@ 0xff
 800030a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800030c:	4b26      	ldr	r3, [pc, #152]	@ (80003a8 <MX_TIM3_Init+0xe8>)
 800030e:	2200      	movs	r2, #0
 8000310:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000312:	4b25      	ldr	r3, [pc, #148]	@ (80003a8 <MX_TIM3_Init+0xe8>)
 8000314:	2280      	movs	r2, #128	@ 0x80
 8000316:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000318:	4823      	ldr	r0, [pc, #140]	@ (80003a8 <MX_TIM3_Init+0xe8>)
 800031a:	f002 f981 	bl	8002620 <HAL_TIM_Base_Init>
 800031e:	4603      	mov	r3, r0
 8000320:	2b00      	cmp	r3, #0
 8000322:	d001      	beq.n	8000328 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000324:	f000 f8ce 	bl	80004c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000328:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800032c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800032e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000332:	4619      	mov	r1, r3
 8000334:	481c      	ldr	r0, [pc, #112]	@ (80003a8 <MX_TIM3_Init+0xe8>)
 8000336:	f002 fc4b 	bl	8002bd0 <HAL_TIM_ConfigClockSource>
 800033a:	4603      	mov	r3, r0
 800033c:	2b00      	cmp	r3, #0
 800033e:	d001      	beq.n	8000344 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000340:	f000 f8c0 	bl	80004c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000344:	4818      	ldr	r0, [pc, #96]	@ (80003a8 <MX_TIM3_Init+0xe8>)
 8000346:	f002 f9c2 	bl	80026ce <HAL_TIM_PWM_Init>
 800034a:	4603      	mov	r3, r0
 800034c:	2b00      	cmp	r3, #0
 800034e:	d001      	beq.n	8000354 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000350:	f000 f8b8 	bl	80004c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000354:	2300      	movs	r3, #0
 8000356:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000358:	2300      	movs	r3, #0
 800035a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800035c:	f107 031c 	add.w	r3, r7, #28
 8000360:	4619      	mov	r1, r3
 8000362:	4811      	ldr	r0, [pc, #68]	@ (80003a8 <MX_TIM3_Init+0xe8>)
 8000364:	f003 f96e 	bl	8003644 <HAL_TIMEx_MasterConfigSynchronization>
 8000368:	4603      	mov	r3, r0
 800036a:	2b00      	cmp	r3, #0
 800036c:	d001      	beq.n	8000372 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800036e:	f000 f8a9 	bl	80004c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000372:	2360      	movs	r3, #96	@ 0x60
 8000374:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 127;
 8000376:	237f      	movs	r3, #127	@ 0x7f
 8000378:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800037a:	2300      	movs	r3, #0
 800037c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800037e:	2300      	movs	r3, #0
 8000380:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000382:	463b      	mov	r3, r7
 8000384:	2204      	movs	r2, #4
 8000386:	4619      	mov	r1, r3
 8000388:	4807      	ldr	r0, [pc, #28]	@ (80003a8 <MX_TIM3_Init+0xe8>)
 800038a:	f002 fb0d 	bl	80029a8 <HAL_TIM_PWM_ConfigChannel>
 800038e:	4603      	mov	r3, r0
 8000390:	2b00      	cmp	r3, #0
 8000392:	d001      	beq.n	8000398 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000394:	f000 f896 	bl	80004c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000398:	4803      	ldr	r0, [pc, #12]	@ (80003a8 <MX_TIM3_Init+0xe8>)
 800039a:	f000 f8dd 	bl	8000558 <HAL_TIM_MspPostInit>

}
 800039e:	bf00      	nop
 80003a0:	3738      	adds	r7, #56	@ 0x38
 80003a2:	46bd      	mov	sp, r7
 80003a4:	bd80      	pop	{r7, pc}
 80003a6:	bf00      	nop
 80003a8:	20000028 	.word	0x20000028
 80003ac:	40000400 	.word	0x40000400

080003b0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80003b4:	4b14      	ldr	r3, [pc, #80]	@ (8000408 <MX_USART2_UART_Init+0x58>)
 80003b6:	4a15      	ldr	r2, [pc, #84]	@ (800040c <MX_USART2_UART_Init+0x5c>)
 80003b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80003ba:	4b13      	ldr	r3, [pc, #76]	@ (8000408 <MX_USART2_UART_Init+0x58>)
 80003bc:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80003c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003c2:	4b11      	ldr	r3, [pc, #68]	@ (8000408 <MX_USART2_UART_Init+0x58>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000408 <MX_USART2_UART_Init+0x58>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000408 <MX_USART2_UART_Init+0x58>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000408 <MX_USART2_UART_Init+0x58>)
 80003d6:	220c      	movs	r2, #12
 80003d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003da:	4b0b      	ldr	r3, [pc, #44]	@ (8000408 <MX_USART2_UART_Init+0x58>)
 80003dc:	2200      	movs	r2, #0
 80003de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003e0:	4b09      	ldr	r3, [pc, #36]	@ (8000408 <MX_USART2_UART_Init+0x58>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003e6:	4b08      	ldr	r3, [pc, #32]	@ (8000408 <MX_USART2_UART_Init+0x58>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003ec:	4b06      	ldr	r3, [pc, #24]	@ (8000408 <MX_USART2_UART_Init+0x58>)
 80003ee:	2200      	movs	r2, #0
 80003f0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003f2:	4805      	ldr	r0, [pc, #20]	@ (8000408 <MX_USART2_UART_Init+0x58>)
 80003f4:	f003 f9b2 	bl	800375c <HAL_UART_Init>
 80003f8:	4603      	mov	r3, r0
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d001      	beq.n	8000402 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80003fe:	f000 f861 	bl	80004c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000402:	bf00      	nop
 8000404:	bd80      	pop	{r7, pc}
 8000406:	bf00      	nop
 8000408:	20000074 	.word	0x20000074
 800040c:	40004400 	.word	0x40004400

08000410 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	b088      	sub	sp, #32
 8000414:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000416:	f107 030c 	add.w	r3, r7, #12
 800041a:	2200      	movs	r2, #0
 800041c:	601a      	str	r2, [r3, #0]
 800041e:	605a      	str	r2, [r3, #4]
 8000420:	609a      	str	r2, [r3, #8]
 8000422:	60da      	str	r2, [r3, #12]
 8000424:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000426:	4b25      	ldr	r3, [pc, #148]	@ (80004bc <MX_GPIO_Init+0xac>)
 8000428:	695b      	ldr	r3, [r3, #20]
 800042a:	4a24      	ldr	r2, [pc, #144]	@ (80004bc <MX_GPIO_Init+0xac>)
 800042c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000430:	6153      	str	r3, [r2, #20]
 8000432:	4b22      	ldr	r3, [pc, #136]	@ (80004bc <MX_GPIO_Init+0xac>)
 8000434:	695b      	ldr	r3, [r3, #20]
 8000436:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800043a:	60bb      	str	r3, [r7, #8]
 800043c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800043e:	4b1f      	ldr	r3, [pc, #124]	@ (80004bc <MX_GPIO_Init+0xac>)
 8000440:	695b      	ldr	r3, [r3, #20]
 8000442:	4a1e      	ldr	r2, [pc, #120]	@ (80004bc <MX_GPIO_Init+0xac>)
 8000444:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000448:	6153      	str	r3, [r2, #20]
 800044a:	4b1c      	ldr	r3, [pc, #112]	@ (80004bc <MX_GPIO_Init+0xac>)
 800044c:	695b      	ldr	r3, [r3, #20]
 800044e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000452:	607b      	str	r3, [r7, #4]
 8000454:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000456:	4b19      	ldr	r3, [pc, #100]	@ (80004bc <MX_GPIO_Init+0xac>)
 8000458:	695b      	ldr	r3, [r3, #20]
 800045a:	4a18      	ldr	r2, [pc, #96]	@ (80004bc <MX_GPIO_Init+0xac>)
 800045c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000460:	6153      	str	r3, [r2, #20]
 8000462:	4b16      	ldr	r3, [pc, #88]	@ (80004bc <MX_GPIO_Init+0xac>)
 8000464:	695b      	ldr	r3, [r3, #20]
 8000466:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800046a:	603b      	str	r3, [r7, #0]
 800046c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800046e:	2200      	movs	r2, #0
 8000470:	2120      	movs	r1, #32
 8000472:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000476:	f000 fc29 	bl	8000ccc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800047a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800047e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000480:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000484:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000486:	2300      	movs	r3, #0
 8000488:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800048a:	f107 030c 	add.w	r3, r7, #12
 800048e:	4619      	mov	r1, r3
 8000490:	480b      	ldr	r0, [pc, #44]	@ (80004c0 <MX_GPIO_Init+0xb0>)
 8000492:	f000 fa91 	bl	80009b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000496:	2320      	movs	r3, #32
 8000498:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800049a:	2301      	movs	r3, #1
 800049c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800049e:	2300      	movs	r3, #0
 80004a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004a2:	2300      	movs	r3, #0
 80004a4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80004a6:	f107 030c 	add.w	r3, r7, #12
 80004aa:	4619      	mov	r1, r3
 80004ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004b0:	f000 fa82 	bl	80009b8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004b4:	bf00      	nop
 80004b6:	3720      	adds	r7, #32
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}
 80004bc:	40021000 	.word	0x40021000
 80004c0:	48000800 	.word	0x48000800

080004c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004c8:	b672      	cpsid	i
}
 80004ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004cc:	bf00      	nop
 80004ce:	e7fd      	b.n	80004cc <Error_Handler+0x8>

080004d0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000514 <HAL_MspInit+0x44>)
 80004d8:	699b      	ldr	r3, [r3, #24]
 80004da:	4a0e      	ldr	r2, [pc, #56]	@ (8000514 <HAL_MspInit+0x44>)
 80004dc:	f043 0301 	orr.w	r3, r3, #1
 80004e0:	6193      	str	r3, [r2, #24]
 80004e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000514 <HAL_MspInit+0x44>)
 80004e4:	699b      	ldr	r3, [r3, #24]
 80004e6:	f003 0301 	and.w	r3, r3, #1
 80004ea:	607b      	str	r3, [r7, #4]
 80004ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ee:	4b09      	ldr	r3, [pc, #36]	@ (8000514 <HAL_MspInit+0x44>)
 80004f0:	69db      	ldr	r3, [r3, #28]
 80004f2:	4a08      	ldr	r2, [pc, #32]	@ (8000514 <HAL_MspInit+0x44>)
 80004f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004f8:	61d3      	str	r3, [r2, #28]
 80004fa:	4b06      	ldr	r3, [pc, #24]	@ (8000514 <HAL_MspInit+0x44>)
 80004fc:	69db      	ldr	r3, [r3, #28]
 80004fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000502:	603b      	str	r3, [r7, #0]
 8000504:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000506:	2007      	movs	r0, #7
 8000508:	f000 fa22 	bl	8000950 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800050c:	bf00      	nop
 800050e:	3708      	adds	r7, #8
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}
 8000514:	40021000 	.word	0x40021000

08000518 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000518:	b480      	push	{r7}
 800051a:	b085      	sub	sp, #20
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	4a0a      	ldr	r2, [pc, #40]	@ (8000550 <HAL_TIM_Base_MspInit+0x38>)
 8000526:	4293      	cmp	r3, r2
 8000528:	d10b      	bne.n	8000542 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800052a:	4b0a      	ldr	r3, [pc, #40]	@ (8000554 <HAL_TIM_Base_MspInit+0x3c>)
 800052c:	69db      	ldr	r3, [r3, #28]
 800052e:	4a09      	ldr	r2, [pc, #36]	@ (8000554 <HAL_TIM_Base_MspInit+0x3c>)
 8000530:	f043 0302 	orr.w	r3, r3, #2
 8000534:	61d3      	str	r3, [r2, #28]
 8000536:	4b07      	ldr	r3, [pc, #28]	@ (8000554 <HAL_TIM_Base_MspInit+0x3c>)
 8000538:	69db      	ldr	r3, [r3, #28]
 800053a:	f003 0302 	and.w	r3, r3, #2
 800053e:	60fb      	str	r3, [r7, #12]
 8000540:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000542:	bf00      	nop
 8000544:	3714      	adds	r7, #20
 8000546:	46bd      	mov	sp, r7
 8000548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop
 8000550:	40000400 	.word	0x40000400
 8000554:	40021000 	.word	0x40021000

08000558 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b088      	sub	sp, #32
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000560:	f107 030c 	add.w	r3, r7, #12
 8000564:	2200      	movs	r2, #0
 8000566:	601a      	str	r2, [r3, #0]
 8000568:	605a      	str	r2, [r3, #4]
 800056a:	609a      	str	r2, [r3, #8]
 800056c:	60da      	str	r2, [r3, #12]
 800056e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	4a11      	ldr	r2, [pc, #68]	@ (80005bc <HAL_TIM_MspPostInit+0x64>)
 8000576:	4293      	cmp	r3, r2
 8000578:	d11c      	bne.n	80005b4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800057a:	4b11      	ldr	r3, [pc, #68]	@ (80005c0 <HAL_TIM_MspPostInit+0x68>)
 800057c:	695b      	ldr	r3, [r3, #20]
 800057e:	4a10      	ldr	r2, [pc, #64]	@ (80005c0 <HAL_TIM_MspPostInit+0x68>)
 8000580:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000584:	6153      	str	r3, [r2, #20]
 8000586:	4b0e      	ldr	r3, [pc, #56]	@ (80005c0 <HAL_TIM_MspPostInit+0x68>)
 8000588:	695b      	ldr	r3, [r3, #20]
 800058a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800058e:	60bb      	str	r3, [r7, #8]
 8000590:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000592:	2380      	movs	r3, #128	@ 0x80
 8000594:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000596:	2302      	movs	r3, #2
 8000598:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800059a:	2300      	movs	r3, #0
 800059c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800059e:	2300      	movs	r3, #0
 80005a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80005a2:	2302      	movs	r3, #2
 80005a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a6:	f107 030c 	add.w	r3, r7, #12
 80005aa:	4619      	mov	r1, r3
 80005ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005b0:	f000 fa02 	bl	80009b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80005b4:	bf00      	nop
 80005b6:	3720      	adds	r7, #32
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	40000400 	.word	0x40000400
 80005c0:	40021000 	.word	0x40021000

080005c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b08a      	sub	sp, #40	@ 0x28
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005cc:	f107 0314 	add.w	r3, r7, #20
 80005d0:	2200      	movs	r2, #0
 80005d2:	601a      	str	r2, [r3, #0]
 80005d4:	605a      	str	r2, [r3, #4]
 80005d6:	609a      	str	r2, [r3, #8]
 80005d8:	60da      	str	r2, [r3, #12]
 80005da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a17      	ldr	r2, [pc, #92]	@ (8000640 <HAL_UART_MspInit+0x7c>)
 80005e2:	4293      	cmp	r3, r2
 80005e4:	d128      	bne.n	8000638 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80005e6:	4b17      	ldr	r3, [pc, #92]	@ (8000644 <HAL_UART_MspInit+0x80>)
 80005e8:	69db      	ldr	r3, [r3, #28]
 80005ea:	4a16      	ldr	r2, [pc, #88]	@ (8000644 <HAL_UART_MspInit+0x80>)
 80005ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005f0:	61d3      	str	r3, [r2, #28]
 80005f2:	4b14      	ldr	r3, [pc, #80]	@ (8000644 <HAL_UART_MspInit+0x80>)
 80005f4:	69db      	ldr	r3, [r3, #28]
 80005f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005fa:	613b      	str	r3, [r7, #16]
 80005fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005fe:	4b11      	ldr	r3, [pc, #68]	@ (8000644 <HAL_UART_MspInit+0x80>)
 8000600:	695b      	ldr	r3, [r3, #20]
 8000602:	4a10      	ldr	r2, [pc, #64]	@ (8000644 <HAL_UART_MspInit+0x80>)
 8000604:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000608:	6153      	str	r3, [r2, #20]
 800060a:	4b0e      	ldr	r3, [pc, #56]	@ (8000644 <HAL_UART_MspInit+0x80>)
 800060c:	695b      	ldr	r3, [r3, #20]
 800060e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000612:	60fb      	str	r3, [r7, #12]
 8000614:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000616:	230c      	movs	r3, #12
 8000618:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800061a:	2302      	movs	r3, #2
 800061c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800061e:	2300      	movs	r3, #0
 8000620:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000622:	2300      	movs	r3, #0
 8000624:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000626:	2307      	movs	r3, #7
 8000628:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800062a:	f107 0314 	add.w	r3, r7, #20
 800062e:	4619      	mov	r1, r3
 8000630:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000634:	f000 f9c0 	bl	80009b8 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000638:	bf00      	nop
 800063a:	3728      	adds	r7, #40	@ 0x28
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	40004400 	.word	0x40004400
 8000644:	40021000 	.word	0x40021000

08000648 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800064c:	bf00      	nop
 800064e:	e7fd      	b.n	800064c <NMI_Handler+0x4>

08000650 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000654:	bf00      	nop
 8000656:	e7fd      	b.n	8000654 <HardFault_Handler+0x4>

08000658 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800065c:	bf00      	nop
 800065e:	e7fd      	b.n	800065c <MemManage_Handler+0x4>

08000660 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000664:	bf00      	nop
 8000666:	e7fd      	b.n	8000664 <BusFault_Handler+0x4>

08000668 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800066c:	bf00      	nop
 800066e:	e7fd      	b.n	800066c <UsageFault_Handler+0x4>

08000670 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000674:	bf00      	nop
 8000676:	46bd      	mov	sp, r7
 8000678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067c:	4770      	bx	lr

0800067e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800067e:	b480      	push	{r7}
 8000680:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000682:	bf00      	nop
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr

0800068c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000690:	bf00      	nop
 8000692:	46bd      	mov	sp, r7
 8000694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000698:	4770      	bx	lr

0800069a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800069a:	b580      	push	{r7, lr}
 800069c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800069e:	f000 f885 	bl	80007ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006a2:	bf00      	nop
 80006a4:	bd80      	pop	{r7, pc}
	...

080006a8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80006ac:	4b06      	ldr	r3, [pc, #24]	@ (80006c8 <SystemInit+0x20>)
 80006ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006b2:	4a05      	ldr	r2, [pc, #20]	@ (80006c8 <SystemInit+0x20>)
 80006b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006bc:	bf00      	nop
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop
 80006c8:	e000ed00 	.word	0xe000ed00

080006cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000704 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80006d0:	f7ff ffea 	bl	80006a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006d4:	480c      	ldr	r0, [pc, #48]	@ (8000708 <LoopForever+0x6>)
  ldr r1, =_edata
 80006d6:	490d      	ldr	r1, [pc, #52]	@ (800070c <LoopForever+0xa>)
  ldr r2, =_sidata
 80006d8:	4a0d      	ldr	r2, [pc, #52]	@ (8000710 <LoopForever+0xe>)
  movs r3, #0
 80006da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006dc:	e002      	b.n	80006e4 <LoopCopyDataInit>

080006de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006e2:	3304      	adds	r3, #4

080006e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006e8:	d3f9      	bcc.n	80006de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006ea:	4a0a      	ldr	r2, [pc, #40]	@ (8000714 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006ec:	4c0a      	ldr	r4, [pc, #40]	@ (8000718 <LoopForever+0x16>)
  movs r3, #0
 80006ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006f0:	e001      	b.n	80006f6 <LoopFillZerobss>

080006f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006f4:	3204      	adds	r2, #4

080006f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006f8:	d3fb      	bcc.n	80006f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006fa:	f003 fc75 	bl	8003fe8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80006fe:	f7ff fd69 	bl	80001d4 <main>

08000702 <LoopForever>:

LoopForever:
    b LoopForever
 8000702:	e7fe      	b.n	8000702 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000704:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000708:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800070c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000710:	08004088 	.word	0x08004088
  ldr r2, =_sbss
 8000714:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000718:	20000100 	.word	0x20000100

0800071c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800071c:	e7fe      	b.n	800071c <ADC1_2_IRQHandler>
	...

08000720 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000724:	4b08      	ldr	r3, [pc, #32]	@ (8000748 <HAL_Init+0x28>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4a07      	ldr	r2, [pc, #28]	@ (8000748 <HAL_Init+0x28>)
 800072a:	f043 0310 	orr.w	r3, r3, #16
 800072e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000730:	2003      	movs	r0, #3
 8000732:	f000 f90d 	bl	8000950 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000736:	2000      	movs	r0, #0
 8000738:	f000 f808 	bl	800074c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800073c:	f7ff fec8 	bl	80004d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000740:	2300      	movs	r3, #0
}
 8000742:	4618      	mov	r0, r3
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40022000 	.word	0x40022000

0800074c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000754:	4b12      	ldr	r3, [pc, #72]	@ (80007a0 <HAL_InitTick+0x54>)
 8000756:	681a      	ldr	r2, [r3, #0]
 8000758:	4b12      	ldr	r3, [pc, #72]	@ (80007a4 <HAL_InitTick+0x58>)
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	4619      	mov	r1, r3
 800075e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000762:	fbb3 f3f1 	udiv	r3, r3, r1
 8000766:	fbb2 f3f3 	udiv	r3, r2, r3
 800076a:	4618      	mov	r0, r3
 800076c:	f000 f917 	bl	800099e <HAL_SYSTICK_Config>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000776:	2301      	movs	r3, #1
 8000778:	e00e      	b.n	8000798 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	2b0f      	cmp	r3, #15
 800077e:	d80a      	bhi.n	8000796 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000780:	2200      	movs	r2, #0
 8000782:	6879      	ldr	r1, [r7, #4]
 8000784:	f04f 30ff 	mov.w	r0, #4294967295
 8000788:	f000 f8ed 	bl	8000966 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800078c:	4a06      	ldr	r2, [pc, #24]	@ (80007a8 <HAL_InitTick+0x5c>)
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000792:	2300      	movs	r3, #0
 8000794:	e000      	b.n	8000798 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000796:	2301      	movs	r3, #1
}
 8000798:	4618      	mov	r0, r3
 800079a:	3708      	adds	r7, #8
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	20000000 	.word	0x20000000
 80007a4:	20000008 	.word	0x20000008
 80007a8:	20000004 	.word	0x20000004

080007ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007b0:	4b06      	ldr	r3, [pc, #24]	@ (80007cc <HAL_IncTick+0x20>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	461a      	mov	r2, r3
 80007b6:	4b06      	ldr	r3, [pc, #24]	@ (80007d0 <HAL_IncTick+0x24>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	4413      	add	r3, r2
 80007bc:	4a04      	ldr	r2, [pc, #16]	@ (80007d0 <HAL_IncTick+0x24>)
 80007be:	6013      	str	r3, [r2, #0]
}
 80007c0:	bf00      	nop
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	20000008 	.word	0x20000008
 80007d0:	200000fc 	.word	0x200000fc

080007d4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  return uwTick;  
 80007d8:	4b03      	ldr	r3, [pc, #12]	@ (80007e8 <HAL_GetTick+0x14>)
 80007da:	681b      	ldr	r3, [r3, #0]
}
 80007dc:	4618      	mov	r0, r3
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	200000fc 	.word	0x200000fc

080007ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b085      	sub	sp, #20
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	f003 0307 	and.w	r3, r3, #7
 80007fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000830 <__NVIC_SetPriorityGrouping+0x44>)
 80007fe:	68db      	ldr	r3, [r3, #12]
 8000800:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000802:	68ba      	ldr	r2, [r7, #8]
 8000804:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000808:	4013      	ands	r3, r2
 800080a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000814:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000818:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800081c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800081e:	4a04      	ldr	r2, [pc, #16]	@ (8000830 <__NVIC_SetPriorityGrouping+0x44>)
 8000820:	68bb      	ldr	r3, [r7, #8]
 8000822:	60d3      	str	r3, [r2, #12]
}
 8000824:	bf00      	nop
 8000826:	3714      	adds	r7, #20
 8000828:	46bd      	mov	sp, r7
 800082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082e:	4770      	bx	lr
 8000830:	e000ed00 	.word	0xe000ed00

08000834 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000838:	4b04      	ldr	r3, [pc, #16]	@ (800084c <__NVIC_GetPriorityGrouping+0x18>)
 800083a:	68db      	ldr	r3, [r3, #12]
 800083c:	0a1b      	lsrs	r3, r3, #8
 800083e:	f003 0307 	and.w	r3, r3, #7
}
 8000842:	4618      	mov	r0, r3
 8000844:	46bd      	mov	sp, r7
 8000846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084a:	4770      	bx	lr
 800084c:	e000ed00 	.word	0xe000ed00

08000850 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000850:	b480      	push	{r7}
 8000852:	b083      	sub	sp, #12
 8000854:	af00      	add	r7, sp, #0
 8000856:	4603      	mov	r3, r0
 8000858:	6039      	str	r1, [r7, #0]
 800085a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800085c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000860:	2b00      	cmp	r3, #0
 8000862:	db0a      	blt.n	800087a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	b2da      	uxtb	r2, r3
 8000868:	490c      	ldr	r1, [pc, #48]	@ (800089c <__NVIC_SetPriority+0x4c>)
 800086a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800086e:	0112      	lsls	r2, r2, #4
 8000870:	b2d2      	uxtb	r2, r2
 8000872:	440b      	add	r3, r1
 8000874:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000878:	e00a      	b.n	8000890 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800087a:	683b      	ldr	r3, [r7, #0]
 800087c:	b2da      	uxtb	r2, r3
 800087e:	4908      	ldr	r1, [pc, #32]	@ (80008a0 <__NVIC_SetPriority+0x50>)
 8000880:	79fb      	ldrb	r3, [r7, #7]
 8000882:	f003 030f 	and.w	r3, r3, #15
 8000886:	3b04      	subs	r3, #4
 8000888:	0112      	lsls	r2, r2, #4
 800088a:	b2d2      	uxtb	r2, r2
 800088c:	440b      	add	r3, r1
 800088e:	761a      	strb	r2, [r3, #24]
}
 8000890:	bf00      	nop
 8000892:	370c      	adds	r7, #12
 8000894:	46bd      	mov	sp, r7
 8000896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089a:	4770      	bx	lr
 800089c:	e000e100 	.word	0xe000e100
 80008a0:	e000ed00 	.word	0xe000ed00

080008a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b089      	sub	sp, #36	@ 0x24
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	60f8      	str	r0, [r7, #12]
 80008ac:	60b9      	str	r1, [r7, #8]
 80008ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	f003 0307 	and.w	r3, r3, #7
 80008b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008b8:	69fb      	ldr	r3, [r7, #28]
 80008ba:	f1c3 0307 	rsb	r3, r3, #7
 80008be:	2b04      	cmp	r3, #4
 80008c0:	bf28      	it	cs
 80008c2:	2304      	movcs	r3, #4
 80008c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008c6:	69fb      	ldr	r3, [r7, #28]
 80008c8:	3304      	adds	r3, #4
 80008ca:	2b06      	cmp	r3, #6
 80008cc:	d902      	bls.n	80008d4 <NVIC_EncodePriority+0x30>
 80008ce:	69fb      	ldr	r3, [r7, #28]
 80008d0:	3b03      	subs	r3, #3
 80008d2:	e000      	b.n	80008d6 <NVIC_EncodePriority+0x32>
 80008d4:	2300      	movs	r3, #0
 80008d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008d8:	f04f 32ff 	mov.w	r2, #4294967295
 80008dc:	69bb      	ldr	r3, [r7, #24]
 80008de:	fa02 f303 	lsl.w	r3, r2, r3
 80008e2:	43da      	mvns	r2, r3
 80008e4:	68bb      	ldr	r3, [r7, #8]
 80008e6:	401a      	ands	r2, r3
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008ec:	f04f 31ff 	mov.w	r1, #4294967295
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	fa01 f303 	lsl.w	r3, r1, r3
 80008f6:	43d9      	mvns	r1, r3
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008fc:	4313      	orrs	r3, r2
         );
}
 80008fe:	4618      	mov	r0, r3
 8000900:	3724      	adds	r7, #36	@ 0x24
 8000902:	46bd      	mov	sp, r7
 8000904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000908:	4770      	bx	lr
	...

0800090c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	3b01      	subs	r3, #1
 8000918:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800091c:	d301      	bcc.n	8000922 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800091e:	2301      	movs	r3, #1
 8000920:	e00f      	b.n	8000942 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000922:	4a0a      	ldr	r2, [pc, #40]	@ (800094c <SysTick_Config+0x40>)
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	3b01      	subs	r3, #1
 8000928:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800092a:	210f      	movs	r1, #15
 800092c:	f04f 30ff 	mov.w	r0, #4294967295
 8000930:	f7ff ff8e 	bl	8000850 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000934:	4b05      	ldr	r3, [pc, #20]	@ (800094c <SysTick_Config+0x40>)
 8000936:	2200      	movs	r2, #0
 8000938:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800093a:	4b04      	ldr	r3, [pc, #16]	@ (800094c <SysTick_Config+0x40>)
 800093c:	2207      	movs	r2, #7
 800093e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000940:	2300      	movs	r3, #0
}
 8000942:	4618      	mov	r0, r3
 8000944:	3708      	adds	r7, #8
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	e000e010 	.word	0xe000e010

08000950 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000958:	6878      	ldr	r0, [r7, #4]
 800095a:	f7ff ff47 	bl	80007ec <__NVIC_SetPriorityGrouping>
}
 800095e:	bf00      	nop
 8000960:	3708      	adds	r7, #8
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}

08000966 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000966:	b580      	push	{r7, lr}
 8000968:	b086      	sub	sp, #24
 800096a:	af00      	add	r7, sp, #0
 800096c:	4603      	mov	r3, r0
 800096e:	60b9      	str	r1, [r7, #8]
 8000970:	607a      	str	r2, [r7, #4]
 8000972:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000974:	2300      	movs	r3, #0
 8000976:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000978:	f7ff ff5c 	bl	8000834 <__NVIC_GetPriorityGrouping>
 800097c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800097e:	687a      	ldr	r2, [r7, #4]
 8000980:	68b9      	ldr	r1, [r7, #8]
 8000982:	6978      	ldr	r0, [r7, #20]
 8000984:	f7ff ff8e 	bl	80008a4 <NVIC_EncodePriority>
 8000988:	4602      	mov	r2, r0
 800098a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800098e:	4611      	mov	r1, r2
 8000990:	4618      	mov	r0, r3
 8000992:	f7ff ff5d 	bl	8000850 <__NVIC_SetPriority>
}
 8000996:	bf00      	nop
 8000998:	3718      	adds	r7, #24
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}

0800099e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800099e:	b580      	push	{r7, lr}
 80009a0:	b082      	sub	sp, #8
 80009a2:	af00      	add	r7, sp, #0
 80009a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009a6:	6878      	ldr	r0, [r7, #4]
 80009a8:	f7ff ffb0 	bl	800090c <SysTick_Config>
 80009ac:	4603      	mov	r3, r0
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	3708      	adds	r7, #8
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
	...

080009b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b087      	sub	sp, #28
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
 80009c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009c2:	2300      	movs	r3, #0
 80009c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009c6:	e160      	b.n	8000c8a <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	681a      	ldr	r2, [r3, #0]
 80009cc:	2101      	movs	r1, #1
 80009ce:	697b      	ldr	r3, [r7, #20]
 80009d0:	fa01 f303 	lsl.w	r3, r1, r3
 80009d4:	4013      	ands	r3, r2
 80009d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	f000 8152 	beq.w	8000c84 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	685b      	ldr	r3, [r3, #4]
 80009e4:	f003 0303 	and.w	r3, r3, #3
 80009e8:	2b01      	cmp	r3, #1
 80009ea:	d005      	beq.n	80009f8 <HAL_GPIO_Init+0x40>
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	685b      	ldr	r3, [r3, #4]
 80009f0:	f003 0303 	and.w	r3, r3, #3
 80009f4:	2b02      	cmp	r3, #2
 80009f6:	d130      	bne.n	8000a5a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	689b      	ldr	r3, [r3, #8]
 80009fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	005b      	lsls	r3, r3, #1
 8000a02:	2203      	movs	r2, #3
 8000a04:	fa02 f303 	lsl.w	r3, r2, r3
 8000a08:	43db      	mvns	r3, r3
 8000a0a:	693a      	ldr	r2, [r7, #16]
 8000a0c:	4013      	ands	r3, r2
 8000a0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	68da      	ldr	r2, [r3, #12]
 8000a14:	697b      	ldr	r3, [r7, #20]
 8000a16:	005b      	lsls	r3, r3, #1
 8000a18:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1c:	693a      	ldr	r2, [r7, #16]
 8000a1e:	4313      	orrs	r3, r2
 8000a20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	693a      	ldr	r2, [r7, #16]
 8000a26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a2e:	2201      	movs	r2, #1
 8000a30:	697b      	ldr	r3, [r7, #20]
 8000a32:	fa02 f303 	lsl.w	r3, r2, r3
 8000a36:	43db      	mvns	r3, r3
 8000a38:	693a      	ldr	r2, [r7, #16]
 8000a3a:	4013      	ands	r3, r2
 8000a3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	091b      	lsrs	r3, r3, #4
 8000a44:	f003 0201 	and.w	r2, r3, #1
 8000a48:	697b      	ldr	r3, [r7, #20]
 8000a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a4e:	693a      	ldr	r2, [r7, #16]
 8000a50:	4313      	orrs	r3, r2
 8000a52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	693a      	ldr	r2, [r7, #16]
 8000a58:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	685b      	ldr	r3, [r3, #4]
 8000a5e:	f003 0303 	and.w	r3, r3, #3
 8000a62:	2b03      	cmp	r3, #3
 8000a64:	d017      	beq.n	8000a96 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	68db      	ldr	r3, [r3, #12]
 8000a6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a6c:	697b      	ldr	r3, [r7, #20]
 8000a6e:	005b      	lsls	r3, r3, #1
 8000a70:	2203      	movs	r2, #3
 8000a72:	fa02 f303 	lsl.w	r3, r2, r3
 8000a76:	43db      	mvns	r3, r3
 8000a78:	693a      	ldr	r2, [r7, #16]
 8000a7a:	4013      	ands	r3, r2
 8000a7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	689a      	ldr	r2, [r3, #8]
 8000a82:	697b      	ldr	r3, [r7, #20]
 8000a84:	005b      	lsls	r3, r3, #1
 8000a86:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8a:	693a      	ldr	r2, [r7, #16]
 8000a8c:	4313      	orrs	r3, r2
 8000a8e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	693a      	ldr	r2, [r7, #16]
 8000a94:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	f003 0303 	and.w	r3, r3, #3
 8000a9e:	2b02      	cmp	r3, #2
 8000aa0:	d123      	bne.n	8000aea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	08da      	lsrs	r2, r3, #3
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	3208      	adds	r2, #8
 8000aaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000aae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	f003 0307 	and.w	r3, r3, #7
 8000ab6:	009b      	lsls	r3, r3, #2
 8000ab8:	220f      	movs	r2, #15
 8000aba:	fa02 f303 	lsl.w	r3, r2, r3
 8000abe:	43db      	mvns	r3, r3
 8000ac0:	693a      	ldr	r2, [r7, #16]
 8000ac2:	4013      	ands	r3, r2
 8000ac4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	691a      	ldr	r2, [r3, #16]
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	f003 0307 	and.w	r3, r3, #7
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad6:	693a      	ldr	r2, [r7, #16]
 8000ad8:	4313      	orrs	r3, r2
 8000ada:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	08da      	lsrs	r2, r3, #3
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	3208      	adds	r2, #8
 8000ae4:	6939      	ldr	r1, [r7, #16]
 8000ae6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	005b      	lsls	r3, r3, #1
 8000af4:	2203      	movs	r2, #3
 8000af6:	fa02 f303 	lsl.w	r3, r2, r3
 8000afa:	43db      	mvns	r3, r3
 8000afc:	693a      	ldr	r2, [r7, #16]
 8000afe:	4013      	ands	r3, r2
 8000b00:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	685b      	ldr	r3, [r3, #4]
 8000b06:	f003 0203 	and.w	r2, r3, #3
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	005b      	lsls	r3, r3, #1
 8000b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b12:	693a      	ldr	r2, [r7, #16]
 8000b14:	4313      	orrs	r3, r2
 8000b16:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	693a      	ldr	r2, [r7, #16]
 8000b1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	685b      	ldr	r3, [r3, #4]
 8000b22:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	f000 80ac 	beq.w	8000c84 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b2c:	4b5e      	ldr	r3, [pc, #376]	@ (8000ca8 <HAL_GPIO_Init+0x2f0>)
 8000b2e:	699b      	ldr	r3, [r3, #24]
 8000b30:	4a5d      	ldr	r2, [pc, #372]	@ (8000ca8 <HAL_GPIO_Init+0x2f0>)
 8000b32:	f043 0301 	orr.w	r3, r3, #1
 8000b36:	6193      	str	r3, [r2, #24]
 8000b38:	4b5b      	ldr	r3, [pc, #364]	@ (8000ca8 <HAL_GPIO_Init+0x2f0>)
 8000b3a:	699b      	ldr	r3, [r3, #24]
 8000b3c:	f003 0301 	and.w	r3, r3, #1
 8000b40:	60bb      	str	r3, [r7, #8]
 8000b42:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b44:	4a59      	ldr	r2, [pc, #356]	@ (8000cac <HAL_GPIO_Init+0x2f4>)
 8000b46:	697b      	ldr	r3, [r7, #20]
 8000b48:	089b      	lsrs	r3, r3, #2
 8000b4a:	3302      	adds	r3, #2
 8000b4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b50:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b52:	697b      	ldr	r3, [r7, #20]
 8000b54:	f003 0303 	and.w	r3, r3, #3
 8000b58:	009b      	lsls	r3, r3, #2
 8000b5a:	220f      	movs	r2, #15
 8000b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b60:	43db      	mvns	r3, r3
 8000b62:	693a      	ldr	r2, [r7, #16]
 8000b64:	4013      	ands	r3, r2
 8000b66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000b6e:	d025      	beq.n	8000bbc <HAL_GPIO_Init+0x204>
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	4a4f      	ldr	r2, [pc, #316]	@ (8000cb0 <HAL_GPIO_Init+0x2f8>)
 8000b74:	4293      	cmp	r3, r2
 8000b76:	d01f      	beq.n	8000bb8 <HAL_GPIO_Init+0x200>
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	4a4e      	ldr	r2, [pc, #312]	@ (8000cb4 <HAL_GPIO_Init+0x2fc>)
 8000b7c:	4293      	cmp	r3, r2
 8000b7e:	d019      	beq.n	8000bb4 <HAL_GPIO_Init+0x1fc>
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	4a4d      	ldr	r2, [pc, #308]	@ (8000cb8 <HAL_GPIO_Init+0x300>)
 8000b84:	4293      	cmp	r3, r2
 8000b86:	d013      	beq.n	8000bb0 <HAL_GPIO_Init+0x1f8>
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	4a4c      	ldr	r2, [pc, #304]	@ (8000cbc <HAL_GPIO_Init+0x304>)
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d00d      	beq.n	8000bac <HAL_GPIO_Init+0x1f4>
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	4a4b      	ldr	r2, [pc, #300]	@ (8000cc0 <HAL_GPIO_Init+0x308>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d007      	beq.n	8000ba8 <HAL_GPIO_Init+0x1f0>
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	4a4a      	ldr	r2, [pc, #296]	@ (8000cc4 <HAL_GPIO_Init+0x30c>)
 8000b9c:	4293      	cmp	r3, r2
 8000b9e:	d101      	bne.n	8000ba4 <HAL_GPIO_Init+0x1ec>
 8000ba0:	2306      	movs	r3, #6
 8000ba2:	e00c      	b.n	8000bbe <HAL_GPIO_Init+0x206>
 8000ba4:	2307      	movs	r3, #7
 8000ba6:	e00a      	b.n	8000bbe <HAL_GPIO_Init+0x206>
 8000ba8:	2305      	movs	r3, #5
 8000baa:	e008      	b.n	8000bbe <HAL_GPIO_Init+0x206>
 8000bac:	2304      	movs	r3, #4
 8000bae:	e006      	b.n	8000bbe <HAL_GPIO_Init+0x206>
 8000bb0:	2303      	movs	r3, #3
 8000bb2:	e004      	b.n	8000bbe <HAL_GPIO_Init+0x206>
 8000bb4:	2302      	movs	r3, #2
 8000bb6:	e002      	b.n	8000bbe <HAL_GPIO_Init+0x206>
 8000bb8:	2301      	movs	r3, #1
 8000bba:	e000      	b.n	8000bbe <HAL_GPIO_Init+0x206>
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	697a      	ldr	r2, [r7, #20]
 8000bc0:	f002 0203 	and.w	r2, r2, #3
 8000bc4:	0092      	lsls	r2, r2, #2
 8000bc6:	4093      	lsls	r3, r2
 8000bc8:	693a      	ldr	r2, [r7, #16]
 8000bca:	4313      	orrs	r3, r2
 8000bcc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000bce:	4937      	ldr	r1, [pc, #220]	@ (8000cac <HAL_GPIO_Init+0x2f4>)
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	089b      	lsrs	r3, r3, #2
 8000bd4:	3302      	adds	r3, #2
 8000bd6:	693a      	ldr	r2, [r7, #16]
 8000bd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000bdc:	4b3a      	ldr	r3, [pc, #232]	@ (8000cc8 <HAL_GPIO_Init+0x310>)
 8000bde:	689b      	ldr	r3, [r3, #8]
 8000be0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	43db      	mvns	r3, r3
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	4013      	ands	r3, r2
 8000bea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d003      	beq.n	8000c00 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000bf8:	693a      	ldr	r2, [r7, #16]
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c00:	4a31      	ldr	r2, [pc, #196]	@ (8000cc8 <HAL_GPIO_Init+0x310>)
 8000c02:	693b      	ldr	r3, [r7, #16]
 8000c04:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c06:	4b30      	ldr	r3, [pc, #192]	@ (8000cc8 <HAL_GPIO_Init+0x310>)
 8000c08:	68db      	ldr	r3, [r3, #12]
 8000c0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	43db      	mvns	r3, r3
 8000c10:	693a      	ldr	r2, [r7, #16]
 8000c12:	4013      	ands	r3, r2
 8000c14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d003      	beq.n	8000c2a <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000c22:	693a      	ldr	r2, [r7, #16]
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	4313      	orrs	r3, r2
 8000c28:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c2a:	4a27      	ldr	r2, [pc, #156]	@ (8000cc8 <HAL_GPIO_Init+0x310>)
 8000c2c:	693b      	ldr	r3, [r7, #16]
 8000c2e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000c30:	4b25      	ldr	r3, [pc, #148]	@ (8000cc8 <HAL_GPIO_Init+0x310>)
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	43db      	mvns	r3, r3
 8000c3a:	693a      	ldr	r2, [r7, #16]
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d003      	beq.n	8000c54 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000c4c:	693a      	ldr	r2, [r7, #16]
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	4313      	orrs	r3, r2
 8000c52:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c54:	4a1c      	ldr	r2, [pc, #112]	@ (8000cc8 <HAL_GPIO_Init+0x310>)
 8000c56:	693b      	ldr	r3, [r7, #16]
 8000c58:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c5a:	4b1b      	ldr	r3, [pc, #108]	@ (8000cc8 <HAL_GPIO_Init+0x310>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	43db      	mvns	r3, r3
 8000c64:	693a      	ldr	r2, [r7, #16]
 8000c66:	4013      	ands	r3, r2
 8000c68:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d003      	beq.n	8000c7e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000c76:	693a      	ldr	r2, [r7, #16]
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	4313      	orrs	r3, r2
 8000c7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c7e:	4a12      	ldr	r2, [pc, #72]	@ (8000cc8 <HAL_GPIO_Init+0x310>)
 8000c80:	693b      	ldr	r3, [r7, #16]
 8000c82:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	3301      	adds	r3, #1
 8000c88:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	697b      	ldr	r3, [r7, #20]
 8000c90:	fa22 f303 	lsr.w	r3, r2, r3
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	f47f ae97 	bne.w	80009c8 <HAL_GPIO_Init+0x10>
  }
}
 8000c9a:	bf00      	nop
 8000c9c:	bf00      	nop
 8000c9e:	371c      	adds	r7, #28
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr
 8000ca8:	40021000 	.word	0x40021000
 8000cac:	40010000 	.word	0x40010000
 8000cb0:	48000400 	.word	0x48000400
 8000cb4:	48000800 	.word	0x48000800
 8000cb8:	48000c00 	.word	0x48000c00
 8000cbc:	48001000 	.word	0x48001000
 8000cc0:	48001400 	.word	0x48001400
 8000cc4:	48001800 	.word	0x48001800
 8000cc8:	40010400 	.word	0x40010400

08000ccc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
 8000cd4:	460b      	mov	r3, r1
 8000cd6:	807b      	strh	r3, [r7, #2]
 8000cd8:	4613      	mov	r3, r2
 8000cda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000cdc:	787b      	ldrb	r3, [r7, #1]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d003      	beq.n	8000cea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ce2:	887a      	ldrh	r2, [r7, #2]
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ce8:	e002      	b.n	8000cf0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000cea:	887a      	ldrh	r2, [r7, #2]
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000cf0:	bf00      	nop
 8000cf2:	370c      	adds	r7, #12
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr

08000cfc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000d08:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000d0c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000d12:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d102      	bne.n	8000d22 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	f001 b83a 	b.w	8001d96 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d22:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000d26:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f003 0301 	and.w	r3, r3, #1
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	f000 816f 	beq.w	8001016 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d38:	4bb5      	ldr	r3, [pc, #724]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	f003 030c 	and.w	r3, r3, #12
 8000d40:	2b04      	cmp	r3, #4
 8000d42:	d00c      	beq.n	8000d5e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d44:	4bb2      	ldr	r3, [pc, #712]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	f003 030c 	and.w	r3, r3, #12
 8000d4c:	2b08      	cmp	r3, #8
 8000d4e:	d15c      	bne.n	8000e0a <HAL_RCC_OscConfig+0x10e>
 8000d50:	4baf      	ldr	r3, [pc, #700]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8000d58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d5c:	d155      	bne.n	8000e0a <HAL_RCC_OscConfig+0x10e>
 8000d5e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d62:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d66:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000d6a:	fa93 f3a3 	rbit	r3, r3
 8000d6e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000d72:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d76:	fab3 f383 	clz	r3, r3
 8000d7a:	b2db      	uxtb	r3, r3
 8000d7c:	095b      	lsrs	r3, r3, #5
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	f043 0301 	orr.w	r3, r3, #1
 8000d84:	b2db      	uxtb	r3, r3
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d102      	bne.n	8000d90 <HAL_RCC_OscConfig+0x94>
 8000d8a:	4ba1      	ldr	r3, [pc, #644]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	e015      	b.n	8000dbc <HAL_RCC_OscConfig+0xc0>
 8000d90:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d94:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d98:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8000d9c:	fa93 f3a3 	rbit	r3, r3
 8000da0:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8000da4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000da8:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000dac:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000db0:	fa93 f3a3 	rbit	r3, r3
 8000db4:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000db8:	4b95      	ldr	r3, [pc, #596]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dbc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000dc0:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8000dc4:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8000dc8:	fa92 f2a2 	rbit	r2, r2
 8000dcc:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8000dd0:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000dd4:	fab2 f282 	clz	r2, r2
 8000dd8:	b2d2      	uxtb	r2, r2
 8000dda:	f042 0220 	orr.w	r2, r2, #32
 8000dde:	b2d2      	uxtb	r2, r2
 8000de0:	f002 021f 	and.w	r2, r2, #31
 8000de4:	2101      	movs	r1, #1
 8000de6:	fa01 f202 	lsl.w	r2, r1, r2
 8000dea:	4013      	ands	r3, r2
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	f000 8111 	beq.w	8001014 <HAL_RCC_OscConfig+0x318>
 8000df2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000df6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	f040 8108 	bne.w	8001014 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8000e04:	2301      	movs	r3, #1
 8000e06:	f000 bfc6 	b.w	8001d96 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e0a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000e0e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e1a:	d106      	bne.n	8000e2a <HAL_RCC_OscConfig+0x12e>
 8000e1c:	4b7c      	ldr	r3, [pc, #496]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a7b      	ldr	r2, [pc, #492]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000e22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e26:	6013      	str	r3, [r2, #0]
 8000e28:	e036      	b.n	8000e98 <HAL_RCC_OscConfig+0x19c>
 8000e2a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000e2e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d10c      	bne.n	8000e54 <HAL_RCC_OscConfig+0x158>
 8000e3a:	4b75      	ldr	r3, [pc, #468]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4a74      	ldr	r2, [pc, #464]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000e40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e44:	6013      	str	r3, [r2, #0]
 8000e46:	4b72      	ldr	r3, [pc, #456]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4a71      	ldr	r2, [pc, #452]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000e4c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e50:	6013      	str	r3, [r2, #0]
 8000e52:	e021      	b.n	8000e98 <HAL_RCC_OscConfig+0x19c>
 8000e54:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000e58:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000e64:	d10c      	bne.n	8000e80 <HAL_RCC_OscConfig+0x184>
 8000e66:	4b6a      	ldr	r3, [pc, #424]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	4a69      	ldr	r2, [pc, #420]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000e6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e70:	6013      	str	r3, [r2, #0]
 8000e72:	4b67      	ldr	r3, [pc, #412]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4a66      	ldr	r2, [pc, #408]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000e78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e7c:	6013      	str	r3, [r2, #0]
 8000e7e:	e00b      	b.n	8000e98 <HAL_RCC_OscConfig+0x19c>
 8000e80:	4b63      	ldr	r3, [pc, #396]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a62      	ldr	r2, [pc, #392]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000e86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e8a:	6013      	str	r3, [r2, #0]
 8000e8c:	4b60      	ldr	r3, [pc, #384]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a5f      	ldr	r2, [pc, #380]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000e92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e96:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e98:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000e9c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d059      	beq.n	8000f5c <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ea8:	f7ff fc94 	bl	80007d4 <HAL_GetTick>
 8000eac:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eb0:	e00a      	b.n	8000ec8 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000eb2:	f7ff fc8f 	bl	80007d4 <HAL_GetTick>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000ebc:	1ad3      	subs	r3, r2, r3
 8000ebe:	2b64      	cmp	r3, #100	@ 0x64
 8000ec0:	d902      	bls.n	8000ec8 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8000ec2:	2303      	movs	r3, #3
 8000ec4:	f000 bf67 	b.w	8001d96 <HAL_RCC_OscConfig+0x109a>
 8000ec8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000ecc:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ed0:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000ed4:	fa93 f3a3 	rbit	r3, r3
 8000ed8:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8000edc:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ee0:	fab3 f383 	clz	r3, r3
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	095b      	lsrs	r3, r3, #5
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	f043 0301 	orr.w	r3, r3, #1
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	2b01      	cmp	r3, #1
 8000ef2:	d102      	bne.n	8000efa <HAL_RCC_OscConfig+0x1fe>
 8000ef4:	4b46      	ldr	r3, [pc, #280]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	e015      	b.n	8000f26 <HAL_RCC_OscConfig+0x22a>
 8000efa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000efe:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f02:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8000f06:	fa93 f3a3 	rbit	r3, r3
 8000f0a:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8000f0e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f12:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8000f16:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8000f1a:	fa93 f3a3 	rbit	r3, r3
 8000f1e:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8000f22:	4b3b      	ldr	r3, [pc, #236]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f26:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000f2a:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8000f2e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8000f32:	fa92 f2a2 	rbit	r2, r2
 8000f36:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8000f3a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8000f3e:	fab2 f282 	clz	r2, r2
 8000f42:	b2d2      	uxtb	r2, r2
 8000f44:	f042 0220 	orr.w	r2, r2, #32
 8000f48:	b2d2      	uxtb	r2, r2
 8000f4a:	f002 021f 	and.w	r2, r2, #31
 8000f4e:	2101      	movs	r1, #1
 8000f50:	fa01 f202 	lsl.w	r2, r1, r2
 8000f54:	4013      	ands	r3, r2
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d0ab      	beq.n	8000eb2 <HAL_RCC_OscConfig+0x1b6>
 8000f5a:	e05c      	b.n	8001016 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f5c:	f7ff fc3a 	bl	80007d4 <HAL_GetTick>
 8000f60:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f64:	e00a      	b.n	8000f7c <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f66:	f7ff fc35 	bl	80007d4 <HAL_GetTick>
 8000f6a:	4602      	mov	r2, r0
 8000f6c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8000f70:	1ad3      	subs	r3, r2, r3
 8000f72:	2b64      	cmp	r3, #100	@ 0x64
 8000f74:	d902      	bls.n	8000f7c <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8000f76:	2303      	movs	r3, #3
 8000f78:	f000 bf0d 	b.w	8001d96 <HAL_RCC_OscConfig+0x109a>
 8000f7c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f80:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f84:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8000f88:	fa93 f3a3 	rbit	r3, r3
 8000f8c:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8000f90:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f94:	fab3 f383 	clz	r3, r3
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	095b      	lsrs	r3, r3, #5
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	f043 0301 	orr.w	r3, r3, #1
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d102      	bne.n	8000fae <HAL_RCC_OscConfig+0x2b2>
 8000fa8:	4b19      	ldr	r3, [pc, #100]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	e015      	b.n	8000fda <HAL_RCC_OscConfig+0x2de>
 8000fae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000fb2:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fb6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8000fba:	fa93 f3a3 	rbit	r3, r3
 8000fbe:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8000fc2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000fc6:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8000fca:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8000fce:	fa93 f3a3 	rbit	r3, r3
 8000fd2:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8000fd6:	4b0e      	ldr	r3, [pc, #56]	@ (8001010 <HAL_RCC_OscConfig+0x314>)
 8000fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fda:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000fde:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8000fe2:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8000fe6:	fa92 f2a2 	rbit	r2, r2
 8000fea:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8000fee:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8000ff2:	fab2 f282 	clz	r2, r2
 8000ff6:	b2d2      	uxtb	r2, r2
 8000ff8:	f042 0220 	orr.w	r2, r2, #32
 8000ffc:	b2d2      	uxtb	r2, r2
 8000ffe:	f002 021f 	and.w	r2, r2, #31
 8001002:	2101      	movs	r1, #1
 8001004:	fa01 f202 	lsl.w	r2, r1, r2
 8001008:	4013      	ands	r3, r2
 800100a:	2b00      	cmp	r3, #0
 800100c:	d1ab      	bne.n	8000f66 <HAL_RCC_OscConfig+0x26a>
 800100e:	e002      	b.n	8001016 <HAL_RCC_OscConfig+0x31a>
 8001010:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001014:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001016:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800101a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f003 0302 	and.w	r3, r3, #2
 8001026:	2b00      	cmp	r3, #0
 8001028:	f000 817f 	beq.w	800132a <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800102c:	4ba7      	ldr	r3, [pc, #668]	@ (80012cc <HAL_RCC_OscConfig+0x5d0>)
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	f003 030c 	and.w	r3, r3, #12
 8001034:	2b00      	cmp	r3, #0
 8001036:	d00c      	beq.n	8001052 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001038:	4ba4      	ldr	r3, [pc, #656]	@ (80012cc <HAL_RCC_OscConfig+0x5d0>)
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	f003 030c 	and.w	r3, r3, #12
 8001040:	2b08      	cmp	r3, #8
 8001042:	d173      	bne.n	800112c <HAL_RCC_OscConfig+0x430>
 8001044:	4ba1      	ldr	r3, [pc, #644]	@ (80012cc <HAL_RCC_OscConfig+0x5d0>)
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 800104c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001050:	d16c      	bne.n	800112c <HAL_RCC_OscConfig+0x430>
 8001052:	2302      	movs	r3, #2
 8001054:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001058:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800105c:	fa93 f3a3 	rbit	r3, r3
 8001060:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8001064:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001068:	fab3 f383 	clz	r3, r3
 800106c:	b2db      	uxtb	r3, r3
 800106e:	095b      	lsrs	r3, r3, #5
 8001070:	b2db      	uxtb	r3, r3
 8001072:	f043 0301 	orr.w	r3, r3, #1
 8001076:	b2db      	uxtb	r3, r3
 8001078:	2b01      	cmp	r3, #1
 800107a:	d102      	bne.n	8001082 <HAL_RCC_OscConfig+0x386>
 800107c:	4b93      	ldr	r3, [pc, #588]	@ (80012cc <HAL_RCC_OscConfig+0x5d0>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	e013      	b.n	80010aa <HAL_RCC_OscConfig+0x3ae>
 8001082:	2302      	movs	r3, #2
 8001084:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001088:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800108c:	fa93 f3a3 	rbit	r3, r3
 8001090:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001094:	2302      	movs	r3, #2
 8001096:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800109a:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 800109e:	fa93 f3a3 	rbit	r3, r3
 80010a2:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80010a6:	4b89      	ldr	r3, [pc, #548]	@ (80012cc <HAL_RCC_OscConfig+0x5d0>)
 80010a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010aa:	2202      	movs	r2, #2
 80010ac:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 80010b0:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80010b4:	fa92 f2a2 	rbit	r2, r2
 80010b8:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 80010bc:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80010c0:	fab2 f282 	clz	r2, r2
 80010c4:	b2d2      	uxtb	r2, r2
 80010c6:	f042 0220 	orr.w	r2, r2, #32
 80010ca:	b2d2      	uxtb	r2, r2
 80010cc:	f002 021f 	and.w	r2, r2, #31
 80010d0:	2101      	movs	r1, #1
 80010d2:	fa01 f202 	lsl.w	r2, r1, r2
 80010d6:	4013      	ands	r3, r2
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d00a      	beq.n	80010f2 <HAL_RCC_OscConfig+0x3f6>
 80010dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80010e0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d002      	beq.n	80010f2 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 80010ec:	2301      	movs	r3, #1
 80010ee:	f000 be52 	b.w	8001d96 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010f2:	4b76      	ldr	r3, [pc, #472]	@ (80012cc <HAL_RCC_OscConfig+0x5d0>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80010fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80010fe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	691b      	ldr	r3, [r3, #16]
 8001106:	21f8      	movs	r1, #248	@ 0xf8
 8001108:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800110c:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8001110:	fa91 f1a1 	rbit	r1, r1
 8001114:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8001118:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 800111c:	fab1 f181 	clz	r1, r1
 8001120:	b2c9      	uxtb	r1, r1
 8001122:	408b      	lsls	r3, r1
 8001124:	4969      	ldr	r1, [pc, #420]	@ (80012cc <HAL_RCC_OscConfig+0x5d0>)
 8001126:	4313      	orrs	r3, r2
 8001128:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800112a:	e0fe      	b.n	800132a <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800112c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001130:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	68db      	ldr	r3, [r3, #12]
 8001138:	2b00      	cmp	r3, #0
 800113a:	f000 8088 	beq.w	800124e <HAL_RCC_OscConfig+0x552>
 800113e:	2301      	movs	r3, #1
 8001140:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001144:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001148:	fa93 f3a3 	rbit	r3, r3
 800114c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8001150:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001154:	fab3 f383 	clz	r3, r3
 8001158:	b2db      	uxtb	r3, r3
 800115a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800115e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	461a      	mov	r2, r3
 8001166:	2301      	movs	r3, #1
 8001168:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800116a:	f7ff fb33 	bl	80007d4 <HAL_GetTick>
 800116e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001172:	e00a      	b.n	800118a <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001174:	f7ff fb2e 	bl	80007d4 <HAL_GetTick>
 8001178:	4602      	mov	r2, r0
 800117a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800117e:	1ad3      	subs	r3, r2, r3
 8001180:	2b02      	cmp	r3, #2
 8001182:	d902      	bls.n	800118a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001184:	2303      	movs	r3, #3
 8001186:	f000 be06 	b.w	8001d96 <HAL_RCC_OscConfig+0x109a>
 800118a:	2302      	movs	r3, #2
 800118c:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001190:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001194:	fa93 f3a3 	rbit	r3, r3
 8001198:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 800119c:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011a0:	fab3 f383 	clz	r3, r3
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	095b      	lsrs	r3, r3, #5
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	f043 0301 	orr.w	r3, r3, #1
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	d102      	bne.n	80011ba <HAL_RCC_OscConfig+0x4be>
 80011b4:	4b45      	ldr	r3, [pc, #276]	@ (80012cc <HAL_RCC_OscConfig+0x5d0>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	e013      	b.n	80011e2 <HAL_RCC_OscConfig+0x4e6>
 80011ba:	2302      	movs	r3, #2
 80011bc:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011c0:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80011c4:	fa93 f3a3 	rbit	r3, r3
 80011c8:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80011cc:	2302      	movs	r3, #2
 80011ce:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80011d2:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80011d6:	fa93 f3a3 	rbit	r3, r3
 80011da:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80011de:	4b3b      	ldr	r3, [pc, #236]	@ (80012cc <HAL_RCC_OscConfig+0x5d0>)
 80011e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011e2:	2202      	movs	r2, #2
 80011e4:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 80011e8:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80011ec:	fa92 f2a2 	rbit	r2, r2
 80011f0:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 80011f4:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80011f8:	fab2 f282 	clz	r2, r2
 80011fc:	b2d2      	uxtb	r2, r2
 80011fe:	f042 0220 	orr.w	r2, r2, #32
 8001202:	b2d2      	uxtb	r2, r2
 8001204:	f002 021f 	and.w	r2, r2, #31
 8001208:	2101      	movs	r1, #1
 800120a:	fa01 f202 	lsl.w	r2, r1, r2
 800120e:	4013      	ands	r3, r2
 8001210:	2b00      	cmp	r3, #0
 8001212:	d0af      	beq.n	8001174 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001214:	4b2d      	ldr	r3, [pc, #180]	@ (80012cc <HAL_RCC_OscConfig+0x5d0>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800121c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001220:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	691b      	ldr	r3, [r3, #16]
 8001228:	21f8      	movs	r1, #248	@ 0xf8
 800122a:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800122e:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8001232:	fa91 f1a1 	rbit	r1, r1
 8001236:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 800123a:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800123e:	fab1 f181 	clz	r1, r1
 8001242:	b2c9      	uxtb	r1, r1
 8001244:	408b      	lsls	r3, r1
 8001246:	4921      	ldr	r1, [pc, #132]	@ (80012cc <HAL_RCC_OscConfig+0x5d0>)
 8001248:	4313      	orrs	r3, r2
 800124a:	600b      	str	r3, [r1, #0]
 800124c:	e06d      	b.n	800132a <HAL_RCC_OscConfig+0x62e>
 800124e:	2301      	movs	r3, #1
 8001250:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001254:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001258:	fa93 f3a3 	rbit	r3, r3
 800125c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8001260:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001264:	fab3 f383 	clz	r3, r3
 8001268:	b2db      	uxtb	r3, r3
 800126a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800126e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	461a      	mov	r2, r3
 8001276:	2300      	movs	r3, #0
 8001278:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800127a:	f7ff faab 	bl	80007d4 <HAL_GetTick>
 800127e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001282:	e00a      	b.n	800129a <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001284:	f7ff faa6 	bl	80007d4 <HAL_GetTick>
 8001288:	4602      	mov	r2, r0
 800128a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800128e:	1ad3      	subs	r3, r2, r3
 8001290:	2b02      	cmp	r3, #2
 8001292:	d902      	bls.n	800129a <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8001294:	2303      	movs	r3, #3
 8001296:	f000 bd7e 	b.w	8001d96 <HAL_RCC_OscConfig+0x109a>
 800129a:	2302      	movs	r3, #2
 800129c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012a0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80012a4:	fa93 f3a3 	rbit	r3, r3
 80012a8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 80012ac:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012b0:	fab3 f383 	clz	r3, r3
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	095b      	lsrs	r3, r3, #5
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	f043 0301 	orr.w	r3, r3, #1
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d105      	bne.n	80012d0 <HAL_RCC_OscConfig+0x5d4>
 80012c4:	4b01      	ldr	r3, [pc, #4]	@ (80012cc <HAL_RCC_OscConfig+0x5d0>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	e016      	b.n	80012f8 <HAL_RCC_OscConfig+0x5fc>
 80012ca:	bf00      	nop
 80012cc:	40021000 	.word	0x40021000
 80012d0:	2302      	movs	r3, #2
 80012d2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80012da:	fa93 f3a3 	rbit	r3, r3
 80012de:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80012e2:	2302      	movs	r3, #2
 80012e4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80012e8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80012ec:	fa93 f3a3 	rbit	r3, r3
 80012f0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80012f4:	4bbf      	ldr	r3, [pc, #764]	@ (80015f4 <HAL_RCC_OscConfig+0x8f8>)
 80012f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012f8:	2202      	movs	r2, #2
 80012fa:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80012fe:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001302:	fa92 f2a2 	rbit	r2, r2
 8001306:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 800130a:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800130e:	fab2 f282 	clz	r2, r2
 8001312:	b2d2      	uxtb	r2, r2
 8001314:	f042 0220 	orr.w	r2, r2, #32
 8001318:	b2d2      	uxtb	r2, r2
 800131a:	f002 021f 	and.w	r2, r2, #31
 800131e:	2101      	movs	r1, #1
 8001320:	fa01 f202 	lsl.w	r2, r1, r2
 8001324:	4013      	ands	r3, r2
 8001326:	2b00      	cmp	r3, #0
 8001328:	d1ac      	bne.n	8001284 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800132a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800132e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f003 0308 	and.w	r3, r3, #8
 800133a:	2b00      	cmp	r3, #0
 800133c:	f000 8113 	beq.w	8001566 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001340:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001344:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	695b      	ldr	r3, [r3, #20]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d07c      	beq.n	800144a <HAL_RCC_OscConfig+0x74e>
 8001350:	2301      	movs	r3, #1
 8001352:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001356:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800135a:	fa93 f3a3 	rbit	r3, r3
 800135e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8001362:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001366:	fab3 f383 	clz	r3, r3
 800136a:	b2db      	uxtb	r3, r3
 800136c:	461a      	mov	r2, r3
 800136e:	4ba2      	ldr	r3, [pc, #648]	@ (80015f8 <HAL_RCC_OscConfig+0x8fc>)
 8001370:	4413      	add	r3, r2
 8001372:	009b      	lsls	r3, r3, #2
 8001374:	461a      	mov	r2, r3
 8001376:	2301      	movs	r3, #1
 8001378:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800137a:	f7ff fa2b 	bl	80007d4 <HAL_GetTick>
 800137e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001382:	e00a      	b.n	800139a <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001384:	f7ff fa26 	bl	80007d4 <HAL_GetTick>
 8001388:	4602      	mov	r2, r0
 800138a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800138e:	1ad3      	subs	r3, r2, r3
 8001390:	2b02      	cmp	r3, #2
 8001392:	d902      	bls.n	800139a <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8001394:	2303      	movs	r3, #3
 8001396:	f000 bcfe 	b.w	8001d96 <HAL_RCC_OscConfig+0x109a>
 800139a:	2302      	movs	r3, #2
 800139c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80013a4:	fa93 f2a3 	rbit	r2, r3
 80013a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013ac:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80013ba:	2202      	movs	r2, #2
 80013bc:	601a      	str	r2, [r3, #0]
 80013be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013c2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	fa93 f2a3 	rbit	r2, r3
 80013cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013da:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80013de:	2202      	movs	r2, #2
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013e6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	fa93 f2a3 	rbit	r2, r3
 80013f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013f4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80013f8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013fa:	4b7e      	ldr	r3, [pc, #504]	@ (80015f4 <HAL_RCC_OscConfig+0x8f8>)
 80013fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80013fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001402:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001406:	2102      	movs	r1, #2
 8001408:	6019      	str	r1, [r3, #0]
 800140a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800140e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	fa93 f1a3 	rbit	r1, r3
 8001418:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800141c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001420:	6019      	str	r1, [r3, #0]
  return result;
 8001422:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001426:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	fab3 f383 	clz	r3, r3
 8001430:	b2db      	uxtb	r3, r3
 8001432:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001436:	b2db      	uxtb	r3, r3
 8001438:	f003 031f 	and.w	r3, r3, #31
 800143c:	2101      	movs	r1, #1
 800143e:	fa01 f303 	lsl.w	r3, r1, r3
 8001442:	4013      	ands	r3, r2
 8001444:	2b00      	cmp	r3, #0
 8001446:	d09d      	beq.n	8001384 <HAL_RCC_OscConfig+0x688>
 8001448:	e08d      	b.n	8001566 <HAL_RCC_OscConfig+0x86a>
 800144a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800144e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001452:	2201      	movs	r2, #1
 8001454:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001456:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800145a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	fa93 f2a3 	rbit	r2, r3
 8001464:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001468:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800146c:	601a      	str	r2, [r3, #0]
  return result;
 800146e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001472:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001476:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001478:	fab3 f383 	clz	r3, r3
 800147c:	b2db      	uxtb	r3, r3
 800147e:	461a      	mov	r2, r3
 8001480:	4b5d      	ldr	r3, [pc, #372]	@ (80015f8 <HAL_RCC_OscConfig+0x8fc>)
 8001482:	4413      	add	r3, r2
 8001484:	009b      	lsls	r3, r3, #2
 8001486:	461a      	mov	r2, r3
 8001488:	2300      	movs	r3, #0
 800148a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800148c:	f7ff f9a2 	bl	80007d4 <HAL_GetTick>
 8001490:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001494:	e00a      	b.n	80014ac <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001496:	f7ff f99d 	bl	80007d4 <HAL_GetTick>
 800149a:	4602      	mov	r2, r0
 800149c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d902      	bls.n	80014ac <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 80014a6:	2303      	movs	r3, #3
 80014a8:	f000 bc75 	b.w	8001d96 <HAL_RCC_OscConfig+0x109a>
 80014ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014b0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80014b4:	2202      	movs	r2, #2
 80014b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014bc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	fa93 f2a3 	rbit	r2, r3
 80014c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014ca:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80014ce:	601a      	str	r2, [r3, #0]
 80014d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014d4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80014d8:	2202      	movs	r2, #2
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014e0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	fa93 f2a3 	rbit	r2, r3
 80014ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014ee:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014f8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80014fc:	2202      	movs	r2, #2
 80014fe:	601a      	str	r2, [r3, #0]
 8001500:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001504:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	fa93 f2a3 	rbit	r2, r3
 800150e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001512:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001516:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001518:	4b36      	ldr	r3, [pc, #216]	@ (80015f4 <HAL_RCC_OscConfig+0x8f8>)
 800151a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800151c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001520:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001524:	2102      	movs	r1, #2
 8001526:	6019      	str	r1, [r3, #0]
 8001528:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800152c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	fa93 f1a3 	rbit	r1, r3
 8001536:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800153a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800153e:	6019      	str	r1, [r3, #0]
  return result;
 8001540:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001544:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	fab3 f383 	clz	r3, r3
 800154e:	b2db      	uxtb	r3, r3
 8001550:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001554:	b2db      	uxtb	r3, r3
 8001556:	f003 031f 	and.w	r3, r3, #31
 800155a:	2101      	movs	r1, #1
 800155c:	fa01 f303 	lsl.w	r3, r1, r3
 8001560:	4013      	ands	r3, r2
 8001562:	2b00      	cmp	r3, #0
 8001564:	d197      	bne.n	8001496 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001566:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800156a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 0304 	and.w	r3, r3, #4
 8001576:	2b00      	cmp	r3, #0
 8001578:	f000 81a5 	beq.w	80018c6 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800157c:	2300      	movs	r3, #0
 800157e:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001582:	4b1c      	ldr	r3, [pc, #112]	@ (80015f4 <HAL_RCC_OscConfig+0x8f8>)
 8001584:	69db      	ldr	r3, [r3, #28]
 8001586:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800158a:	2b00      	cmp	r3, #0
 800158c:	d116      	bne.n	80015bc <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800158e:	4b19      	ldr	r3, [pc, #100]	@ (80015f4 <HAL_RCC_OscConfig+0x8f8>)
 8001590:	69db      	ldr	r3, [r3, #28]
 8001592:	4a18      	ldr	r2, [pc, #96]	@ (80015f4 <HAL_RCC_OscConfig+0x8f8>)
 8001594:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001598:	61d3      	str	r3, [r2, #28]
 800159a:	4b16      	ldr	r3, [pc, #88]	@ (80015f4 <HAL_RCC_OscConfig+0x8f8>)
 800159c:	69db      	ldr	r3, [r3, #28]
 800159e:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80015a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015a6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80015aa:	601a      	str	r2, [r3, #0]
 80015ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015b0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80015b4:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80015b6:	2301      	movs	r3, #1
 80015b8:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015bc:	4b0f      	ldr	r3, [pc, #60]	@ (80015fc <HAL_RCC_OscConfig+0x900>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d121      	bne.n	800160c <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015c8:	4b0c      	ldr	r3, [pc, #48]	@ (80015fc <HAL_RCC_OscConfig+0x900>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a0b      	ldr	r2, [pc, #44]	@ (80015fc <HAL_RCC_OscConfig+0x900>)
 80015ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015d2:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015d4:	f7ff f8fe 	bl	80007d4 <HAL_GetTick>
 80015d8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015dc:	e010      	b.n	8001600 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015de:	f7ff f8f9 	bl	80007d4 <HAL_GetTick>
 80015e2:	4602      	mov	r2, r0
 80015e4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	2b64      	cmp	r3, #100	@ 0x64
 80015ec:	d908      	bls.n	8001600 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 80015ee:	2303      	movs	r3, #3
 80015f0:	e3d1      	b.n	8001d96 <HAL_RCC_OscConfig+0x109a>
 80015f2:	bf00      	nop
 80015f4:	40021000 	.word	0x40021000
 80015f8:	10908120 	.word	0x10908120
 80015fc:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001600:	4b8d      	ldr	r3, [pc, #564]	@ (8001838 <HAL_RCC_OscConfig+0xb3c>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001608:	2b00      	cmp	r3, #0
 800160a:	d0e8      	beq.n	80015de <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800160c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001610:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d106      	bne.n	800162a <HAL_RCC_OscConfig+0x92e>
 800161c:	4b87      	ldr	r3, [pc, #540]	@ (800183c <HAL_RCC_OscConfig+0xb40>)
 800161e:	6a1b      	ldr	r3, [r3, #32]
 8001620:	4a86      	ldr	r2, [pc, #536]	@ (800183c <HAL_RCC_OscConfig+0xb40>)
 8001622:	f043 0301 	orr.w	r3, r3, #1
 8001626:	6213      	str	r3, [r2, #32]
 8001628:	e035      	b.n	8001696 <HAL_RCC_OscConfig+0x99a>
 800162a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800162e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d10c      	bne.n	8001654 <HAL_RCC_OscConfig+0x958>
 800163a:	4b80      	ldr	r3, [pc, #512]	@ (800183c <HAL_RCC_OscConfig+0xb40>)
 800163c:	6a1b      	ldr	r3, [r3, #32]
 800163e:	4a7f      	ldr	r2, [pc, #508]	@ (800183c <HAL_RCC_OscConfig+0xb40>)
 8001640:	f023 0301 	bic.w	r3, r3, #1
 8001644:	6213      	str	r3, [r2, #32]
 8001646:	4b7d      	ldr	r3, [pc, #500]	@ (800183c <HAL_RCC_OscConfig+0xb40>)
 8001648:	6a1b      	ldr	r3, [r3, #32]
 800164a:	4a7c      	ldr	r2, [pc, #496]	@ (800183c <HAL_RCC_OscConfig+0xb40>)
 800164c:	f023 0304 	bic.w	r3, r3, #4
 8001650:	6213      	str	r3, [r2, #32]
 8001652:	e020      	b.n	8001696 <HAL_RCC_OscConfig+0x99a>
 8001654:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001658:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	689b      	ldr	r3, [r3, #8]
 8001660:	2b05      	cmp	r3, #5
 8001662:	d10c      	bne.n	800167e <HAL_RCC_OscConfig+0x982>
 8001664:	4b75      	ldr	r3, [pc, #468]	@ (800183c <HAL_RCC_OscConfig+0xb40>)
 8001666:	6a1b      	ldr	r3, [r3, #32]
 8001668:	4a74      	ldr	r2, [pc, #464]	@ (800183c <HAL_RCC_OscConfig+0xb40>)
 800166a:	f043 0304 	orr.w	r3, r3, #4
 800166e:	6213      	str	r3, [r2, #32]
 8001670:	4b72      	ldr	r3, [pc, #456]	@ (800183c <HAL_RCC_OscConfig+0xb40>)
 8001672:	6a1b      	ldr	r3, [r3, #32]
 8001674:	4a71      	ldr	r2, [pc, #452]	@ (800183c <HAL_RCC_OscConfig+0xb40>)
 8001676:	f043 0301 	orr.w	r3, r3, #1
 800167a:	6213      	str	r3, [r2, #32]
 800167c:	e00b      	b.n	8001696 <HAL_RCC_OscConfig+0x99a>
 800167e:	4b6f      	ldr	r3, [pc, #444]	@ (800183c <HAL_RCC_OscConfig+0xb40>)
 8001680:	6a1b      	ldr	r3, [r3, #32]
 8001682:	4a6e      	ldr	r2, [pc, #440]	@ (800183c <HAL_RCC_OscConfig+0xb40>)
 8001684:	f023 0301 	bic.w	r3, r3, #1
 8001688:	6213      	str	r3, [r2, #32]
 800168a:	4b6c      	ldr	r3, [pc, #432]	@ (800183c <HAL_RCC_OscConfig+0xb40>)
 800168c:	6a1b      	ldr	r3, [r3, #32]
 800168e:	4a6b      	ldr	r2, [pc, #428]	@ (800183c <HAL_RCC_OscConfig+0xb40>)
 8001690:	f023 0304 	bic.w	r3, r3, #4
 8001694:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001696:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800169a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	689b      	ldr	r3, [r3, #8]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	f000 8081 	beq.w	80017aa <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016a8:	f7ff f894 	bl	80007d4 <HAL_GetTick>
 80016ac:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016b0:	e00b      	b.n	80016ca <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016b2:	f7ff f88f 	bl	80007d4 <HAL_GetTick>
 80016b6:	4602      	mov	r2, r0
 80016b8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e365      	b.n	8001d96 <HAL_RCC_OscConfig+0x109a>
 80016ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016ce:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80016d2:	2202      	movs	r2, #2
 80016d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016da:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	fa93 f2a3 	rbit	r2, r3
 80016e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016e8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016f2:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80016f6:	2202      	movs	r2, #2
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016fe:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	fa93 f2a3 	rbit	r2, r3
 8001708:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800170c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001710:	601a      	str	r2, [r3, #0]
  return result;
 8001712:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001716:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800171a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800171c:	fab3 f383 	clz	r3, r3
 8001720:	b2db      	uxtb	r3, r3
 8001722:	095b      	lsrs	r3, r3, #5
 8001724:	b2db      	uxtb	r3, r3
 8001726:	f043 0302 	orr.w	r3, r3, #2
 800172a:	b2db      	uxtb	r3, r3
 800172c:	2b02      	cmp	r3, #2
 800172e:	d102      	bne.n	8001736 <HAL_RCC_OscConfig+0xa3a>
 8001730:	4b42      	ldr	r3, [pc, #264]	@ (800183c <HAL_RCC_OscConfig+0xb40>)
 8001732:	6a1b      	ldr	r3, [r3, #32]
 8001734:	e013      	b.n	800175e <HAL_RCC_OscConfig+0xa62>
 8001736:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800173a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800173e:	2202      	movs	r2, #2
 8001740:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001742:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001746:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	fa93 f2a3 	rbit	r2, r3
 8001750:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001754:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8001758:	601a      	str	r2, [r3, #0]
 800175a:	4b38      	ldr	r3, [pc, #224]	@ (800183c <HAL_RCC_OscConfig+0xb40>)
 800175c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800175e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001762:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001766:	2102      	movs	r1, #2
 8001768:	6011      	str	r1, [r2, #0]
 800176a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800176e:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001772:	6812      	ldr	r2, [r2, #0]
 8001774:	fa92 f1a2 	rbit	r1, r2
 8001778:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800177c:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8001780:	6011      	str	r1, [r2, #0]
  return result;
 8001782:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001786:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 800178a:	6812      	ldr	r2, [r2, #0]
 800178c:	fab2 f282 	clz	r2, r2
 8001790:	b2d2      	uxtb	r2, r2
 8001792:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001796:	b2d2      	uxtb	r2, r2
 8001798:	f002 021f 	and.w	r2, r2, #31
 800179c:	2101      	movs	r1, #1
 800179e:	fa01 f202 	lsl.w	r2, r1, r2
 80017a2:	4013      	ands	r3, r2
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d084      	beq.n	80016b2 <HAL_RCC_OscConfig+0x9b6>
 80017a8:	e083      	b.n	80018b2 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017aa:	f7ff f813 	bl	80007d4 <HAL_GetTick>
 80017ae:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017b2:	e00b      	b.n	80017cc <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017b4:	f7ff f80e 	bl	80007d4 <HAL_GetTick>
 80017b8:	4602      	mov	r2, r0
 80017ba:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d901      	bls.n	80017cc <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 80017c8:	2303      	movs	r3, #3
 80017ca:	e2e4      	b.n	8001d96 <HAL_RCC_OscConfig+0x109a>
 80017cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017d0:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80017d4:	2202      	movs	r2, #2
 80017d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017dc:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	fa93 f2a3 	rbit	r2, r3
 80017e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017ea:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80017ee:	601a      	str	r2, [r3, #0]
 80017f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017f4:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80017f8:	2202      	movs	r2, #2
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001800:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	fa93 f2a3 	rbit	r2, r3
 800180a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800180e:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001812:	601a      	str	r2, [r3, #0]
  return result;
 8001814:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001818:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800181c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800181e:	fab3 f383 	clz	r3, r3
 8001822:	b2db      	uxtb	r3, r3
 8001824:	095b      	lsrs	r3, r3, #5
 8001826:	b2db      	uxtb	r3, r3
 8001828:	f043 0302 	orr.w	r3, r3, #2
 800182c:	b2db      	uxtb	r3, r3
 800182e:	2b02      	cmp	r3, #2
 8001830:	d106      	bne.n	8001840 <HAL_RCC_OscConfig+0xb44>
 8001832:	4b02      	ldr	r3, [pc, #8]	@ (800183c <HAL_RCC_OscConfig+0xb40>)
 8001834:	6a1b      	ldr	r3, [r3, #32]
 8001836:	e017      	b.n	8001868 <HAL_RCC_OscConfig+0xb6c>
 8001838:	40007000 	.word	0x40007000
 800183c:	40021000 	.word	0x40021000
 8001840:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001844:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001848:	2202      	movs	r2, #2
 800184a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800184c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001850:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	fa93 f2a3 	rbit	r2, r3
 800185a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800185e:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	4bb3      	ldr	r3, [pc, #716]	@ (8001b34 <HAL_RCC_OscConfig+0xe38>)
 8001866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001868:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800186c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001870:	2102      	movs	r1, #2
 8001872:	6011      	str	r1, [r2, #0]
 8001874:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001878:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800187c:	6812      	ldr	r2, [r2, #0]
 800187e:	fa92 f1a2 	rbit	r1, r2
 8001882:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001886:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 800188a:	6011      	str	r1, [r2, #0]
  return result;
 800188c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001890:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001894:	6812      	ldr	r2, [r2, #0]
 8001896:	fab2 f282 	clz	r2, r2
 800189a:	b2d2      	uxtb	r2, r2
 800189c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80018a0:	b2d2      	uxtb	r2, r2
 80018a2:	f002 021f 	and.w	r2, r2, #31
 80018a6:	2101      	movs	r1, #1
 80018a8:	fa01 f202 	lsl.w	r2, r1, r2
 80018ac:	4013      	ands	r3, r2
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d180      	bne.n	80017b4 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80018b2:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d105      	bne.n	80018c6 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018ba:	4b9e      	ldr	r3, [pc, #632]	@ (8001b34 <HAL_RCC_OscConfig+0xe38>)
 80018bc:	69db      	ldr	r3, [r3, #28]
 80018be:	4a9d      	ldr	r2, [pc, #628]	@ (8001b34 <HAL_RCC_OscConfig+0xe38>)
 80018c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80018c4:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018ca:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	699b      	ldr	r3, [r3, #24]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	f000 825e 	beq.w	8001d94 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018d8:	4b96      	ldr	r3, [pc, #600]	@ (8001b34 <HAL_RCC_OscConfig+0xe38>)
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f003 030c 	and.w	r3, r3, #12
 80018e0:	2b08      	cmp	r3, #8
 80018e2:	f000 821f 	beq.w	8001d24 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018ea:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	699b      	ldr	r3, [r3, #24]
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	f040 8170 	bne.w	8001bd8 <HAL_RCC_OscConfig+0xedc>
 80018f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018fc:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001900:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001904:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001906:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800190a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	fa93 f2a3 	rbit	r2, r3
 8001914:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001918:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800191c:	601a      	str	r2, [r3, #0]
  return result;
 800191e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001922:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001926:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001928:	fab3 f383 	clz	r3, r3
 800192c:	b2db      	uxtb	r3, r3
 800192e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001932:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	461a      	mov	r2, r3
 800193a:	2300      	movs	r3, #0
 800193c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800193e:	f7fe ff49 	bl	80007d4 <HAL_GetTick>
 8001942:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001946:	e009      	b.n	800195c <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001948:	f7fe ff44 	bl	80007d4 <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	2b02      	cmp	r3, #2
 8001956:	d901      	bls.n	800195c <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8001958:	2303      	movs	r3, #3
 800195a:	e21c      	b.n	8001d96 <HAL_RCC_OscConfig+0x109a>
 800195c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001960:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001964:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001968:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800196a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800196e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	fa93 f2a3 	rbit	r2, r3
 8001978:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800197c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001980:	601a      	str	r2, [r3, #0]
  return result;
 8001982:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001986:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800198a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800198c:	fab3 f383 	clz	r3, r3
 8001990:	b2db      	uxtb	r3, r3
 8001992:	095b      	lsrs	r3, r3, #5
 8001994:	b2db      	uxtb	r3, r3
 8001996:	f043 0301 	orr.w	r3, r3, #1
 800199a:	b2db      	uxtb	r3, r3
 800199c:	2b01      	cmp	r3, #1
 800199e:	d102      	bne.n	80019a6 <HAL_RCC_OscConfig+0xcaa>
 80019a0:	4b64      	ldr	r3, [pc, #400]	@ (8001b34 <HAL_RCC_OscConfig+0xe38>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	e027      	b.n	80019f6 <HAL_RCC_OscConfig+0xcfa>
 80019a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019aa:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80019ae:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80019b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019b8:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	fa93 f2a3 	rbit	r2, r3
 80019c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019c6:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019d0:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80019d4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019de:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	fa93 f2a3 	rbit	r2, r3
 80019e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019ec:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80019f0:	601a      	str	r2, [r3, #0]
 80019f2:	4b50      	ldr	r3, [pc, #320]	@ (8001b34 <HAL_RCC_OscConfig+0xe38>)
 80019f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019f6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80019fa:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80019fe:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001a02:	6011      	str	r1, [r2, #0]
 8001a04:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001a08:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001a0c:	6812      	ldr	r2, [r2, #0]
 8001a0e:	fa92 f1a2 	rbit	r1, r2
 8001a12:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001a16:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001a1a:	6011      	str	r1, [r2, #0]
  return result;
 8001a1c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001a20:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001a24:	6812      	ldr	r2, [r2, #0]
 8001a26:	fab2 f282 	clz	r2, r2
 8001a2a:	b2d2      	uxtb	r2, r2
 8001a2c:	f042 0220 	orr.w	r2, r2, #32
 8001a30:	b2d2      	uxtb	r2, r2
 8001a32:	f002 021f 	and.w	r2, r2, #31
 8001a36:	2101      	movs	r1, #1
 8001a38:	fa01 f202 	lsl.w	r2, r1, r2
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d182      	bne.n	8001948 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a42:	4b3c      	ldr	r3, [pc, #240]	@ (8001b34 <HAL_RCC_OscConfig+0xe38>)
 8001a44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a46:	f023 020f 	bic.w	r2, r3, #15
 8001a4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a4e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a56:	4937      	ldr	r1, [pc, #220]	@ (8001b34 <HAL_RCC_OscConfig+0xe38>)
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8001a5c:	4b35      	ldr	r3, [pc, #212]	@ (8001b34 <HAL_RCC_OscConfig+0xe38>)
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8001a64:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a68:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	6a19      	ldr	r1, [r3, #32]
 8001a70:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a74:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	69db      	ldr	r3, [r3, #28]
 8001a7c:	430b      	orrs	r3, r1
 8001a7e:	492d      	ldr	r1, [pc, #180]	@ (8001b34 <HAL_RCC_OscConfig+0xe38>)
 8001a80:	4313      	orrs	r3, r2
 8001a82:	604b      	str	r3, [r1, #4]
 8001a84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a88:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001a8c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001a90:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a96:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	fa93 f2a3 	rbit	r2, r3
 8001aa0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001aa4:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001aa8:	601a      	str	r2, [r3, #0]
  return result;
 8001aaa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001aae:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001ab2:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ab4:	fab3 f383 	clz	r3, r3
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001abe:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001ac2:	009b      	lsls	r3, r3, #2
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aca:	f7fe fe83 	bl	80007d4 <HAL_GetTick>
 8001ace:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ad2:	e009      	b.n	8001ae8 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ad4:	f7fe fe7e 	bl	80007d4 <HAL_GetTick>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	2b02      	cmp	r3, #2
 8001ae2:	d901      	bls.n	8001ae8 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	e156      	b.n	8001d96 <HAL_RCC_OscConfig+0x109a>
 8001ae8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001aec:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001af0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001af4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001af6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001afa:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	fa93 f2a3 	rbit	r2, r3
 8001b04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b08:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001b0c:	601a      	str	r2, [r3, #0]
  return result;
 8001b0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b12:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001b16:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b18:	fab3 f383 	clz	r3, r3
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	095b      	lsrs	r3, r3, #5
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	f043 0301 	orr.w	r3, r3, #1
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d105      	bne.n	8001b38 <HAL_RCC_OscConfig+0xe3c>
 8001b2c:	4b01      	ldr	r3, [pc, #4]	@ (8001b34 <HAL_RCC_OscConfig+0xe38>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	e02a      	b.n	8001b88 <HAL_RCC_OscConfig+0xe8c>
 8001b32:	bf00      	nop
 8001b34:	40021000 	.word	0x40021000
 8001b38:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b3c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001b40:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b44:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b46:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b4a:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	fa93 f2a3 	rbit	r2, r3
 8001b54:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b58:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001b5c:	601a      	str	r2, [r3, #0]
 8001b5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b62:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001b66:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b6a:	601a      	str	r2, [r3, #0]
 8001b6c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b70:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	fa93 f2a3 	rbit	r2, r3
 8001b7a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b7e:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	4b86      	ldr	r3, [pc, #536]	@ (8001da0 <HAL_RCC_OscConfig+0x10a4>)
 8001b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b88:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001b8c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001b90:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001b94:	6011      	str	r1, [r2, #0]
 8001b96:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001b9a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001b9e:	6812      	ldr	r2, [r2, #0]
 8001ba0:	fa92 f1a2 	rbit	r1, r2
 8001ba4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ba8:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8001bac:	6011      	str	r1, [r2, #0]
  return result;
 8001bae:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001bb2:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8001bb6:	6812      	ldr	r2, [r2, #0]
 8001bb8:	fab2 f282 	clz	r2, r2
 8001bbc:	b2d2      	uxtb	r2, r2
 8001bbe:	f042 0220 	orr.w	r2, r2, #32
 8001bc2:	b2d2      	uxtb	r2, r2
 8001bc4:	f002 021f 	and.w	r2, r2, #31
 8001bc8:	2101      	movs	r1, #1
 8001bca:	fa01 f202 	lsl.w	r2, r1, r2
 8001bce:	4013      	ands	r3, r2
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	f43f af7f 	beq.w	8001ad4 <HAL_RCC_OscConfig+0xdd8>
 8001bd6:	e0dd      	b.n	8001d94 <HAL_RCC_OscConfig+0x1098>
 8001bd8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bdc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001be0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001be4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001be6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bea:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	fa93 f2a3 	rbit	r2, r3
 8001bf4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bf8:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001bfc:	601a      	str	r2, [r3, #0]
  return result;
 8001bfe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c02:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001c06:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c08:	fab3 f383 	clz	r3, r3
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001c12:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	461a      	mov	r2, r3
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c1e:	f7fe fdd9 	bl	80007d4 <HAL_GetTick>
 8001c22:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c26:	e009      	b.n	8001c3c <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c28:	f7fe fdd4 	bl	80007d4 <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	d901      	bls.n	8001c3c <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	e0ac      	b.n	8001d96 <HAL_RCC_OscConfig+0x109a>
 8001c3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c40:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001c44:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c4e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	fa93 f2a3 	rbit	r2, r3
 8001c58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c5c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001c60:	601a      	str	r2, [r3, #0]
  return result;
 8001c62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c66:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001c6a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c6c:	fab3 f383 	clz	r3, r3
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	095b      	lsrs	r3, r3, #5
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	f043 0301 	orr.w	r3, r3, #1
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d102      	bne.n	8001c86 <HAL_RCC_OscConfig+0xf8a>
 8001c80:	4b47      	ldr	r3, [pc, #284]	@ (8001da0 <HAL_RCC_OscConfig+0x10a4>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	e027      	b.n	8001cd6 <HAL_RCC_OscConfig+0xfda>
 8001c86:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c8a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001c8e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c92:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c94:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c98:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	fa93 f2a3 	rbit	r2, r3
 8001ca2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ca6:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001caa:	601a      	str	r2, [r3, #0]
 8001cac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cb0:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001cb4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001cb8:	601a      	str	r2, [r3, #0]
 8001cba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cbe:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	fa93 f2a3 	rbit	r2, r3
 8001cc8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ccc:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	4b33      	ldr	r3, [pc, #204]	@ (8001da0 <HAL_RCC_OscConfig+0x10a4>)
 8001cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001cda:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001cde:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001ce2:	6011      	str	r1, [r2, #0]
 8001ce4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ce8:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001cec:	6812      	ldr	r2, [r2, #0]
 8001cee:	fa92 f1a2 	rbit	r1, r2
 8001cf2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001cf6:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8001cfa:	6011      	str	r1, [r2, #0]
  return result;
 8001cfc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d00:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8001d04:	6812      	ldr	r2, [r2, #0]
 8001d06:	fab2 f282 	clz	r2, r2
 8001d0a:	b2d2      	uxtb	r2, r2
 8001d0c:	f042 0220 	orr.w	r2, r2, #32
 8001d10:	b2d2      	uxtb	r2, r2
 8001d12:	f002 021f 	and.w	r2, r2, #31
 8001d16:	2101      	movs	r1, #1
 8001d18:	fa01 f202 	lsl.w	r2, r1, r2
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d182      	bne.n	8001c28 <HAL_RCC_OscConfig+0xf2c>
 8001d22:	e037      	b.n	8001d94 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d24:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d28:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	699b      	ldr	r3, [r3, #24]
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d101      	bne.n	8001d38 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8001d34:	2301      	movs	r3, #1
 8001d36:	e02e      	b.n	8001d96 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d38:	4b19      	ldr	r3, [pc, #100]	@ (8001da0 <HAL_RCC_OscConfig+0x10a4>)
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001d40:	4b17      	ldr	r3, [pc, #92]	@ (8001da0 <HAL_RCC_OscConfig+0x10a4>)
 8001d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d44:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001d48:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001d4c:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8001d50:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d54:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	69db      	ldr	r3, [r3, #28]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d117      	bne.n	8001d90 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001d60:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001d64:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001d68:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d6c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d10b      	bne.n	8001d90 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001d78:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001d7c:	f003 020f 	and.w	r2, r3, #15
 8001d80:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d84:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d001      	beq.n	8001d94 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e000      	b.n	8001d96 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8001d94:	2300      	movs	r3, #0
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	40021000 	.word	0x40021000

08001da4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b09e      	sub	sp, #120	@ 0x78
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001dae:	2300      	movs	r3, #0
 8001db0:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d101      	bne.n	8001dbc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	e162      	b.n	8002082 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001dbc:	4b90      	ldr	r3, [pc, #576]	@ (8002000 <HAL_RCC_ClockConfig+0x25c>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0307 	and.w	r3, r3, #7
 8001dc4:	683a      	ldr	r2, [r7, #0]
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d910      	bls.n	8001dec <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dca:	4b8d      	ldr	r3, [pc, #564]	@ (8002000 <HAL_RCC_ClockConfig+0x25c>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f023 0207 	bic.w	r2, r3, #7
 8001dd2:	498b      	ldr	r1, [pc, #556]	@ (8002000 <HAL_RCC_ClockConfig+0x25c>)
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dda:	4b89      	ldr	r3, [pc, #548]	@ (8002000 <HAL_RCC_ClockConfig+0x25c>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0307 	and.w	r3, r3, #7
 8001de2:	683a      	ldr	r2, [r7, #0]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d001      	beq.n	8001dec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	e14a      	b.n	8002082 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f003 0302 	and.w	r3, r3, #2
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d008      	beq.n	8001e0a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001df8:	4b82      	ldr	r3, [pc, #520]	@ (8002004 <HAL_RCC_ClockConfig+0x260>)
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	497f      	ldr	r1, [pc, #508]	@ (8002004 <HAL_RCC_ClockConfig+0x260>)
 8001e06:	4313      	orrs	r3, r2
 8001e08:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 0301 	and.w	r3, r3, #1
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	f000 80dc 	beq.w	8001fd0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d13c      	bne.n	8001e9a <HAL_RCC_ClockConfig+0xf6>
 8001e20:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e24:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e26:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001e28:	fa93 f3a3 	rbit	r3, r3
 8001e2c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8001e2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e30:	fab3 f383 	clz	r3, r3
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	095b      	lsrs	r3, r3, #5
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	f043 0301 	orr.w	r3, r3, #1
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d102      	bne.n	8001e4a <HAL_RCC_ClockConfig+0xa6>
 8001e44:	4b6f      	ldr	r3, [pc, #444]	@ (8002004 <HAL_RCC_ClockConfig+0x260>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	e00f      	b.n	8001e6a <HAL_RCC_ClockConfig+0xc6>
 8001e4a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e4e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e50:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001e52:	fa93 f3a3 	rbit	r3, r3
 8001e56:	667b      	str	r3, [r7, #100]	@ 0x64
 8001e58:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e5c:	663b      	str	r3, [r7, #96]	@ 0x60
 8001e5e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001e60:	fa93 f3a3 	rbit	r3, r3
 8001e64:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001e66:	4b67      	ldr	r3, [pc, #412]	@ (8002004 <HAL_RCC_ClockConfig+0x260>)
 8001e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e6a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001e6e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001e70:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001e72:	fa92 f2a2 	rbit	r2, r2
 8001e76:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8001e78:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001e7a:	fab2 f282 	clz	r2, r2
 8001e7e:	b2d2      	uxtb	r2, r2
 8001e80:	f042 0220 	orr.w	r2, r2, #32
 8001e84:	b2d2      	uxtb	r2, r2
 8001e86:	f002 021f 	and.w	r2, r2, #31
 8001e8a:	2101      	movs	r1, #1
 8001e8c:	fa01 f202 	lsl.w	r2, r1, r2
 8001e90:	4013      	ands	r3, r2
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d17b      	bne.n	8001f8e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e0f3      	b.n	8002082 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d13c      	bne.n	8001f1c <HAL_RCC_ClockConfig+0x178>
 8001ea2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ea6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ea8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001eaa:	fa93 f3a3 	rbit	r3, r3
 8001eae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001eb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001eb2:	fab3 f383 	clz	r3, r3
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	095b      	lsrs	r3, r3, #5
 8001eba:	b2db      	uxtb	r3, r3
 8001ebc:	f043 0301 	orr.w	r3, r3, #1
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d102      	bne.n	8001ecc <HAL_RCC_ClockConfig+0x128>
 8001ec6:	4b4f      	ldr	r3, [pc, #316]	@ (8002004 <HAL_RCC_ClockConfig+0x260>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	e00f      	b.n	8001eec <HAL_RCC_ClockConfig+0x148>
 8001ecc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ed0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ed2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ed4:	fa93 f3a3 	rbit	r3, r3
 8001ed8:	647b      	str	r3, [r7, #68]	@ 0x44
 8001eda:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ede:	643b      	str	r3, [r7, #64]	@ 0x40
 8001ee0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ee2:	fa93 f3a3 	rbit	r3, r3
 8001ee6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ee8:	4b46      	ldr	r3, [pc, #280]	@ (8002004 <HAL_RCC_ClockConfig+0x260>)
 8001eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eec:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ef0:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001ef2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001ef4:	fa92 f2a2 	rbit	r2, r2
 8001ef8:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8001efa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001efc:	fab2 f282 	clz	r2, r2
 8001f00:	b2d2      	uxtb	r2, r2
 8001f02:	f042 0220 	orr.w	r2, r2, #32
 8001f06:	b2d2      	uxtb	r2, r2
 8001f08:	f002 021f 	and.w	r2, r2, #31
 8001f0c:	2101      	movs	r1, #1
 8001f0e:	fa01 f202 	lsl.w	r2, r1, r2
 8001f12:	4013      	ands	r3, r2
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d13a      	bne.n	8001f8e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e0b2      	b.n	8002082 <HAL_RCC_ClockConfig+0x2de>
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f22:	fa93 f3a3 	rbit	r3, r3
 8001f26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8001f28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f2a:	fab3 f383 	clz	r3, r3
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	095b      	lsrs	r3, r3, #5
 8001f32:	b2db      	uxtb	r3, r3
 8001f34:	f043 0301 	orr.w	r3, r3, #1
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d102      	bne.n	8001f44 <HAL_RCC_ClockConfig+0x1a0>
 8001f3e:	4b31      	ldr	r3, [pc, #196]	@ (8002004 <HAL_RCC_ClockConfig+0x260>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	e00d      	b.n	8001f60 <HAL_RCC_ClockConfig+0x1bc>
 8001f44:	2302      	movs	r3, #2
 8001f46:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f4a:	fa93 f3a3 	rbit	r3, r3
 8001f4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f50:	2302      	movs	r3, #2
 8001f52:	623b      	str	r3, [r7, #32]
 8001f54:	6a3b      	ldr	r3, [r7, #32]
 8001f56:	fa93 f3a3 	rbit	r3, r3
 8001f5a:	61fb      	str	r3, [r7, #28]
 8001f5c:	4b29      	ldr	r3, [pc, #164]	@ (8002004 <HAL_RCC_ClockConfig+0x260>)
 8001f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f60:	2202      	movs	r2, #2
 8001f62:	61ba      	str	r2, [r7, #24]
 8001f64:	69ba      	ldr	r2, [r7, #24]
 8001f66:	fa92 f2a2 	rbit	r2, r2
 8001f6a:	617a      	str	r2, [r7, #20]
  return result;
 8001f6c:	697a      	ldr	r2, [r7, #20]
 8001f6e:	fab2 f282 	clz	r2, r2
 8001f72:	b2d2      	uxtb	r2, r2
 8001f74:	f042 0220 	orr.w	r2, r2, #32
 8001f78:	b2d2      	uxtb	r2, r2
 8001f7a:	f002 021f 	and.w	r2, r2, #31
 8001f7e:	2101      	movs	r1, #1
 8001f80:	fa01 f202 	lsl.w	r2, r1, r2
 8001f84:	4013      	ands	r3, r2
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d101      	bne.n	8001f8e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e079      	b.n	8002082 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f8e:	4b1d      	ldr	r3, [pc, #116]	@ (8002004 <HAL_RCC_ClockConfig+0x260>)
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	f023 0203 	bic.w	r2, r3, #3
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	491a      	ldr	r1, [pc, #104]	@ (8002004 <HAL_RCC_ClockConfig+0x260>)
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fa0:	f7fe fc18 	bl	80007d4 <HAL_GetTick>
 8001fa4:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fa6:	e00a      	b.n	8001fbe <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fa8:	f7fe fc14 	bl	80007d4 <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e061      	b.n	8002082 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fbe:	4b11      	ldr	r3, [pc, #68]	@ (8002004 <HAL_RCC_ClockConfig+0x260>)
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f003 020c 	and.w	r2, r3, #12
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d1eb      	bne.n	8001fa8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001fd0:	4b0b      	ldr	r3, [pc, #44]	@ (8002000 <HAL_RCC_ClockConfig+0x25c>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0307 	and.w	r3, r3, #7
 8001fd8:	683a      	ldr	r2, [r7, #0]
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d214      	bcs.n	8002008 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fde:	4b08      	ldr	r3, [pc, #32]	@ (8002000 <HAL_RCC_ClockConfig+0x25c>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f023 0207 	bic.w	r2, r3, #7
 8001fe6:	4906      	ldr	r1, [pc, #24]	@ (8002000 <HAL_RCC_ClockConfig+0x25c>)
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fee:	4b04      	ldr	r3, [pc, #16]	@ (8002000 <HAL_RCC_ClockConfig+0x25c>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0307 	and.w	r3, r3, #7
 8001ff6:	683a      	ldr	r2, [r7, #0]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d005      	beq.n	8002008 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e040      	b.n	8002082 <HAL_RCC_ClockConfig+0x2de>
 8002000:	40022000 	.word	0x40022000
 8002004:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f003 0304 	and.w	r3, r3, #4
 8002010:	2b00      	cmp	r3, #0
 8002012:	d008      	beq.n	8002026 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002014:	4b1d      	ldr	r3, [pc, #116]	@ (800208c <HAL_RCC_ClockConfig+0x2e8>)
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	491a      	ldr	r1, [pc, #104]	@ (800208c <HAL_RCC_ClockConfig+0x2e8>)
 8002022:	4313      	orrs	r3, r2
 8002024:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 0308 	and.w	r3, r3, #8
 800202e:	2b00      	cmp	r3, #0
 8002030:	d009      	beq.n	8002046 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002032:	4b16      	ldr	r3, [pc, #88]	@ (800208c <HAL_RCC_ClockConfig+0x2e8>)
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	691b      	ldr	r3, [r3, #16]
 800203e:	00db      	lsls	r3, r3, #3
 8002040:	4912      	ldr	r1, [pc, #72]	@ (800208c <HAL_RCC_ClockConfig+0x2e8>)
 8002042:	4313      	orrs	r3, r2
 8002044:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002046:	f000 f829 	bl	800209c <HAL_RCC_GetSysClockFreq>
 800204a:	4601      	mov	r1, r0
 800204c:	4b0f      	ldr	r3, [pc, #60]	@ (800208c <HAL_RCC_ClockConfig+0x2e8>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002054:	22f0      	movs	r2, #240	@ 0xf0
 8002056:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002058:	693a      	ldr	r2, [r7, #16]
 800205a:	fa92 f2a2 	rbit	r2, r2
 800205e:	60fa      	str	r2, [r7, #12]
  return result;
 8002060:	68fa      	ldr	r2, [r7, #12]
 8002062:	fab2 f282 	clz	r2, r2
 8002066:	b2d2      	uxtb	r2, r2
 8002068:	40d3      	lsrs	r3, r2
 800206a:	4a09      	ldr	r2, [pc, #36]	@ (8002090 <HAL_RCC_ClockConfig+0x2ec>)
 800206c:	5cd3      	ldrb	r3, [r2, r3]
 800206e:	fa21 f303 	lsr.w	r3, r1, r3
 8002072:	4a08      	ldr	r2, [pc, #32]	@ (8002094 <HAL_RCC_ClockConfig+0x2f0>)
 8002074:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002076:	4b08      	ldr	r3, [pc, #32]	@ (8002098 <HAL_RCC_ClockConfig+0x2f4>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4618      	mov	r0, r3
 800207c:	f7fe fb66 	bl	800074c <HAL_InitTick>
  
  return HAL_OK;
 8002080:	2300      	movs	r3, #0
}
 8002082:	4618      	mov	r0, r3
 8002084:	3778      	adds	r7, #120	@ 0x78
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	40021000 	.word	0x40021000
 8002090:	08004048 	.word	0x08004048
 8002094:	20000000 	.word	0x20000000
 8002098:	20000004 	.word	0x20000004

0800209c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800209c:	b480      	push	{r7}
 800209e:	b087      	sub	sp, #28
 80020a0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80020a2:	2300      	movs	r3, #0
 80020a4:	60fb      	str	r3, [r7, #12]
 80020a6:	2300      	movs	r3, #0
 80020a8:	60bb      	str	r3, [r7, #8]
 80020aa:	2300      	movs	r3, #0
 80020ac:	617b      	str	r3, [r7, #20]
 80020ae:	2300      	movs	r3, #0
 80020b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80020b2:	2300      	movs	r3, #0
 80020b4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80020b6:	4b1f      	ldr	r3, [pc, #124]	@ (8002134 <HAL_RCC_GetSysClockFreq+0x98>)
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	f003 030c 	and.w	r3, r3, #12
 80020c2:	2b04      	cmp	r3, #4
 80020c4:	d002      	beq.n	80020cc <HAL_RCC_GetSysClockFreq+0x30>
 80020c6:	2b08      	cmp	r3, #8
 80020c8:	d003      	beq.n	80020d2 <HAL_RCC_GetSysClockFreq+0x36>
 80020ca:	e029      	b.n	8002120 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80020cc:	4b1a      	ldr	r3, [pc, #104]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x9c>)
 80020ce:	613b      	str	r3, [r7, #16]
      break;
 80020d0:	e029      	b.n	8002126 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	0c9b      	lsrs	r3, r3, #18
 80020d6:	f003 030f 	and.w	r3, r3, #15
 80020da:	4a18      	ldr	r2, [pc, #96]	@ (800213c <HAL_RCC_GetSysClockFreq+0xa0>)
 80020dc:	5cd3      	ldrb	r3, [r2, r3]
 80020de:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80020e0:	4b14      	ldr	r3, [pc, #80]	@ (8002134 <HAL_RCC_GetSysClockFreq+0x98>)
 80020e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020e4:	f003 030f 	and.w	r3, r3, #15
 80020e8:	4a15      	ldr	r2, [pc, #84]	@ (8002140 <HAL_RCC_GetSysClockFreq+0xa4>)
 80020ea:	5cd3      	ldrb	r3, [r2, r3]
 80020ec:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d008      	beq.n	800210a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80020f8:	4a0f      	ldr	r2, [pc, #60]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x9c>)
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	fb02 f303 	mul.w	r3, r2, r3
 8002106:	617b      	str	r3, [r7, #20]
 8002108:	e007      	b.n	800211a <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800210a:	4a0b      	ldr	r2, [pc, #44]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x9c>)
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	fb02 f303 	mul.w	r3, r2, r3
 8002118:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	613b      	str	r3, [r7, #16]
      break;
 800211e:	e002      	b.n	8002126 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002120:	4b05      	ldr	r3, [pc, #20]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002122:	613b      	str	r3, [r7, #16]
      break;
 8002124:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002126:	693b      	ldr	r3, [r7, #16]
}
 8002128:	4618      	mov	r0, r3
 800212a:	371c      	adds	r7, #28
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr
 8002134:	40021000 	.word	0x40021000
 8002138:	007a1200 	.word	0x007a1200
 800213c:	08004060 	.word	0x08004060
 8002140:	08004070 	.word	0x08004070

08002144 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002148:	4b03      	ldr	r3, [pc, #12]	@ (8002158 <HAL_RCC_GetHCLKFreq+0x14>)
 800214a:	681b      	ldr	r3, [r3, #0]
}
 800214c:	4618      	mov	r0, r3
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	20000000 	.word	0x20000000

0800215c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002162:	f7ff ffef 	bl	8002144 <HAL_RCC_GetHCLKFreq>
 8002166:	4601      	mov	r1, r0
 8002168:	4b0b      	ldr	r3, [pc, #44]	@ (8002198 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002170:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002174:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	fa92 f2a2 	rbit	r2, r2
 800217c:	603a      	str	r2, [r7, #0]
  return result;
 800217e:	683a      	ldr	r2, [r7, #0]
 8002180:	fab2 f282 	clz	r2, r2
 8002184:	b2d2      	uxtb	r2, r2
 8002186:	40d3      	lsrs	r3, r2
 8002188:	4a04      	ldr	r2, [pc, #16]	@ (800219c <HAL_RCC_GetPCLK1Freq+0x40>)
 800218a:	5cd3      	ldrb	r3, [r2, r3]
 800218c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002190:	4618      	mov	r0, r3
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	40021000 	.word	0x40021000
 800219c:	08004058 	.word	0x08004058

080021a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80021a6:	f7ff ffcd 	bl	8002144 <HAL_RCC_GetHCLKFreq>
 80021aa:	4601      	mov	r1, r0
 80021ac:	4b0b      	ldr	r3, [pc, #44]	@ (80021dc <HAL_RCC_GetPCLK2Freq+0x3c>)
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80021b4:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80021b8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	fa92 f2a2 	rbit	r2, r2
 80021c0:	603a      	str	r2, [r7, #0]
  return result;
 80021c2:	683a      	ldr	r2, [r7, #0]
 80021c4:	fab2 f282 	clz	r2, r2
 80021c8:	b2d2      	uxtb	r2, r2
 80021ca:	40d3      	lsrs	r3, r2
 80021cc:	4a04      	ldr	r2, [pc, #16]	@ (80021e0 <HAL_RCC_GetPCLK2Freq+0x40>)
 80021ce:	5cd3      	ldrb	r3, [r2, r3]
 80021d0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80021d4:	4618      	mov	r0, r3
 80021d6:	3708      	adds	r7, #8
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	40021000 	.word	0x40021000
 80021e0:	08004058 	.word	0x08004058

080021e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b092      	sub	sp, #72	@ 0x48
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80021ec:	2300      	movs	r3, #0
 80021ee:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 80021f0:	2300      	movs	r3, #0
 80021f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80021f4:	2300      	movs	r3, #0
 80021f6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002202:	2b00      	cmp	r3, #0
 8002204:	f000 80d4 	beq.w	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002208:	4b4e      	ldr	r3, [pc, #312]	@ (8002344 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800220a:	69db      	ldr	r3, [r3, #28]
 800220c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002210:	2b00      	cmp	r3, #0
 8002212:	d10e      	bne.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002214:	4b4b      	ldr	r3, [pc, #300]	@ (8002344 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002216:	69db      	ldr	r3, [r3, #28]
 8002218:	4a4a      	ldr	r2, [pc, #296]	@ (8002344 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800221a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800221e:	61d3      	str	r3, [r2, #28]
 8002220:	4b48      	ldr	r3, [pc, #288]	@ (8002344 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002222:	69db      	ldr	r3, [r3, #28]
 8002224:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002228:	60bb      	str	r3, [r7, #8]
 800222a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800222c:	2301      	movs	r3, #1
 800222e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002232:	4b45      	ldr	r3, [pc, #276]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800223a:	2b00      	cmp	r3, #0
 800223c:	d118      	bne.n	8002270 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800223e:	4b42      	ldr	r3, [pc, #264]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a41      	ldr	r2, [pc, #260]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002244:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002248:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800224a:	f7fe fac3 	bl	80007d4 <HAL_GetTick>
 800224e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002250:	e008      	b.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002252:	f7fe fabf 	bl	80007d4 <HAL_GetTick>
 8002256:	4602      	mov	r2, r0
 8002258:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800225a:	1ad3      	subs	r3, r2, r3
 800225c:	2b64      	cmp	r3, #100	@ 0x64
 800225e:	d901      	bls.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002260:	2303      	movs	r3, #3
 8002262:	e1d6      	b.n	8002612 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002264:	4b38      	ldr	r3, [pc, #224]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800226c:	2b00      	cmp	r3, #0
 800226e:	d0f0      	beq.n	8002252 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002270:	4b34      	ldr	r3, [pc, #208]	@ (8002344 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002272:	6a1b      	ldr	r3, [r3, #32]
 8002274:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002278:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800227a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800227c:	2b00      	cmp	r3, #0
 800227e:	f000 8084 	beq.w	800238a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800228a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800228c:	429a      	cmp	r2, r3
 800228e:	d07c      	beq.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002290:	4b2c      	ldr	r3, [pc, #176]	@ (8002344 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002292:	6a1b      	ldr	r3, [r3, #32]
 8002294:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002298:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800229a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800229e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022a2:	fa93 f3a3 	rbit	r3, r3
 80022a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80022a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80022aa:	fab3 f383 	clz	r3, r3
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	461a      	mov	r2, r3
 80022b2:	4b26      	ldr	r3, [pc, #152]	@ (800234c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80022b4:	4413      	add	r3, r2
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	461a      	mov	r2, r3
 80022ba:	2301      	movs	r3, #1
 80022bc:	6013      	str	r3, [r2, #0]
 80022be:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80022c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022c6:	fa93 f3a3 	rbit	r3, r3
 80022ca:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80022cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80022ce:	fab3 f383 	clz	r3, r3
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	461a      	mov	r2, r3
 80022d6:	4b1d      	ldr	r3, [pc, #116]	@ (800234c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80022d8:	4413      	add	r3, r2
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	461a      	mov	r2, r3
 80022de:	2300      	movs	r3, #0
 80022e0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80022e2:	4a18      	ldr	r2, [pc, #96]	@ (8002344 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80022e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022e6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80022e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022ea:	f003 0301 	and.w	r3, r3, #1
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d04b      	beq.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f2:	f7fe fa6f 	bl	80007d4 <HAL_GetTick>
 80022f6:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022f8:	e00a      	b.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022fa:	f7fe fa6b 	bl	80007d4 <HAL_GetTick>
 80022fe:	4602      	mov	r2, r0
 8002300:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002308:	4293      	cmp	r3, r2
 800230a:	d901      	bls.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800230c:	2303      	movs	r3, #3
 800230e:	e180      	b.n	8002612 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002310:	2302      	movs	r3, #2
 8002312:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002314:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002316:	fa93 f3a3 	rbit	r3, r3
 800231a:	627b      	str	r3, [r7, #36]	@ 0x24
 800231c:	2302      	movs	r3, #2
 800231e:	623b      	str	r3, [r7, #32]
 8002320:	6a3b      	ldr	r3, [r7, #32]
 8002322:	fa93 f3a3 	rbit	r3, r3
 8002326:	61fb      	str	r3, [r7, #28]
  return result;
 8002328:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800232a:	fab3 f383 	clz	r3, r3
 800232e:	b2db      	uxtb	r3, r3
 8002330:	095b      	lsrs	r3, r3, #5
 8002332:	b2db      	uxtb	r3, r3
 8002334:	f043 0302 	orr.w	r3, r3, #2
 8002338:	b2db      	uxtb	r3, r3
 800233a:	2b02      	cmp	r3, #2
 800233c:	d108      	bne.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800233e:	4b01      	ldr	r3, [pc, #4]	@ (8002344 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002340:	6a1b      	ldr	r3, [r3, #32]
 8002342:	e00d      	b.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002344:	40021000 	.word	0x40021000
 8002348:	40007000 	.word	0x40007000
 800234c:	10908100 	.word	0x10908100
 8002350:	2302      	movs	r3, #2
 8002352:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	fa93 f3a3 	rbit	r3, r3
 800235a:	617b      	str	r3, [r7, #20]
 800235c:	4b9a      	ldr	r3, [pc, #616]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800235e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002360:	2202      	movs	r2, #2
 8002362:	613a      	str	r2, [r7, #16]
 8002364:	693a      	ldr	r2, [r7, #16]
 8002366:	fa92 f2a2 	rbit	r2, r2
 800236a:	60fa      	str	r2, [r7, #12]
  return result;
 800236c:	68fa      	ldr	r2, [r7, #12]
 800236e:	fab2 f282 	clz	r2, r2
 8002372:	b2d2      	uxtb	r2, r2
 8002374:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002378:	b2d2      	uxtb	r2, r2
 800237a:	f002 021f 	and.w	r2, r2, #31
 800237e:	2101      	movs	r1, #1
 8002380:	fa01 f202 	lsl.w	r2, r1, r2
 8002384:	4013      	ands	r3, r2
 8002386:	2b00      	cmp	r3, #0
 8002388:	d0b7      	beq.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800238a:	4b8f      	ldr	r3, [pc, #572]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800238c:	6a1b      	ldr	r3, [r3, #32]
 800238e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	498c      	ldr	r1, [pc, #560]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002398:	4313      	orrs	r3, r2
 800239a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800239c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d105      	bne.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023a4:	4b88      	ldr	r3, [pc, #544]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80023a6:	69db      	ldr	r3, [r3, #28]
 80023a8:	4a87      	ldr	r2, [pc, #540]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80023aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023ae:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0301 	and.w	r3, r3, #1
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d008      	beq.n	80023ce <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80023bc:	4b82      	ldr	r3, [pc, #520]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80023be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c0:	f023 0203 	bic.w	r2, r3, #3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	497f      	ldr	r1, [pc, #508]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80023ca:	4313      	orrs	r3, r2
 80023cc:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d008      	beq.n	80023ec <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80023da:	4b7b      	ldr	r3, [pc, #492]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80023dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023de:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	68db      	ldr	r3, [r3, #12]
 80023e6:	4978      	ldr	r1, [pc, #480]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80023e8:	4313      	orrs	r3, r2
 80023ea:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0304 	and.w	r3, r3, #4
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d008      	beq.n	800240a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80023f8:	4b73      	ldr	r3, [pc, #460]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80023fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023fc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	691b      	ldr	r3, [r3, #16]
 8002404:	4970      	ldr	r1, [pc, #448]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002406:	4313      	orrs	r3, r2
 8002408:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0320 	and.w	r3, r3, #32
 8002412:	2b00      	cmp	r3, #0
 8002414:	d008      	beq.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002416:	4b6c      	ldr	r3, [pc, #432]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800241a:	f023 0210 	bic.w	r2, r3, #16
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	69db      	ldr	r3, [r3, #28]
 8002422:	4969      	ldr	r1, [pc, #420]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002424:	4313      	orrs	r3, r2
 8002426:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d008      	beq.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002434:	4b64      	ldr	r3, [pc, #400]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002440:	4961      	ldr	r1, [pc, #388]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002442:	4313      	orrs	r3, r2
 8002444:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800244e:	2b00      	cmp	r3, #0
 8002450:	d008      	beq.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002452:	4b5d      	ldr	r3, [pc, #372]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002456:	f023 0220 	bic.w	r2, r3, #32
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a1b      	ldr	r3, [r3, #32]
 800245e:	495a      	ldr	r1, [pc, #360]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002460:	4313      	orrs	r3, r2
 8002462:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800246c:	2b00      	cmp	r3, #0
 800246e:	d008      	beq.n	8002482 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002470:	4b55      	ldr	r3, [pc, #340]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002474:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800247c:	4952      	ldr	r1, [pc, #328]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800247e:	4313      	orrs	r3, r2
 8002480:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0308 	and.w	r3, r3, #8
 800248a:	2b00      	cmp	r3, #0
 800248c:	d008      	beq.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800248e:	4b4e      	ldr	r3, [pc, #312]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002492:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	695b      	ldr	r3, [r3, #20]
 800249a:	494b      	ldr	r1, [pc, #300]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800249c:	4313      	orrs	r3, r2
 800249e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f003 0310 	and.w	r3, r3, #16
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d008      	beq.n	80024be <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80024ac:	4b46      	ldr	r3, [pc, #280]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80024ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024b0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	699b      	ldr	r3, [r3, #24]
 80024b8:	4943      	ldr	r1, [pc, #268]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80024ba:	4313      	orrs	r3, r2
 80024bc:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d008      	beq.n	80024dc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80024ca:	4b3f      	ldr	r3, [pc, #252]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d6:	493c      	ldr	r1, [pc, #240]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80024d8:	4313      	orrs	r3, r2
 80024da:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d008      	beq.n	80024fa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80024e8:	4b37      	ldr	r3, [pc, #220]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80024ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ec:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024f4:	4934      	ldr	r1, [pc, #208]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80024f6:	4313      	orrs	r3, r2
 80024f8:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002502:	2b00      	cmp	r3, #0
 8002504:	d008      	beq.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002506:	4b30      	ldr	r3, [pc, #192]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800250a:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002512:	492d      	ldr	r1, [pc, #180]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002514:	4313      	orrs	r3, r2
 8002516:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d008      	beq.n	8002536 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002524:	4b28      	ldr	r3, [pc, #160]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002528:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002530:	4925      	ldr	r1, [pc, #148]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002532:	4313      	orrs	r3, r2
 8002534:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d008      	beq.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002542:	4b21      	ldr	r3, [pc, #132]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002546:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254e:	491e      	ldr	r1, [pc, #120]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002550:	4313      	orrs	r3, r2
 8002552:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800255c:	2b00      	cmp	r3, #0
 800255e:	d008      	beq.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8002560:	4b19      	ldr	r3, [pc, #100]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002564:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800256c:	4916      	ldr	r1, [pc, #88]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800256e:	4313      	orrs	r3, r2
 8002570:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800257a:	2b00      	cmp	r3, #0
 800257c:	d008      	beq.n	8002590 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 800257e:	4b12      	ldr	r3, [pc, #72]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002582:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800258a:	490f      	ldr	r1, [pc, #60]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800258c:	4313      	orrs	r3, r2
 800258e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002598:	2b00      	cmp	r3, #0
 800259a:	d008      	beq.n	80025ae <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800259c:	4b0a      	ldr	r3, [pc, #40]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800259e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a0:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025a8:	4907      	ldr	r1, [pc, #28]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d00c      	beq.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80025ba:	4b03      	ldr	r3, [pc, #12]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80025bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025be:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	e002      	b.n	80025cc <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 80025c6:	bf00      	nop
 80025c8:	40021000 	.word	0x40021000
 80025cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025ce:	4913      	ldr	r1, [pc, #76]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80025d0:	4313      	orrs	r3, r2
 80025d2:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d008      	beq.n	80025f2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80025e0:	4b0e      	ldr	r3, [pc, #56]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80025e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025ec:	490b      	ldr	r1, [pc, #44]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80025ee:	4313      	orrs	r3, r2
 80025f0:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d008      	beq.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80025fe:	4b07      	ldr	r3, [pc, #28]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002602:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800260a:	4904      	ldr	r1, [pc, #16]	@ (800261c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800260c:	4313      	orrs	r3, r2
 800260e:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002610:	2300      	movs	r3, #0
}
 8002612:	4618      	mov	r0, r3
 8002614:	3748      	adds	r7, #72	@ 0x48
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	40021000 	.word	0x40021000

08002620 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d101      	bne.n	8002632 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e049      	b.n	80026c6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002638:	b2db      	uxtb	r3, r3
 800263a:	2b00      	cmp	r3, #0
 800263c:	d106      	bne.n	800264c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2200      	movs	r2, #0
 8002642:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f7fd ff66 	bl	8000518 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2202      	movs	r2, #2
 8002650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	3304      	adds	r3, #4
 800265c:	4619      	mov	r1, r3
 800265e:	4610      	mov	r0, r2
 8002660:	f000 fb80 	bl	8002d64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2201      	movs	r2, #1
 8002668:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2201      	movs	r2, #1
 8002670:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2201      	movs	r2, #1
 8002678:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2201      	movs	r2, #1
 8002680:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2201      	movs	r2, #1
 8002688:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2201      	movs	r2, #1
 8002690:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2201      	movs	r2, #1
 8002698:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2201      	movs	r2, #1
 80026a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2201      	movs	r2, #1
 80026a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2201      	movs	r2, #1
 80026b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2201      	movs	r2, #1
 80026b8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2201      	movs	r2, #1
 80026c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80026c4:	2300      	movs	r3, #0
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3708      	adds	r7, #8
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}

080026ce <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b082      	sub	sp, #8
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d101      	bne.n	80026e0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	e049      	b.n	8002774 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d106      	bne.n	80026fa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2200      	movs	r2, #0
 80026f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	f000 f841 	bl	800277c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2202      	movs	r2, #2
 80026fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	3304      	adds	r3, #4
 800270a:	4619      	mov	r1, r3
 800270c:	4610      	mov	r0, r2
 800270e:	f000 fb29 	bl	8002d64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2201      	movs	r2, #1
 8002716:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2201      	movs	r2, #1
 800271e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2201      	movs	r2, #1
 8002726:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2201      	movs	r2, #1
 800272e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2201      	movs	r2, #1
 8002736:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2201      	movs	r2, #1
 800273e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2201      	movs	r2, #1
 8002746:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2201      	movs	r2, #1
 800274e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2201      	movs	r2, #1
 8002756:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2201      	movs	r2, #1
 800275e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2201      	movs	r2, #1
 8002766:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2201      	movs	r2, #1
 800276e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002772:	2300      	movs	r3, #0
}
 8002774:	4618      	mov	r0, r3
 8002776:	3708      	adds	r7, #8
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}

0800277c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002784:	bf00      	nop
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr

08002790 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b084      	sub	sp, #16
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d109      	bne.n	80027b4 <HAL_TIM_PWM_Start+0x24>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80027a6:	b2db      	uxtb	r3, r3
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	bf14      	ite	ne
 80027ac:	2301      	movne	r3, #1
 80027ae:	2300      	moveq	r3, #0
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	e03c      	b.n	800282e <HAL_TIM_PWM_Start+0x9e>
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	2b04      	cmp	r3, #4
 80027b8:	d109      	bne.n	80027ce <HAL_TIM_PWM_Start+0x3e>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	bf14      	ite	ne
 80027c6:	2301      	movne	r3, #1
 80027c8:	2300      	moveq	r3, #0
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	e02f      	b.n	800282e <HAL_TIM_PWM_Start+0x9e>
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	2b08      	cmp	r3, #8
 80027d2:	d109      	bne.n	80027e8 <HAL_TIM_PWM_Start+0x58>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	2b01      	cmp	r3, #1
 80027de:	bf14      	ite	ne
 80027e0:	2301      	movne	r3, #1
 80027e2:	2300      	moveq	r3, #0
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	e022      	b.n	800282e <HAL_TIM_PWM_Start+0x9e>
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	2b0c      	cmp	r3, #12
 80027ec:	d109      	bne.n	8002802 <HAL_TIM_PWM_Start+0x72>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	bf14      	ite	ne
 80027fa:	2301      	movne	r3, #1
 80027fc:	2300      	moveq	r3, #0
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	e015      	b.n	800282e <HAL_TIM_PWM_Start+0x9e>
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	2b10      	cmp	r3, #16
 8002806:	d109      	bne.n	800281c <HAL_TIM_PWM_Start+0x8c>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800280e:	b2db      	uxtb	r3, r3
 8002810:	2b01      	cmp	r3, #1
 8002812:	bf14      	ite	ne
 8002814:	2301      	movne	r3, #1
 8002816:	2300      	moveq	r3, #0
 8002818:	b2db      	uxtb	r3, r3
 800281a:	e008      	b.n	800282e <HAL_TIM_PWM_Start+0x9e>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002822:	b2db      	uxtb	r3, r3
 8002824:	2b01      	cmp	r3, #1
 8002826:	bf14      	ite	ne
 8002828:	2301      	movne	r3, #1
 800282a:	2300      	moveq	r3, #0
 800282c:	b2db      	uxtb	r3, r3
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e0a1      	b.n	800297a <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d104      	bne.n	8002846 <HAL_TIM_PWM_Start+0xb6>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2202      	movs	r2, #2
 8002840:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002844:	e023      	b.n	800288e <HAL_TIM_PWM_Start+0xfe>
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	2b04      	cmp	r3, #4
 800284a:	d104      	bne.n	8002856 <HAL_TIM_PWM_Start+0xc6>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2202      	movs	r2, #2
 8002850:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002854:	e01b      	b.n	800288e <HAL_TIM_PWM_Start+0xfe>
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	2b08      	cmp	r3, #8
 800285a:	d104      	bne.n	8002866 <HAL_TIM_PWM_Start+0xd6>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2202      	movs	r2, #2
 8002860:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002864:	e013      	b.n	800288e <HAL_TIM_PWM_Start+0xfe>
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	2b0c      	cmp	r3, #12
 800286a:	d104      	bne.n	8002876 <HAL_TIM_PWM_Start+0xe6>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2202      	movs	r2, #2
 8002870:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002874:	e00b      	b.n	800288e <HAL_TIM_PWM_Start+0xfe>
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	2b10      	cmp	r3, #16
 800287a:	d104      	bne.n	8002886 <HAL_TIM_PWM_Start+0xf6>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2202      	movs	r2, #2
 8002880:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002884:	e003      	b.n	800288e <HAL_TIM_PWM_Start+0xfe>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2202      	movs	r2, #2
 800288a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	2201      	movs	r2, #1
 8002894:	6839      	ldr	r1, [r7, #0]
 8002896:	4618      	mov	r0, r3
 8002898:	f000 feae 	bl	80035f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a38      	ldr	r2, [pc, #224]	@ (8002984 <HAL_TIM_PWM_Start+0x1f4>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d018      	beq.n	80028d8 <HAL_TIM_PWM_Start+0x148>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a37      	ldr	r2, [pc, #220]	@ (8002988 <HAL_TIM_PWM_Start+0x1f8>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d013      	beq.n	80028d8 <HAL_TIM_PWM_Start+0x148>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a35      	ldr	r2, [pc, #212]	@ (800298c <HAL_TIM_PWM_Start+0x1fc>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d00e      	beq.n	80028d8 <HAL_TIM_PWM_Start+0x148>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a34      	ldr	r2, [pc, #208]	@ (8002990 <HAL_TIM_PWM_Start+0x200>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d009      	beq.n	80028d8 <HAL_TIM_PWM_Start+0x148>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a32      	ldr	r2, [pc, #200]	@ (8002994 <HAL_TIM_PWM_Start+0x204>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d004      	beq.n	80028d8 <HAL_TIM_PWM_Start+0x148>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a31      	ldr	r2, [pc, #196]	@ (8002998 <HAL_TIM_PWM_Start+0x208>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d101      	bne.n	80028dc <HAL_TIM_PWM_Start+0x14c>
 80028d8:	2301      	movs	r3, #1
 80028da:	e000      	b.n	80028de <HAL_TIM_PWM_Start+0x14e>
 80028dc:	2300      	movs	r3, #0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d007      	beq.n	80028f2 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80028f0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a23      	ldr	r2, [pc, #140]	@ (8002984 <HAL_TIM_PWM_Start+0x1f4>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d01d      	beq.n	8002938 <HAL_TIM_PWM_Start+0x1a8>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002904:	d018      	beq.n	8002938 <HAL_TIM_PWM_Start+0x1a8>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a24      	ldr	r2, [pc, #144]	@ (800299c <HAL_TIM_PWM_Start+0x20c>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d013      	beq.n	8002938 <HAL_TIM_PWM_Start+0x1a8>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a22      	ldr	r2, [pc, #136]	@ (80029a0 <HAL_TIM_PWM_Start+0x210>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d00e      	beq.n	8002938 <HAL_TIM_PWM_Start+0x1a8>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a1a      	ldr	r2, [pc, #104]	@ (8002988 <HAL_TIM_PWM_Start+0x1f8>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d009      	beq.n	8002938 <HAL_TIM_PWM_Start+0x1a8>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a18      	ldr	r2, [pc, #96]	@ (800298c <HAL_TIM_PWM_Start+0x1fc>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d004      	beq.n	8002938 <HAL_TIM_PWM_Start+0x1a8>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a19      	ldr	r2, [pc, #100]	@ (8002998 <HAL_TIM_PWM_Start+0x208>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d115      	bne.n	8002964 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	689a      	ldr	r2, [r3, #8]
 800293e:	4b19      	ldr	r3, [pc, #100]	@ (80029a4 <HAL_TIM_PWM_Start+0x214>)
 8002940:	4013      	ands	r3, r2
 8002942:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2b06      	cmp	r3, #6
 8002948:	d015      	beq.n	8002976 <HAL_TIM_PWM_Start+0x1e6>
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002950:	d011      	beq.n	8002976 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f042 0201 	orr.w	r2, r2, #1
 8002960:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002962:	e008      	b.n	8002976 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f042 0201 	orr.w	r2, r2, #1
 8002972:	601a      	str	r2, [r3, #0]
 8002974:	e000      	b.n	8002978 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002976:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002978:	2300      	movs	r3, #0
}
 800297a:	4618      	mov	r0, r3
 800297c:	3710      	adds	r7, #16
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	40012c00 	.word	0x40012c00
 8002988:	40013400 	.word	0x40013400
 800298c:	40014000 	.word	0x40014000
 8002990:	40014400 	.word	0x40014400
 8002994:	40014800 	.word	0x40014800
 8002998:	40015000 	.word	0x40015000
 800299c:	40000400 	.word	0x40000400
 80029a0:	40000800 	.word	0x40000800
 80029a4:	00010007 	.word	0x00010007

080029a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b086      	sub	sp, #24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	60b9      	str	r1, [r7, #8]
 80029b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029b4:	2300      	movs	r3, #0
 80029b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029be:	2b01      	cmp	r3, #1
 80029c0:	d101      	bne.n	80029c6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80029c2:	2302      	movs	r3, #2
 80029c4:	e0ff      	b.n	8002bc6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2201      	movs	r2, #1
 80029ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2b14      	cmp	r3, #20
 80029d2:	f200 80f0 	bhi.w	8002bb6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80029d6:	a201      	add	r2, pc, #4	@ (adr r2, 80029dc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80029d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029dc:	08002a31 	.word	0x08002a31
 80029e0:	08002bb7 	.word	0x08002bb7
 80029e4:	08002bb7 	.word	0x08002bb7
 80029e8:	08002bb7 	.word	0x08002bb7
 80029ec:	08002a71 	.word	0x08002a71
 80029f0:	08002bb7 	.word	0x08002bb7
 80029f4:	08002bb7 	.word	0x08002bb7
 80029f8:	08002bb7 	.word	0x08002bb7
 80029fc:	08002ab3 	.word	0x08002ab3
 8002a00:	08002bb7 	.word	0x08002bb7
 8002a04:	08002bb7 	.word	0x08002bb7
 8002a08:	08002bb7 	.word	0x08002bb7
 8002a0c:	08002af3 	.word	0x08002af3
 8002a10:	08002bb7 	.word	0x08002bb7
 8002a14:	08002bb7 	.word	0x08002bb7
 8002a18:	08002bb7 	.word	0x08002bb7
 8002a1c:	08002b35 	.word	0x08002b35
 8002a20:	08002bb7 	.word	0x08002bb7
 8002a24:	08002bb7 	.word	0x08002bb7
 8002a28:	08002bb7 	.word	0x08002bb7
 8002a2c:	08002b75 	.word	0x08002b75
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	68b9      	ldr	r1, [r7, #8]
 8002a36:	4618      	mov	r0, r3
 8002a38:	f000 fa3e 	bl	8002eb8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	699a      	ldr	r2, [r3, #24]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f042 0208 	orr.w	r2, r2, #8
 8002a4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	699a      	ldr	r2, [r3, #24]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f022 0204 	bic.w	r2, r2, #4
 8002a5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	6999      	ldr	r1, [r3, #24]
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	691a      	ldr	r2, [r3, #16]
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	619a      	str	r2, [r3, #24]
      break;
 8002a6e:	e0a5      	b.n	8002bbc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	68b9      	ldr	r1, [r7, #8]
 8002a76:	4618      	mov	r0, r3
 8002a78:	f000 fab8 	bl	8002fec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	699a      	ldr	r2, [r3, #24]
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	699a      	ldr	r2, [r3, #24]
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	6999      	ldr	r1, [r3, #24]
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	691b      	ldr	r3, [r3, #16]
 8002aa6:	021a      	lsls	r2, r3, #8
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	430a      	orrs	r2, r1
 8002aae:	619a      	str	r2, [r3, #24]
      break;
 8002ab0:	e084      	b.n	8002bbc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68b9      	ldr	r1, [r7, #8]
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f000 fb2b 	bl	8003114 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	69da      	ldr	r2, [r3, #28]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f042 0208 	orr.w	r2, r2, #8
 8002acc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	69da      	ldr	r2, [r3, #28]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f022 0204 	bic.w	r2, r2, #4
 8002adc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	69d9      	ldr	r1, [r3, #28]
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	691a      	ldr	r2, [r3, #16]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	430a      	orrs	r2, r1
 8002aee:	61da      	str	r2, [r3, #28]
      break;
 8002af0:	e064      	b.n	8002bbc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	68b9      	ldr	r1, [r7, #8]
 8002af8:	4618      	mov	r0, r3
 8002afa:	f000 fb9d 	bl	8003238 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	69da      	ldr	r2, [r3, #28]
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	69da      	ldr	r2, [r3, #28]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	69d9      	ldr	r1, [r3, #28]
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	691b      	ldr	r3, [r3, #16]
 8002b28:	021a      	lsls	r2, r3, #8
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	430a      	orrs	r2, r1
 8002b30:	61da      	str	r2, [r3, #28]
      break;
 8002b32:	e043      	b.n	8002bbc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	68b9      	ldr	r1, [r7, #8]
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f000 fbec 	bl	8003318 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f042 0208 	orr.w	r2, r2, #8
 8002b4e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f022 0204 	bic.w	r2, r2, #4
 8002b5e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	691a      	ldr	r2, [r3, #16]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002b72:	e023      	b.n	8002bbc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	68b9      	ldr	r1, [r7, #8]
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f000 fc36 	bl	80033ec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b8e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b9e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	691b      	ldr	r3, [r3, #16]
 8002baa:	021a      	lsls	r2, r3, #8
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	430a      	orrs	r2, r1
 8002bb2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002bb4:	e002      	b.n	8002bbc <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	75fb      	strb	r3, [r7, #23]
      break;
 8002bba:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002bc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3718      	adds	r7, #24
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop

08002bd0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d101      	bne.n	8002bec <HAL_TIM_ConfigClockSource+0x1c>
 8002be8:	2302      	movs	r3, #2
 8002bea:	e0b6      	b.n	8002d5a <HAL_TIM_ConfigClockSource+0x18a>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2202      	movs	r2, #2
 8002bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c0a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002c0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002c16:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	68ba      	ldr	r2, [r7, #8]
 8002c1e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c28:	d03e      	beq.n	8002ca8 <HAL_TIM_ConfigClockSource+0xd8>
 8002c2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c2e:	f200 8087 	bhi.w	8002d40 <HAL_TIM_ConfigClockSource+0x170>
 8002c32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c36:	f000 8086 	beq.w	8002d46 <HAL_TIM_ConfigClockSource+0x176>
 8002c3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c3e:	d87f      	bhi.n	8002d40 <HAL_TIM_ConfigClockSource+0x170>
 8002c40:	2b70      	cmp	r3, #112	@ 0x70
 8002c42:	d01a      	beq.n	8002c7a <HAL_TIM_ConfigClockSource+0xaa>
 8002c44:	2b70      	cmp	r3, #112	@ 0x70
 8002c46:	d87b      	bhi.n	8002d40 <HAL_TIM_ConfigClockSource+0x170>
 8002c48:	2b60      	cmp	r3, #96	@ 0x60
 8002c4a:	d050      	beq.n	8002cee <HAL_TIM_ConfigClockSource+0x11e>
 8002c4c:	2b60      	cmp	r3, #96	@ 0x60
 8002c4e:	d877      	bhi.n	8002d40 <HAL_TIM_ConfigClockSource+0x170>
 8002c50:	2b50      	cmp	r3, #80	@ 0x50
 8002c52:	d03c      	beq.n	8002cce <HAL_TIM_ConfigClockSource+0xfe>
 8002c54:	2b50      	cmp	r3, #80	@ 0x50
 8002c56:	d873      	bhi.n	8002d40 <HAL_TIM_ConfigClockSource+0x170>
 8002c58:	2b40      	cmp	r3, #64	@ 0x40
 8002c5a:	d058      	beq.n	8002d0e <HAL_TIM_ConfigClockSource+0x13e>
 8002c5c:	2b40      	cmp	r3, #64	@ 0x40
 8002c5e:	d86f      	bhi.n	8002d40 <HAL_TIM_ConfigClockSource+0x170>
 8002c60:	2b30      	cmp	r3, #48	@ 0x30
 8002c62:	d064      	beq.n	8002d2e <HAL_TIM_ConfigClockSource+0x15e>
 8002c64:	2b30      	cmp	r3, #48	@ 0x30
 8002c66:	d86b      	bhi.n	8002d40 <HAL_TIM_ConfigClockSource+0x170>
 8002c68:	2b20      	cmp	r3, #32
 8002c6a:	d060      	beq.n	8002d2e <HAL_TIM_ConfigClockSource+0x15e>
 8002c6c:	2b20      	cmp	r3, #32
 8002c6e:	d867      	bhi.n	8002d40 <HAL_TIM_ConfigClockSource+0x170>
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d05c      	beq.n	8002d2e <HAL_TIM_ConfigClockSource+0x15e>
 8002c74:	2b10      	cmp	r3, #16
 8002c76:	d05a      	beq.n	8002d2e <HAL_TIM_ConfigClockSource+0x15e>
 8002c78:	e062      	b.n	8002d40 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c8a:	f000 fc95 	bl	80035b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002c9c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	68ba      	ldr	r2, [r7, #8]
 8002ca4:	609a      	str	r2, [r3, #8]
      break;
 8002ca6:	e04f      	b.n	8002d48 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002cb8:	f000 fc7e 	bl	80035b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	689a      	ldr	r2, [r3, #8]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002cca:	609a      	str	r2, [r3, #8]
      break;
 8002ccc:	e03c      	b.n	8002d48 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cda:	461a      	mov	r2, r3
 8002cdc:	f000 fbf2 	bl	80034c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	2150      	movs	r1, #80	@ 0x50
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f000 fc4b 	bl	8003582 <TIM_ITRx_SetConfig>
      break;
 8002cec:	e02c      	b.n	8002d48 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	f000 fc11 	bl	8003522 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	2160      	movs	r1, #96	@ 0x60
 8002d06:	4618      	mov	r0, r3
 8002d08:	f000 fc3b 	bl	8003582 <TIM_ITRx_SetConfig>
      break;
 8002d0c:	e01c      	b.n	8002d48 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	f000 fbd2 	bl	80034c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2140      	movs	r1, #64	@ 0x40
 8002d26:	4618      	mov	r0, r3
 8002d28:	f000 fc2b 	bl	8003582 <TIM_ITRx_SetConfig>
      break;
 8002d2c:	e00c      	b.n	8002d48 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4619      	mov	r1, r3
 8002d38:	4610      	mov	r0, r2
 8002d3a:	f000 fc22 	bl	8003582 <TIM_ITRx_SetConfig>
      break;
 8002d3e:	e003      	b.n	8002d48 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	73fb      	strb	r3, [r7, #15]
      break;
 8002d44:	e000      	b.n	8002d48 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8002d46:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002d58:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3710      	adds	r7, #16
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
	...

08002d64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b085      	sub	sp, #20
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	4a48      	ldr	r2, [pc, #288]	@ (8002e98 <TIM_Base_SetConfig+0x134>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d013      	beq.n	8002da4 <TIM_Base_SetConfig+0x40>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d82:	d00f      	beq.n	8002da4 <TIM_Base_SetConfig+0x40>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	4a45      	ldr	r2, [pc, #276]	@ (8002e9c <TIM_Base_SetConfig+0x138>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d00b      	beq.n	8002da4 <TIM_Base_SetConfig+0x40>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	4a44      	ldr	r2, [pc, #272]	@ (8002ea0 <TIM_Base_SetConfig+0x13c>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d007      	beq.n	8002da4 <TIM_Base_SetConfig+0x40>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	4a43      	ldr	r2, [pc, #268]	@ (8002ea4 <TIM_Base_SetConfig+0x140>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d003      	beq.n	8002da4 <TIM_Base_SetConfig+0x40>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	4a42      	ldr	r2, [pc, #264]	@ (8002ea8 <TIM_Base_SetConfig+0x144>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d108      	bne.n	8002db6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002daa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	68fa      	ldr	r2, [r7, #12]
 8002db2:	4313      	orrs	r3, r2
 8002db4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4a37      	ldr	r2, [pc, #220]	@ (8002e98 <TIM_Base_SetConfig+0x134>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d01f      	beq.n	8002dfe <TIM_Base_SetConfig+0x9a>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002dc4:	d01b      	beq.n	8002dfe <TIM_Base_SetConfig+0x9a>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a34      	ldr	r2, [pc, #208]	@ (8002e9c <TIM_Base_SetConfig+0x138>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d017      	beq.n	8002dfe <TIM_Base_SetConfig+0x9a>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a33      	ldr	r2, [pc, #204]	@ (8002ea0 <TIM_Base_SetConfig+0x13c>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d013      	beq.n	8002dfe <TIM_Base_SetConfig+0x9a>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a32      	ldr	r2, [pc, #200]	@ (8002ea4 <TIM_Base_SetConfig+0x140>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d00f      	beq.n	8002dfe <TIM_Base_SetConfig+0x9a>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a32      	ldr	r2, [pc, #200]	@ (8002eac <TIM_Base_SetConfig+0x148>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d00b      	beq.n	8002dfe <TIM_Base_SetConfig+0x9a>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4a31      	ldr	r2, [pc, #196]	@ (8002eb0 <TIM_Base_SetConfig+0x14c>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d007      	beq.n	8002dfe <TIM_Base_SetConfig+0x9a>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	4a30      	ldr	r2, [pc, #192]	@ (8002eb4 <TIM_Base_SetConfig+0x150>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d003      	beq.n	8002dfe <TIM_Base_SetConfig+0x9a>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	4a2b      	ldr	r2, [pc, #172]	@ (8002ea8 <TIM_Base_SetConfig+0x144>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d108      	bne.n	8002e10 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	68db      	ldr	r3, [r3, #12]
 8002e0a:	68fa      	ldr	r2, [r7, #12]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	68fa      	ldr	r2, [r7, #12]
 8002e22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	689a      	ldr	r2, [r3, #8]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	4a18      	ldr	r2, [pc, #96]	@ (8002e98 <TIM_Base_SetConfig+0x134>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d013      	beq.n	8002e64 <TIM_Base_SetConfig+0x100>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	4a19      	ldr	r2, [pc, #100]	@ (8002ea4 <TIM_Base_SetConfig+0x140>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d00f      	beq.n	8002e64 <TIM_Base_SetConfig+0x100>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	4a19      	ldr	r2, [pc, #100]	@ (8002eac <TIM_Base_SetConfig+0x148>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d00b      	beq.n	8002e64 <TIM_Base_SetConfig+0x100>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	4a18      	ldr	r2, [pc, #96]	@ (8002eb0 <TIM_Base_SetConfig+0x14c>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d007      	beq.n	8002e64 <TIM_Base_SetConfig+0x100>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	4a17      	ldr	r2, [pc, #92]	@ (8002eb4 <TIM_Base_SetConfig+0x150>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d003      	beq.n	8002e64 <TIM_Base_SetConfig+0x100>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	4a12      	ldr	r2, [pc, #72]	@ (8002ea8 <TIM_Base_SetConfig+0x144>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d103      	bne.n	8002e6c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	691a      	ldr	r2, [r3, #16]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	691b      	ldr	r3, [r3, #16]
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d105      	bne.n	8002e8a <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	f023 0201 	bic.w	r2, r3, #1
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	611a      	str	r2, [r3, #16]
  }
}
 8002e8a:	bf00      	nop
 8002e8c:	3714      	adds	r7, #20
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop
 8002e98:	40012c00 	.word	0x40012c00
 8002e9c:	40000400 	.word	0x40000400
 8002ea0:	40000800 	.word	0x40000800
 8002ea4:	40013400 	.word	0x40013400
 8002ea8:	40015000 	.word	0x40015000
 8002eac:	40014000 	.word	0x40014000
 8002eb0:	40014400 	.word	0x40014400
 8002eb4:	40014800 	.word	0x40014800

08002eb8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b087      	sub	sp, #28
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a1b      	ldr	r3, [r3, #32]
 8002ec6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a1b      	ldr	r3, [r3, #32]
 8002ecc:	f023 0201 	bic.w	r2, r3, #1
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	699b      	ldr	r3, [r3, #24]
 8002ede:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ee6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002eea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f023 0303 	bic.w	r3, r3, #3
 8002ef2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	68fa      	ldr	r2, [r7, #12]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	f023 0302 	bic.w	r3, r3, #2
 8002f04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	697a      	ldr	r2, [r7, #20]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	4a30      	ldr	r2, [pc, #192]	@ (8002fd4 <TIM_OC1_SetConfig+0x11c>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d013      	beq.n	8002f40 <TIM_OC1_SetConfig+0x88>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4a2f      	ldr	r2, [pc, #188]	@ (8002fd8 <TIM_OC1_SetConfig+0x120>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d00f      	beq.n	8002f40 <TIM_OC1_SetConfig+0x88>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	4a2e      	ldr	r2, [pc, #184]	@ (8002fdc <TIM_OC1_SetConfig+0x124>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d00b      	beq.n	8002f40 <TIM_OC1_SetConfig+0x88>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	4a2d      	ldr	r2, [pc, #180]	@ (8002fe0 <TIM_OC1_SetConfig+0x128>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d007      	beq.n	8002f40 <TIM_OC1_SetConfig+0x88>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	4a2c      	ldr	r2, [pc, #176]	@ (8002fe4 <TIM_OC1_SetConfig+0x12c>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d003      	beq.n	8002f40 <TIM_OC1_SetConfig+0x88>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	4a2b      	ldr	r2, [pc, #172]	@ (8002fe8 <TIM_OC1_SetConfig+0x130>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d10c      	bne.n	8002f5a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	f023 0308 	bic.w	r3, r3, #8
 8002f46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	697a      	ldr	r2, [r7, #20]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	f023 0304 	bic.w	r3, r3, #4
 8002f58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a1d      	ldr	r2, [pc, #116]	@ (8002fd4 <TIM_OC1_SetConfig+0x11c>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d013      	beq.n	8002f8a <TIM_OC1_SetConfig+0xd2>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a1c      	ldr	r2, [pc, #112]	@ (8002fd8 <TIM_OC1_SetConfig+0x120>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d00f      	beq.n	8002f8a <TIM_OC1_SetConfig+0xd2>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4a1b      	ldr	r2, [pc, #108]	@ (8002fdc <TIM_OC1_SetConfig+0x124>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d00b      	beq.n	8002f8a <TIM_OC1_SetConfig+0xd2>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4a1a      	ldr	r2, [pc, #104]	@ (8002fe0 <TIM_OC1_SetConfig+0x128>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d007      	beq.n	8002f8a <TIM_OC1_SetConfig+0xd2>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4a19      	ldr	r2, [pc, #100]	@ (8002fe4 <TIM_OC1_SetConfig+0x12c>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d003      	beq.n	8002f8a <TIM_OC1_SetConfig+0xd2>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a18      	ldr	r2, [pc, #96]	@ (8002fe8 <TIM_OC1_SetConfig+0x130>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d111      	bne.n	8002fae <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002f98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	695b      	ldr	r3, [r3, #20]
 8002f9e:	693a      	ldr	r2, [r7, #16]
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	699b      	ldr	r3, [r3, #24]
 8002fa8:	693a      	ldr	r2, [r7, #16]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	693a      	ldr	r2, [r7, #16]
 8002fb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	68fa      	ldr	r2, [r7, #12]
 8002fb8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	685a      	ldr	r2, [r3, #4]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	697a      	ldr	r2, [r7, #20]
 8002fc6:	621a      	str	r2, [r3, #32]
}
 8002fc8:	bf00      	nop
 8002fca:	371c      	adds	r7, #28
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr
 8002fd4:	40012c00 	.word	0x40012c00
 8002fd8:	40013400 	.word	0x40013400
 8002fdc:	40014000 	.word	0x40014000
 8002fe0:	40014400 	.word	0x40014400
 8002fe4:	40014800 	.word	0x40014800
 8002fe8:	40015000 	.word	0x40015000

08002fec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b087      	sub	sp, #28
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
 8002ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6a1b      	ldr	r3, [r3, #32]
 8002ffa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6a1b      	ldr	r3, [r3, #32]
 8003000:	f023 0210 	bic.w	r2, r3, #16
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	699b      	ldr	r3, [r3, #24]
 8003012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800301a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800301e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003026:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	021b      	lsls	r3, r3, #8
 800302e:	68fa      	ldr	r2, [r7, #12]
 8003030:	4313      	orrs	r3, r2
 8003032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	f023 0320 	bic.w	r3, r3, #32
 800303a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	011b      	lsls	r3, r3, #4
 8003042:	697a      	ldr	r2, [r7, #20]
 8003044:	4313      	orrs	r3, r2
 8003046:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	4a2c      	ldr	r2, [pc, #176]	@ (80030fc <TIM_OC2_SetConfig+0x110>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d007      	beq.n	8003060 <TIM_OC2_SetConfig+0x74>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	4a2b      	ldr	r2, [pc, #172]	@ (8003100 <TIM_OC2_SetConfig+0x114>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d003      	beq.n	8003060 <TIM_OC2_SetConfig+0x74>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	4a2a      	ldr	r2, [pc, #168]	@ (8003104 <TIM_OC2_SetConfig+0x118>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d10d      	bne.n	800307c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003066:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	011b      	lsls	r3, r3, #4
 800306e:	697a      	ldr	r2, [r7, #20]
 8003070:	4313      	orrs	r3, r2
 8003072:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800307a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	4a1f      	ldr	r2, [pc, #124]	@ (80030fc <TIM_OC2_SetConfig+0x110>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d013      	beq.n	80030ac <TIM_OC2_SetConfig+0xc0>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	4a1e      	ldr	r2, [pc, #120]	@ (8003100 <TIM_OC2_SetConfig+0x114>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d00f      	beq.n	80030ac <TIM_OC2_SetConfig+0xc0>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	4a1e      	ldr	r2, [pc, #120]	@ (8003108 <TIM_OC2_SetConfig+0x11c>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d00b      	beq.n	80030ac <TIM_OC2_SetConfig+0xc0>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	4a1d      	ldr	r2, [pc, #116]	@ (800310c <TIM_OC2_SetConfig+0x120>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d007      	beq.n	80030ac <TIM_OC2_SetConfig+0xc0>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	4a1c      	ldr	r2, [pc, #112]	@ (8003110 <TIM_OC2_SetConfig+0x124>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d003      	beq.n	80030ac <TIM_OC2_SetConfig+0xc0>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	4a17      	ldr	r2, [pc, #92]	@ (8003104 <TIM_OC2_SetConfig+0x118>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d113      	bne.n	80030d4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80030b2:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80030ba:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	695b      	ldr	r3, [r3, #20]
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	693a      	ldr	r2, [r7, #16]
 80030c4:	4313      	orrs	r3, r2
 80030c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	699b      	ldr	r3, [r3, #24]
 80030cc:	009b      	lsls	r3, r3, #2
 80030ce:	693a      	ldr	r2, [r7, #16]
 80030d0:	4313      	orrs	r3, r2
 80030d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	693a      	ldr	r2, [r7, #16]
 80030d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	68fa      	ldr	r2, [r7, #12]
 80030de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	685a      	ldr	r2, [r3, #4]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	697a      	ldr	r2, [r7, #20]
 80030ec:	621a      	str	r2, [r3, #32]
}
 80030ee:	bf00      	nop
 80030f0:	371c      	adds	r7, #28
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	40012c00 	.word	0x40012c00
 8003100:	40013400 	.word	0x40013400
 8003104:	40015000 	.word	0x40015000
 8003108:	40014000 	.word	0x40014000
 800310c:	40014400 	.word	0x40014400
 8003110:	40014800 	.word	0x40014800

08003114 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003114:	b480      	push	{r7}
 8003116:	b087      	sub	sp, #28
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6a1b      	ldr	r3, [r3, #32]
 8003122:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6a1b      	ldr	r3, [r3, #32]
 8003128:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	69db      	ldr	r3, [r3, #28]
 800313a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003142:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003146:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	f023 0303 	bic.w	r3, r3, #3
 800314e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	68fa      	ldr	r2, [r7, #12]
 8003156:	4313      	orrs	r3, r2
 8003158:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003160:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	021b      	lsls	r3, r3, #8
 8003168:	697a      	ldr	r2, [r7, #20]
 800316a:	4313      	orrs	r3, r2
 800316c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4a2b      	ldr	r2, [pc, #172]	@ (8003220 <TIM_OC3_SetConfig+0x10c>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d007      	beq.n	8003186 <TIM_OC3_SetConfig+0x72>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4a2a      	ldr	r2, [pc, #168]	@ (8003224 <TIM_OC3_SetConfig+0x110>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d003      	beq.n	8003186 <TIM_OC3_SetConfig+0x72>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a29      	ldr	r2, [pc, #164]	@ (8003228 <TIM_OC3_SetConfig+0x114>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d10d      	bne.n	80031a2 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800318c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	021b      	lsls	r3, r3, #8
 8003194:	697a      	ldr	r2, [r7, #20]
 8003196:	4313      	orrs	r3, r2
 8003198:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80031a0:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a1e      	ldr	r2, [pc, #120]	@ (8003220 <TIM_OC3_SetConfig+0x10c>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d013      	beq.n	80031d2 <TIM_OC3_SetConfig+0xbe>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4a1d      	ldr	r2, [pc, #116]	@ (8003224 <TIM_OC3_SetConfig+0x110>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d00f      	beq.n	80031d2 <TIM_OC3_SetConfig+0xbe>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4a1d      	ldr	r2, [pc, #116]	@ (800322c <TIM_OC3_SetConfig+0x118>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d00b      	beq.n	80031d2 <TIM_OC3_SetConfig+0xbe>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4a1c      	ldr	r2, [pc, #112]	@ (8003230 <TIM_OC3_SetConfig+0x11c>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d007      	beq.n	80031d2 <TIM_OC3_SetConfig+0xbe>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4a1b      	ldr	r2, [pc, #108]	@ (8003234 <TIM_OC3_SetConfig+0x120>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d003      	beq.n	80031d2 <TIM_OC3_SetConfig+0xbe>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4a16      	ldr	r2, [pc, #88]	@ (8003228 <TIM_OC3_SetConfig+0x114>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d113      	bne.n	80031fa <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80031d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80031e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	695b      	ldr	r3, [r3, #20]
 80031e6:	011b      	lsls	r3, r3, #4
 80031e8:	693a      	ldr	r2, [r7, #16]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	699b      	ldr	r3, [r3, #24]
 80031f2:	011b      	lsls	r3, r3, #4
 80031f4:	693a      	ldr	r2, [r7, #16]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	693a      	ldr	r2, [r7, #16]
 80031fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	68fa      	ldr	r2, [r7, #12]
 8003204:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	685a      	ldr	r2, [r3, #4]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	697a      	ldr	r2, [r7, #20]
 8003212:	621a      	str	r2, [r3, #32]
}
 8003214:	bf00      	nop
 8003216:	371c      	adds	r7, #28
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr
 8003220:	40012c00 	.word	0x40012c00
 8003224:	40013400 	.word	0x40013400
 8003228:	40015000 	.word	0x40015000
 800322c:	40014000 	.word	0x40014000
 8003230:	40014400 	.word	0x40014400
 8003234:	40014800 	.word	0x40014800

08003238 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003238:	b480      	push	{r7}
 800323a:	b087      	sub	sp, #28
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6a1b      	ldr	r3, [r3, #32]
 8003246:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6a1b      	ldr	r3, [r3, #32]
 800324c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	69db      	ldr	r3, [r3, #28]
 800325e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003266:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800326a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003272:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	021b      	lsls	r3, r3, #8
 800327a:	68fa      	ldr	r2, [r7, #12]
 800327c:	4313      	orrs	r3, r2
 800327e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003286:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	031b      	lsls	r3, r3, #12
 800328e:	693a      	ldr	r2, [r7, #16]
 8003290:	4313      	orrs	r3, r2
 8003292:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	4a1a      	ldr	r2, [pc, #104]	@ (8003300 <TIM_OC4_SetConfig+0xc8>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d013      	beq.n	80032c4 <TIM_OC4_SetConfig+0x8c>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	4a19      	ldr	r2, [pc, #100]	@ (8003304 <TIM_OC4_SetConfig+0xcc>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d00f      	beq.n	80032c4 <TIM_OC4_SetConfig+0x8c>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	4a18      	ldr	r2, [pc, #96]	@ (8003308 <TIM_OC4_SetConfig+0xd0>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d00b      	beq.n	80032c4 <TIM_OC4_SetConfig+0x8c>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	4a17      	ldr	r2, [pc, #92]	@ (800330c <TIM_OC4_SetConfig+0xd4>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d007      	beq.n	80032c4 <TIM_OC4_SetConfig+0x8c>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	4a16      	ldr	r2, [pc, #88]	@ (8003310 <TIM_OC4_SetConfig+0xd8>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d003      	beq.n	80032c4 <TIM_OC4_SetConfig+0x8c>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	4a15      	ldr	r2, [pc, #84]	@ (8003314 <TIM_OC4_SetConfig+0xdc>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d109      	bne.n	80032d8 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80032ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	695b      	ldr	r3, [r3, #20]
 80032d0:	019b      	lsls	r3, r3, #6
 80032d2:	697a      	ldr	r2, [r7, #20]
 80032d4:	4313      	orrs	r3, r2
 80032d6:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	697a      	ldr	r2, [r7, #20]
 80032dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	68fa      	ldr	r2, [r7, #12]
 80032e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	685a      	ldr	r2, [r3, #4]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	693a      	ldr	r2, [r7, #16]
 80032f0:	621a      	str	r2, [r3, #32]
}
 80032f2:	bf00      	nop
 80032f4:	371c      	adds	r7, #28
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	40012c00 	.word	0x40012c00
 8003304:	40013400 	.word	0x40013400
 8003308:	40014000 	.word	0x40014000
 800330c:	40014400 	.word	0x40014400
 8003310:	40014800 	.word	0x40014800
 8003314:	40015000 	.word	0x40015000

08003318 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003318:	b480      	push	{r7}
 800331a:	b087      	sub	sp, #28
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6a1b      	ldr	r3, [r3, #32]
 8003326:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6a1b      	ldr	r3, [r3, #32]
 800332c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800333e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003346:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800334a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	68fa      	ldr	r2, [r7, #12]
 8003352:	4313      	orrs	r3, r2
 8003354:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800335c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	041b      	lsls	r3, r3, #16
 8003364:	693a      	ldr	r2, [r7, #16]
 8003366:	4313      	orrs	r3, r2
 8003368:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	4a19      	ldr	r2, [pc, #100]	@ (80033d4 <TIM_OC5_SetConfig+0xbc>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d013      	beq.n	800339a <TIM_OC5_SetConfig+0x82>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4a18      	ldr	r2, [pc, #96]	@ (80033d8 <TIM_OC5_SetConfig+0xc0>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d00f      	beq.n	800339a <TIM_OC5_SetConfig+0x82>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a17      	ldr	r2, [pc, #92]	@ (80033dc <TIM_OC5_SetConfig+0xc4>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d00b      	beq.n	800339a <TIM_OC5_SetConfig+0x82>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a16      	ldr	r2, [pc, #88]	@ (80033e0 <TIM_OC5_SetConfig+0xc8>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d007      	beq.n	800339a <TIM_OC5_SetConfig+0x82>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a15      	ldr	r2, [pc, #84]	@ (80033e4 <TIM_OC5_SetConfig+0xcc>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d003      	beq.n	800339a <TIM_OC5_SetConfig+0x82>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a14      	ldr	r2, [pc, #80]	@ (80033e8 <TIM_OC5_SetConfig+0xd0>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d109      	bne.n	80033ae <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033a0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	695b      	ldr	r3, [r3, #20]
 80033a6:	021b      	lsls	r3, r3, #8
 80033a8:	697a      	ldr	r2, [r7, #20]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	697a      	ldr	r2, [r7, #20]
 80033b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	68fa      	ldr	r2, [r7, #12]
 80033b8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	685a      	ldr	r2, [r3, #4]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	621a      	str	r2, [r3, #32]
}
 80033c8:	bf00      	nop
 80033ca:	371c      	adds	r7, #28
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr
 80033d4:	40012c00 	.word	0x40012c00
 80033d8:	40013400 	.word	0x40013400
 80033dc:	40014000 	.word	0x40014000
 80033e0:	40014400 	.word	0x40014400
 80033e4:	40014800 	.word	0x40014800
 80033e8:	40015000 	.word	0x40015000

080033ec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b087      	sub	sp, #28
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a1b      	ldr	r3, [r3, #32]
 80033fa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6a1b      	ldr	r3, [r3, #32]
 8003400:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800341a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800341e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	021b      	lsls	r3, r3, #8
 8003426:	68fa      	ldr	r2, [r7, #12]
 8003428:	4313      	orrs	r3, r2
 800342a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003432:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	051b      	lsls	r3, r3, #20
 800343a:	693a      	ldr	r2, [r7, #16]
 800343c:	4313      	orrs	r3, r2
 800343e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	4a1a      	ldr	r2, [pc, #104]	@ (80034ac <TIM_OC6_SetConfig+0xc0>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d013      	beq.n	8003470 <TIM_OC6_SetConfig+0x84>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	4a19      	ldr	r2, [pc, #100]	@ (80034b0 <TIM_OC6_SetConfig+0xc4>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d00f      	beq.n	8003470 <TIM_OC6_SetConfig+0x84>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	4a18      	ldr	r2, [pc, #96]	@ (80034b4 <TIM_OC6_SetConfig+0xc8>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d00b      	beq.n	8003470 <TIM_OC6_SetConfig+0x84>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	4a17      	ldr	r2, [pc, #92]	@ (80034b8 <TIM_OC6_SetConfig+0xcc>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d007      	beq.n	8003470 <TIM_OC6_SetConfig+0x84>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	4a16      	ldr	r2, [pc, #88]	@ (80034bc <TIM_OC6_SetConfig+0xd0>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d003      	beq.n	8003470 <TIM_OC6_SetConfig+0x84>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	4a15      	ldr	r2, [pc, #84]	@ (80034c0 <TIM_OC6_SetConfig+0xd4>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d109      	bne.n	8003484 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003476:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	695b      	ldr	r3, [r3, #20]
 800347c:	029b      	lsls	r3, r3, #10
 800347e:	697a      	ldr	r2, [r7, #20]
 8003480:	4313      	orrs	r3, r2
 8003482:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	697a      	ldr	r2, [r7, #20]
 8003488:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	68fa      	ldr	r2, [r7, #12]
 800348e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	685a      	ldr	r2, [r3, #4]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	693a      	ldr	r2, [r7, #16]
 800349c:	621a      	str	r2, [r3, #32]
}
 800349e:	bf00      	nop
 80034a0:	371c      	adds	r7, #28
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	40012c00 	.word	0x40012c00
 80034b0:	40013400 	.word	0x40013400
 80034b4:	40014000 	.word	0x40014000
 80034b8:	40014400 	.word	0x40014400
 80034bc:	40014800 	.word	0x40014800
 80034c0:	40015000 	.word	0x40015000

080034c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b087      	sub	sp, #28
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6a1b      	ldr	r3, [r3, #32]
 80034d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6a1b      	ldr	r3, [r3, #32]
 80034da:	f023 0201 	bic.w	r2, r3, #1
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	699b      	ldr	r3, [r3, #24]
 80034e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80034ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	011b      	lsls	r3, r3, #4
 80034f4:	693a      	ldr	r2, [r7, #16]
 80034f6:	4313      	orrs	r3, r2
 80034f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	f023 030a 	bic.w	r3, r3, #10
 8003500:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003502:	697a      	ldr	r2, [r7, #20]
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	4313      	orrs	r3, r2
 8003508:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	693a      	ldr	r2, [r7, #16]
 800350e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	697a      	ldr	r2, [r7, #20]
 8003514:	621a      	str	r2, [r3, #32]
}
 8003516:	bf00      	nop
 8003518:	371c      	adds	r7, #28
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr

08003522 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003522:	b480      	push	{r7}
 8003524:	b087      	sub	sp, #28
 8003526:	af00      	add	r7, sp, #0
 8003528:	60f8      	str	r0, [r7, #12]
 800352a:	60b9      	str	r1, [r7, #8]
 800352c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	6a1b      	ldr	r3, [r3, #32]
 8003532:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6a1b      	ldr	r3, [r3, #32]
 8003538:	f023 0210 	bic.w	r2, r3, #16
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	699b      	ldr	r3, [r3, #24]
 8003544:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800354c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	031b      	lsls	r3, r3, #12
 8003552:	693a      	ldr	r2, [r7, #16]
 8003554:	4313      	orrs	r3, r2
 8003556:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800355e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	011b      	lsls	r3, r3, #4
 8003564:	697a      	ldr	r2, [r7, #20]
 8003566:	4313      	orrs	r3, r2
 8003568:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	693a      	ldr	r2, [r7, #16]
 800356e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	697a      	ldr	r2, [r7, #20]
 8003574:	621a      	str	r2, [r3, #32]
}
 8003576:	bf00      	nop
 8003578:	371c      	adds	r7, #28
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr

08003582 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003582:	b480      	push	{r7}
 8003584:	b085      	sub	sp, #20
 8003586:	af00      	add	r7, sp, #0
 8003588:	6078      	str	r0, [r7, #4]
 800358a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003598:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800359a:	683a      	ldr	r2, [r7, #0]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	4313      	orrs	r3, r2
 80035a0:	f043 0307 	orr.w	r3, r3, #7
 80035a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	68fa      	ldr	r2, [r7, #12]
 80035aa:	609a      	str	r2, [r3, #8]
}
 80035ac:	bf00      	nop
 80035ae:	3714      	adds	r7, #20
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr

080035b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b087      	sub	sp, #28
 80035bc:	af00      	add	r7, sp, #0
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	60b9      	str	r1, [r7, #8]
 80035c2:	607a      	str	r2, [r7, #4]
 80035c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80035d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	021a      	lsls	r2, r3, #8
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	431a      	orrs	r2, r3
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	4313      	orrs	r3, r2
 80035e0:	697a      	ldr	r2, [r7, #20]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	697a      	ldr	r2, [r7, #20]
 80035ea:	609a      	str	r2, [r3, #8]
}
 80035ec:	bf00      	nop
 80035ee:	371c      	adds	r7, #28
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr

080035f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b087      	sub	sp, #28
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	60b9      	str	r1, [r7, #8]
 8003602:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	f003 031f 	and.w	r3, r3, #31
 800360a:	2201      	movs	r2, #1
 800360c:	fa02 f303 	lsl.w	r3, r2, r3
 8003610:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	6a1a      	ldr	r2, [r3, #32]
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	43db      	mvns	r3, r3
 800361a:	401a      	ands	r2, r3
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	6a1a      	ldr	r2, [r3, #32]
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	f003 031f 	and.w	r3, r3, #31
 800362a:	6879      	ldr	r1, [r7, #4]
 800362c:	fa01 f303 	lsl.w	r3, r1, r3
 8003630:	431a      	orrs	r2, r3
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	621a      	str	r2, [r3, #32]
}
 8003636:	bf00      	nop
 8003638:	371c      	adds	r7, #28
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr
	...

08003644 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003644:	b480      	push	{r7}
 8003646:	b085      	sub	sp, #20
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
 800364c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003654:	2b01      	cmp	r3, #1
 8003656:	d101      	bne.n	800365c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003658:	2302      	movs	r3, #2
 800365a:	e06d      	b.n	8003738 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2202      	movs	r2, #2
 8003668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a30      	ldr	r2, [pc, #192]	@ (8003744 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d009      	beq.n	800369a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a2f      	ldr	r2, [pc, #188]	@ (8003748 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d004      	beq.n	800369a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a2d      	ldr	r2, [pc, #180]	@ (800374c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d108      	bne.n	80036ac <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80036a0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	68fa      	ldr	r2, [r7, #12]
 80036a8:	4313      	orrs	r3, r2
 80036aa:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	68fa      	ldr	r2, [r7, #12]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	68fa      	ldr	r2, [r7, #12]
 80036c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a1e      	ldr	r2, [pc, #120]	@ (8003744 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d01d      	beq.n	800370c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036d8:	d018      	beq.n	800370c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a1c      	ldr	r2, [pc, #112]	@ (8003750 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d013      	beq.n	800370c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a1a      	ldr	r2, [pc, #104]	@ (8003754 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d00e      	beq.n	800370c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a15      	ldr	r2, [pc, #84]	@ (8003748 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d009      	beq.n	800370c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a16      	ldr	r2, [pc, #88]	@ (8003758 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d004      	beq.n	800370c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a11      	ldr	r2, [pc, #68]	@ (800374c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d10c      	bne.n	8003726 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003712:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	68ba      	ldr	r2, [r7, #8]
 800371a:	4313      	orrs	r3, r2
 800371c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	68ba      	ldr	r2, [r7, #8]
 8003724:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2201      	movs	r2, #1
 800372a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003736:	2300      	movs	r3, #0
}
 8003738:	4618      	mov	r0, r3
 800373a:	3714      	adds	r7, #20
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr
 8003744:	40012c00 	.word	0x40012c00
 8003748:	40013400 	.word	0x40013400
 800374c:	40015000 	.word	0x40015000
 8003750:	40000400 	.word	0x40000400
 8003754:	40000800 	.word	0x40000800
 8003758:	40014000 	.word	0x40014000

0800375c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b082      	sub	sp, #8
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d101      	bne.n	800376e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e040      	b.n	80037f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003772:	2b00      	cmp	r3, #0
 8003774:	d106      	bne.n	8003784 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2200      	movs	r2, #0
 800377a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f7fc ff20 	bl	80005c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2224      	movs	r2, #36	@ 0x24
 8003788:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f022 0201 	bic.w	r2, r2, #1
 8003798:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d002      	beq.n	80037a8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f000 f9fc 	bl	8003ba0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80037a8:	6878      	ldr	r0, [r7, #4]
 80037aa:	f000 f825 	bl	80037f8 <UART_SetConfig>
 80037ae:	4603      	mov	r3, r0
 80037b0:	2b01      	cmp	r3, #1
 80037b2:	d101      	bne.n	80037b8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	e01b      	b.n	80037f0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	685a      	ldr	r2, [r3, #4]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80037c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	689a      	ldr	r2, [r3, #8]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80037d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f042 0201 	orr.w	r2, r2, #1
 80037e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	f000 fa7b 	bl	8003ce4 <UART_CheckIdleState>
 80037ee:	4603      	mov	r3, r0
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3708      	adds	r7, #8
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}

080037f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b088      	sub	sp, #32
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003800:	2300      	movs	r3, #0
 8003802:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	689a      	ldr	r2, [r3, #8]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	691b      	ldr	r3, [r3, #16]
 800380c:	431a      	orrs	r2, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	695b      	ldr	r3, [r3, #20]
 8003812:	431a      	orrs	r2, r3
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	69db      	ldr	r3, [r3, #28]
 8003818:	4313      	orrs	r3, r2
 800381a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	4b92      	ldr	r3, [pc, #584]	@ (8003a6c <UART_SetConfig+0x274>)
 8003824:	4013      	ands	r3, r2
 8003826:	687a      	ldr	r2, [r7, #4]
 8003828:	6812      	ldr	r2, [r2, #0]
 800382a:	6979      	ldr	r1, [r7, #20]
 800382c:	430b      	orrs	r3, r1
 800382e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	68da      	ldr	r2, [r3, #12]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	430a      	orrs	r2, r1
 8003844:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	699b      	ldr	r3, [r3, #24]
 800384a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a1b      	ldr	r3, [r3, #32]
 8003850:	697a      	ldr	r2, [r7, #20]
 8003852:	4313      	orrs	r3, r2
 8003854:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	697a      	ldr	r2, [r7, #20]
 8003866:	430a      	orrs	r2, r1
 8003868:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a80      	ldr	r2, [pc, #512]	@ (8003a70 <UART_SetConfig+0x278>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d120      	bne.n	80038b6 <UART_SetConfig+0xbe>
 8003874:	4b7f      	ldr	r3, [pc, #508]	@ (8003a74 <UART_SetConfig+0x27c>)
 8003876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003878:	f003 0303 	and.w	r3, r3, #3
 800387c:	2b03      	cmp	r3, #3
 800387e:	d817      	bhi.n	80038b0 <UART_SetConfig+0xb8>
 8003880:	a201      	add	r2, pc, #4	@ (adr r2, 8003888 <UART_SetConfig+0x90>)
 8003882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003886:	bf00      	nop
 8003888:	08003899 	.word	0x08003899
 800388c:	080038a5 	.word	0x080038a5
 8003890:	080038ab 	.word	0x080038ab
 8003894:	0800389f 	.word	0x0800389f
 8003898:	2301      	movs	r3, #1
 800389a:	77fb      	strb	r3, [r7, #31]
 800389c:	e0b5      	b.n	8003a0a <UART_SetConfig+0x212>
 800389e:	2302      	movs	r3, #2
 80038a0:	77fb      	strb	r3, [r7, #31]
 80038a2:	e0b2      	b.n	8003a0a <UART_SetConfig+0x212>
 80038a4:	2304      	movs	r3, #4
 80038a6:	77fb      	strb	r3, [r7, #31]
 80038a8:	e0af      	b.n	8003a0a <UART_SetConfig+0x212>
 80038aa:	2308      	movs	r3, #8
 80038ac:	77fb      	strb	r3, [r7, #31]
 80038ae:	e0ac      	b.n	8003a0a <UART_SetConfig+0x212>
 80038b0:	2310      	movs	r3, #16
 80038b2:	77fb      	strb	r3, [r7, #31]
 80038b4:	e0a9      	b.n	8003a0a <UART_SetConfig+0x212>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a6f      	ldr	r2, [pc, #444]	@ (8003a78 <UART_SetConfig+0x280>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d124      	bne.n	800390a <UART_SetConfig+0x112>
 80038c0:	4b6c      	ldr	r3, [pc, #432]	@ (8003a74 <UART_SetConfig+0x27c>)
 80038c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80038c8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80038cc:	d011      	beq.n	80038f2 <UART_SetConfig+0xfa>
 80038ce:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80038d2:	d817      	bhi.n	8003904 <UART_SetConfig+0x10c>
 80038d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80038d8:	d011      	beq.n	80038fe <UART_SetConfig+0x106>
 80038da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80038de:	d811      	bhi.n	8003904 <UART_SetConfig+0x10c>
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d003      	beq.n	80038ec <UART_SetConfig+0xf4>
 80038e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038e8:	d006      	beq.n	80038f8 <UART_SetConfig+0x100>
 80038ea:	e00b      	b.n	8003904 <UART_SetConfig+0x10c>
 80038ec:	2300      	movs	r3, #0
 80038ee:	77fb      	strb	r3, [r7, #31]
 80038f0:	e08b      	b.n	8003a0a <UART_SetConfig+0x212>
 80038f2:	2302      	movs	r3, #2
 80038f4:	77fb      	strb	r3, [r7, #31]
 80038f6:	e088      	b.n	8003a0a <UART_SetConfig+0x212>
 80038f8:	2304      	movs	r3, #4
 80038fa:	77fb      	strb	r3, [r7, #31]
 80038fc:	e085      	b.n	8003a0a <UART_SetConfig+0x212>
 80038fe:	2308      	movs	r3, #8
 8003900:	77fb      	strb	r3, [r7, #31]
 8003902:	e082      	b.n	8003a0a <UART_SetConfig+0x212>
 8003904:	2310      	movs	r3, #16
 8003906:	77fb      	strb	r3, [r7, #31]
 8003908:	e07f      	b.n	8003a0a <UART_SetConfig+0x212>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a5b      	ldr	r2, [pc, #364]	@ (8003a7c <UART_SetConfig+0x284>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d124      	bne.n	800395e <UART_SetConfig+0x166>
 8003914:	4b57      	ldr	r3, [pc, #348]	@ (8003a74 <UART_SetConfig+0x27c>)
 8003916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003918:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800391c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003920:	d011      	beq.n	8003946 <UART_SetConfig+0x14e>
 8003922:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003926:	d817      	bhi.n	8003958 <UART_SetConfig+0x160>
 8003928:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800392c:	d011      	beq.n	8003952 <UART_SetConfig+0x15a>
 800392e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003932:	d811      	bhi.n	8003958 <UART_SetConfig+0x160>
 8003934:	2b00      	cmp	r3, #0
 8003936:	d003      	beq.n	8003940 <UART_SetConfig+0x148>
 8003938:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800393c:	d006      	beq.n	800394c <UART_SetConfig+0x154>
 800393e:	e00b      	b.n	8003958 <UART_SetConfig+0x160>
 8003940:	2300      	movs	r3, #0
 8003942:	77fb      	strb	r3, [r7, #31]
 8003944:	e061      	b.n	8003a0a <UART_SetConfig+0x212>
 8003946:	2302      	movs	r3, #2
 8003948:	77fb      	strb	r3, [r7, #31]
 800394a:	e05e      	b.n	8003a0a <UART_SetConfig+0x212>
 800394c:	2304      	movs	r3, #4
 800394e:	77fb      	strb	r3, [r7, #31]
 8003950:	e05b      	b.n	8003a0a <UART_SetConfig+0x212>
 8003952:	2308      	movs	r3, #8
 8003954:	77fb      	strb	r3, [r7, #31]
 8003956:	e058      	b.n	8003a0a <UART_SetConfig+0x212>
 8003958:	2310      	movs	r3, #16
 800395a:	77fb      	strb	r3, [r7, #31]
 800395c:	e055      	b.n	8003a0a <UART_SetConfig+0x212>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a47      	ldr	r2, [pc, #284]	@ (8003a80 <UART_SetConfig+0x288>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d124      	bne.n	80039b2 <UART_SetConfig+0x1ba>
 8003968:	4b42      	ldr	r3, [pc, #264]	@ (8003a74 <UART_SetConfig+0x27c>)
 800396a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800396c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003970:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003974:	d011      	beq.n	800399a <UART_SetConfig+0x1a2>
 8003976:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800397a:	d817      	bhi.n	80039ac <UART_SetConfig+0x1b4>
 800397c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003980:	d011      	beq.n	80039a6 <UART_SetConfig+0x1ae>
 8003982:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003986:	d811      	bhi.n	80039ac <UART_SetConfig+0x1b4>
 8003988:	2b00      	cmp	r3, #0
 800398a:	d003      	beq.n	8003994 <UART_SetConfig+0x19c>
 800398c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003990:	d006      	beq.n	80039a0 <UART_SetConfig+0x1a8>
 8003992:	e00b      	b.n	80039ac <UART_SetConfig+0x1b4>
 8003994:	2300      	movs	r3, #0
 8003996:	77fb      	strb	r3, [r7, #31]
 8003998:	e037      	b.n	8003a0a <UART_SetConfig+0x212>
 800399a:	2302      	movs	r3, #2
 800399c:	77fb      	strb	r3, [r7, #31]
 800399e:	e034      	b.n	8003a0a <UART_SetConfig+0x212>
 80039a0:	2304      	movs	r3, #4
 80039a2:	77fb      	strb	r3, [r7, #31]
 80039a4:	e031      	b.n	8003a0a <UART_SetConfig+0x212>
 80039a6:	2308      	movs	r3, #8
 80039a8:	77fb      	strb	r3, [r7, #31]
 80039aa:	e02e      	b.n	8003a0a <UART_SetConfig+0x212>
 80039ac:	2310      	movs	r3, #16
 80039ae:	77fb      	strb	r3, [r7, #31]
 80039b0:	e02b      	b.n	8003a0a <UART_SetConfig+0x212>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a33      	ldr	r2, [pc, #204]	@ (8003a84 <UART_SetConfig+0x28c>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d124      	bne.n	8003a06 <UART_SetConfig+0x20e>
 80039bc:	4b2d      	ldr	r3, [pc, #180]	@ (8003a74 <UART_SetConfig+0x27c>)
 80039be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039c0:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80039c4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80039c8:	d011      	beq.n	80039ee <UART_SetConfig+0x1f6>
 80039ca:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80039ce:	d817      	bhi.n	8003a00 <UART_SetConfig+0x208>
 80039d0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80039d4:	d011      	beq.n	80039fa <UART_SetConfig+0x202>
 80039d6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80039da:	d811      	bhi.n	8003a00 <UART_SetConfig+0x208>
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d003      	beq.n	80039e8 <UART_SetConfig+0x1f0>
 80039e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80039e4:	d006      	beq.n	80039f4 <UART_SetConfig+0x1fc>
 80039e6:	e00b      	b.n	8003a00 <UART_SetConfig+0x208>
 80039e8:	2300      	movs	r3, #0
 80039ea:	77fb      	strb	r3, [r7, #31]
 80039ec:	e00d      	b.n	8003a0a <UART_SetConfig+0x212>
 80039ee:	2302      	movs	r3, #2
 80039f0:	77fb      	strb	r3, [r7, #31]
 80039f2:	e00a      	b.n	8003a0a <UART_SetConfig+0x212>
 80039f4:	2304      	movs	r3, #4
 80039f6:	77fb      	strb	r3, [r7, #31]
 80039f8:	e007      	b.n	8003a0a <UART_SetConfig+0x212>
 80039fa:	2308      	movs	r3, #8
 80039fc:	77fb      	strb	r3, [r7, #31]
 80039fe:	e004      	b.n	8003a0a <UART_SetConfig+0x212>
 8003a00:	2310      	movs	r3, #16
 8003a02:	77fb      	strb	r3, [r7, #31]
 8003a04:	e001      	b.n	8003a0a <UART_SetConfig+0x212>
 8003a06:	2310      	movs	r3, #16
 8003a08:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	69db      	ldr	r3, [r3, #28]
 8003a0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a12:	d16b      	bne.n	8003aec <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8003a14:	7ffb      	ldrb	r3, [r7, #31]
 8003a16:	2b08      	cmp	r3, #8
 8003a18:	d838      	bhi.n	8003a8c <UART_SetConfig+0x294>
 8003a1a:	a201      	add	r2, pc, #4	@ (adr r2, 8003a20 <UART_SetConfig+0x228>)
 8003a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a20:	08003a45 	.word	0x08003a45
 8003a24:	08003a4d 	.word	0x08003a4d
 8003a28:	08003a55 	.word	0x08003a55
 8003a2c:	08003a8d 	.word	0x08003a8d
 8003a30:	08003a5b 	.word	0x08003a5b
 8003a34:	08003a8d 	.word	0x08003a8d
 8003a38:	08003a8d 	.word	0x08003a8d
 8003a3c:	08003a8d 	.word	0x08003a8d
 8003a40:	08003a63 	.word	0x08003a63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a44:	f7fe fb8a 	bl	800215c <HAL_RCC_GetPCLK1Freq>
 8003a48:	61b8      	str	r0, [r7, #24]
        break;
 8003a4a:	e024      	b.n	8003a96 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a4c:	f7fe fba8 	bl	80021a0 <HAL_RCC_GetPCLK2Freq>
 8003a50:	61b8      	str	r0, [r7, #24]
        break;
 8003a52:	e020      	b.n	8003a96 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a54:	4b0c      	ldr	r3, [pc, #48]	@ (8003a88 <UART_SetConfig+0x290>)
 8003a56:	61bb      	str	r3, [r7, #24]
        break;
 8003a58:	e01d      	b.n	8003a96 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a5a:	f7fe fb1f 	bl	800209c <HAL_RCC_GetSysClockFreq>
 8003a5e:	61b8      	str	r0, [r7, #24]
        break;
 8003a60:	e019      	b.n	8003a96 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a66:	61bb      	str	r3, [r7, #24]
        break;
 8003a68:	e015      	b.n	8003a96 <UART_SetConfig+0x29e>
 8003a6a:	bf00      	nop
 8003a6c:	efff69f3 	.word	0xefff69f3
 8003a70:	40013800 	.word	0x40013800
 8003a74:	40021000 	.word	0x40021000
 8003a78:	40004400 	.word	0x40004400
 8003a7c:	40004800 	.word	0x40004800
 8003a80:	40004c00 	.word	0x40004c00
 8003a84:	40005000 	.word	0x40005000
 8003a88:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	77bb      	strb	r3, [r7, #30]
        break;
 8003a94:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d073      	beq.n	8003b84 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003a9c:	69bb      	ldr	r3, [r7, #24]
 8003a9e:	005a      	lsls	r2, r3, #1
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	085b      	lsrs	r3, r3, #1
 8003aa6:	441a      	add	r2, r3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ab0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	2b0f      	cmp	r3, #15
 8003ab6:	d916      	bls.n	8003ae6 <UART_SetConfig+0x2ee>
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003abe:	d212      	bcs.n	8003ae6 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	b29b      	uxth	r3, r3
 8003ac4:	f023 030f 	bic.w	r3, r3, #15
 8003ac8:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	085b      	lsrs	r3, r3, #1
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	f003 0307 	and.w	r3, r3, #7
 8003ad4:	b29a      	uxth	r2, r3
 8003ad6:	89fb      	ldrh	r3, [r7, #14]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	89fa      	ldrh	r2, [r7, #14]
 8003ae2:	60da      	str	r2, [r3, #12]
 8003ae4:	e04e      	b.n	8003b84 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	77bb      	strb	r3, [r7, #30]
 8003aea:	e04b      	b.n	8003b84 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003aec:	7ffb      	ldrb	r3, [r7, #31]
 8003aee:	2b08      	cmp	r3, #8
 8003af0:	d827      	bhi.n	8003b42 <UART_SetConfig+0x34a>
 8003af2:	a201      	add	r2, pc, #4	@ (adr r2, 8003af8 <UART_SetConfig+0x300>)
 8003af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003af8:	08003b1d 	.word	0x08003b1d
 8003afc:	08003b25 	.word	0x08003b25
 8003b00:	08003b2d 	.word	0x08003b2d
 8003b04:	08003b43 	.word	0x08003b43
 8003b08:	08003b33 	.word	0x08003b33
 8003b0c:	08003b43 	.word	0x08003b43
 8003b10:	08003b43 	.word	0x08003b43
 8003b14:	08003b43 	.word	0x08003b43
 8003b18:	08003b3b 	.word	0x08003b3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b1c:	f7fe fb1e 	bl	800215c <HAL_RCC_GetPCLK1Freq>
 8003b20:	61b8      	str	r0, [r7, #24]
        break;
 8003b22:	e013      	b.n	8003b4c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b24:	f7fe fb3c 	bl	80021a0 <HAL_RCC_GetPCLK2Freq>
 8003b28:	61b8      	str	r0, [r7, #24]
        break;
 8003b2a:	e00f      	b.n	8003b4c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b2c:	4b1b      	ldr	r3, [pc, #108]	@ (8003b9c <UART_SetConfig+0x3a4>)
 8003b2e:	61bb      	str	r3, [r7, #24]
        break;
 8003b30:	e00c      	b.n	8003b4c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b32:	f7fe fab3 	bl	800209c <HAL_RCC_GetSysClockFreq>
 8003b36:	61b8      	str	r0, [r7, #24]
        break;
 8003b38:	e008      	b.n	8003b4c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b3e:	61bb      	str	r3, [r7, #24]
        break;
 8003b40:	e004      	b.n	8003b4c <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8003b42:	2300      	movs	r3, #0
 8003b44:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	77bb      	strb	r3, [r7, #30]
        break;
 8003b4a:	bf00      	nop
    }

    if (pclk != 0U)
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d018      	beq.n	8003b84 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	085a      	lsrs	r2, r3, #1
 8003b58:	69bb      	ldr	r3, [r7, #24]
 8003b5a:	441a      	add	r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b64:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	2b0f      	cmp	r3, #15
 8003b6a:	d909      	bls.n	8003b80 <UART_SetConfig+0x388>
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b72:	d205      	bcs.n	8003b80 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	b29a      	uxth	r2, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	60da      	str	r2, [r3, #12]
 8003b7e:	e001      	b.n	8003b84 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2200      	movs	r2, #0
 8003b88:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003b90:	7fbb      	ldrb	r3, [r7, #30]
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3720      	adds	r7, #32
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	007a1200 	.word	0x007a1200

08003ba0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bac:	f003 0308 	and.w	r3, r3, #8
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d00a      	beq.n	8003bca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	430a      	orrs	r2, r1
 8003bc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bce:	f003 0301 	and.w	r3, r3, #1
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d00a      	beq.n	8003bec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	430a      	orrs	r2, r1
 8003bea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf0:	f003 0302 	and.w	r3, r3, #2
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d00a      	beq.n	8003c0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	430a      	orrs	r2, r1
 8003c0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c12:	f003 0304 	and.w	r3, r3, #4
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d00a      	beq.n	8003c30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	430a      	orrs	r2, r1
 8003c2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c34:	f003 0310 	and.w	r3, r3, #16
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d00a      	beq.n	8003c52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	430a      	orrs	r2, r1
 8003c50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c56:	f003 0320 	and.w	r3, r3, #32
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d00a      	beq.n	8003c74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	430a      	orrs	r2, r1
 8003c72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d01a      	beq.n	8003cb6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	430a      	orrs	r2, r1
 8003c94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c9e:	d10a      	bne.n	8003cb6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00a      	beq.n	8003cd8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	430a      	orrs	r2, r1
 8003cd6:	605a      	str	r2, [r3, #4]
  }
}
 8003cd8:	bf00      	nop
 8003cda:	370c      	adds	r7, #12
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr

08003ce4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b098      	sub	sp, #96	@ 0x60
 8003ce8:	af02      	add	r7, sp, #8
 8003cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003cf4:	f7fc fd6e 	bl	80007d4 <HAL_GetTick>
 8003cf8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 0308 	and.w	r3, r3, #8
 8003d04:	2b08      	cmp	r3, #8
 8003d06:	d12e      	bne.n	8003d66 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d08:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003d0c:	9300      	str	r3, [sp, #0]
 8003d0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d10:	2200      	movs	r2, #0
 8003d12:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f000 f88c 	bl	8003e34 <UART_WaitOnFlagUntilTimeout>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d021      	beq.n	8003d66 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d2a:	e853 3f00 	ldrex	r3, [r3]
 8003d2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d36:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	461a      	mov	r2, r3
 8003d3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d40:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d42:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d44:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003d46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003d48:	e841 2300 	strex	r3, r2, [r1]
 8003d4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003d4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d1e6      	bne.n	8003d22 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2220      	movs	r2, #32
 8003d58:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d62:	2303      	movs	r3, #3
 8003d64:	e062      	b.n	8003e2c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0304 	and.w	r3, r3, #4
 8003d70:	2b04      	cmp	r3, #4
 8003d72:	d149      	bne.n	8003e08 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d74:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003d78:	9300      	str	r3, [sp, #0]
 8003d7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f000 f856 	bl	8003e34 <UART_WaitOnFlagUntilTimeout>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d03c      	beq.n	8003e08 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d96:	e853 3f00 	ldrex	r3, [r3]
 8003d9a:	623b      	str	r3, [r7, #32]
   return(result);
 8003d9c:	6a3b      	ldr	r3, [r7, #32]
 8003d9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003da2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	461a      	mov	r2, r3
 8003daa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003dac:	633b      	str	r3, [r7, #48]	@ 0x30
 8003dae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003db2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003db4:	e841 2300 	strex	r3, r2, [r1]
 8003db8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d1e6      	bne.n	8003d8e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	3308      	adds	r3, #8
 8003dc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	e853 3f00 	ldrex	r3, [r3]
 8003dce:	60fb      	str	r3, [r7, #12]
   return(result);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f023 0301 	bic.w	r3, r3, #1
 8003dd6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	3308      	adds	r3, #8
 8003dde:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003de0:	61fa      	str	r2, [r7, #28]
 8003de2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003de4:	69b9      	ldr	r1, [r7, #24]
 8003de6:	69fa      	ldr	r2, [r7, #28]
 8003de8:	e841 2300 	strex	r3, r2, [r1]
 8003dec:	617b      	str	r3, [r7, #20]
   return(result);
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d1e5      	bne.n	8003dc0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2220      	movs	r2, #32
 8003df8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e04:	2303      	movs	r3, #3
 8003e06:	e011      	b.n	8003e2c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2220      	movs	r2, #32
 8003e0c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2220      	movs	r2, #32
 8003e12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2200      	movs	r2, #0
 8003e26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003e2a:	2300      	movs	r3, #0
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	3758      	adds	r7, #88	@ 0x58
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}

08003e34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b084      	sub	sp, #16
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	60f8      	str	r0, [r7, #12]
 8003e3c:	60b9      	str	r1, [r7, #8]
 8003e3e:	603b      	str	r3, [r7, #0]
 8003e40:	4613      	mov	r3, r2
 8003e42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e44:	e04f      	b.n	8003ee6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e46:	69bb      	ldr	r3, [r7, #24]
 8003e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e4c:	d04b      	beq.n	8003ee6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e4e:	f7fc fcc1 	bl	80007d4 <HAL_GetTick>
 8003e52:	4602      	mov	r2, r0
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	1ad3      	subs	r3, r2, r3
 8003e58:	69ba      	ldr	r2, [r7, #24]
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d302      	bcc.n	8003e64 <UART_WaitOnFlagUntilTimeout+0x30>
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d101      	bne.n	8003e68 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003e64:	2303      	movs	r3, #3
 8003e66:	e04e      	b.n	8003f06 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 0304 	and.w	r3, r3, #4
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d037      	beq.n	8003ee6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	2b80      	cmp	r3, #128	@ 0x80
 8003e7a:	d034      	beq.n	8003ee6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	2b40      	cmp	r3, #64	@ 0x40
 8003e80:	d031      	beq.n	8003ee6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	69db      	ldr	r3, [r3, #28]
 8003e88:	f003 0308 	and.w	r3, r3, #8
 8003e8c:	2b08      	cmp	r3, #8
 8003e8e:	d110      	bne.n	8003eb2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	2208      	movs	r2, #8
 8003e96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003e98:	68f8      	ldr	r0, [r7, #12]
 8003e9a:	f000 f838 	bl	8003f0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2208      	movs	r2, #8
 8003ea2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e029      	b.n	8003f06 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	69db      	ldr	r3, [r3, #28]
 8003eb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ebc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ec0:	d111      	bne.n	8003ee6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003eca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ecc:	68f8      	ldr	r0, [r7, #12]
 8003ece:	f000 f81e 	bl	8003f0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2220      	movs	r2, #32
 8003ed6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e00f      	b.n	8003f06 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	69da      	ldr	r2, [r3, #28]
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	4013      	ands	r3, r2
 8003ef0:	68ba      	ldr	r2, [r7, #8]
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	bf0c      	ite	eq
 8003ef6:	2301      	moveq	r3, #1
 8003ef8:	2300      	movne	r3, #0
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	461a      	mov	r2, r3
 8003efe:	79fb      	ldrb	r3, [r7, #7]
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d0a0      	beq.n	8003e46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f04:	2300      	movs	r3, #0
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3710      	adds	r7, #16
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}

08003f0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f0e:	b480      	push	{r7}
 8003f10:	b095      	sub	sp, #84	@ 0x54
 8003f12:	af00      	add	r7, sp, #0
 8003f14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f1e:	e853 3f00 	ldrex	r3, [r3]
 8003f22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	461a      	mov	r2, r3
 8003f32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f34:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f36:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f38:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f3c:	e841 2300 	strex	r3, r2, [r1]
 8003f40:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003f42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d1e6      	bne.n	8003f16 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	3308      	adds	r3, #8
 8003f4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f50:	6a3b      	ldr	r3, [r7, #32]
 8003f52:	e853 3f00 	ldrex	r3, [r3]
 8003f56:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f58:	69fb      	ldr	r3, [r7, #28]
 8003f5a:	f023 0301 	bic.w	r3, r3, #1
 8003f5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	3308      	adds	r3, #8
 8003f66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003f68:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f70:	e841 2300 	strex	r3, r2, [r1]
 8003f74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d1e5      	bne.n	8003f48 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d118      	bne.n	8003fb6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	e853 3f00 	ldrex	r3, [r3]
 8003f90:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	f023 0310 	bic.w	r3, r3, #16
 8003f98:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	461a      	mov	r2, r3
 8003fa0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003fa2:	61bb      	str	r3, [r7, #24]
 8003fa4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fa6:	6979      	ldr	r1, [r7, #20]
 8003fa8:	69ba      	ldr	r2, [r7, #24]
 8003faa:	e841 2300 	strex	r3, r2, [r1]
 8003fae:	613b      	str	r3, [r7, #16]
   return(result);
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d1e6      	bne.n	8003f84 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2220      	movs	r2, #32
 8003fba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003fca:	bf00      	nop
 8003fcc:	3754      	adds	r7, #84	@ 0x54
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd4:	4770      	bx	lr

08003fd6 <memset>:
 8003fd6:	4402      	add	r2, r0
 8003fd8:	4603      	mov	r3, r0
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d100      	bne.n	8003fe0 <memset+0xa>
 8003fde:	4770      	bx	lr
 8003fe0:	f803 1b01 	strb.w	r1, [r3], #1
 8003fe4:	e7f9      	b.n	8003fda <memset+0x4>
	...

08003fe8 <__libc_init_array>:
 8003fe8:	b570      	push	{r4, r5, r6, lr}
 8003fea:	4d0d      	ldr	r5, [pc, #52]	@ (8004020 <__libc_init_array+0x38>)
 8003fec:	4c0d      	ldr	r4, [pc, #52]	@ (8004024 <__libc_init_array+0x3c>)
 8003fee:	1b64      	subs	r4, r4, r5
 8003ff0:	10a4      	asrs	r4, r4, #2
 8003ff2:	2600      	movs	r6, #0
 8003ff4:	42a6      	cmp	r6, r4
 8003ff6:	d109      	bne.n	800400c <__libc_init_array+0x24>
 8003ff8:	4d0b      	ldr	r5, [pc, #44]	@ (8004028 <__libc_init_array+0x40>)
 8003ffa:	4c0c      	ldr	r4, [pc, #48]	@ (800402c <__libc_init_array+0x44>)
 8003ffc:	f000 f818 	bl	8004030 <_init>
 8004000:	1b64      	subs	r4, r4, r5
 8004002:	10a4      	asrs	r4, r4, #2
 8004004:	2600      	movs	r6, #0
 8004006:	42a6      	cmp	r6, r4
 8004008:	d105      	bne.n	8004016 <__libc_init_array+0x2e>
 800400a:	bd70      	pop	{r4, r5, r6, pc}
 800400c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004010:	4798      	blx	r3
 8004012:	3601      	adds	r6, #1
 8004014:	e7ee      	b.n	8003ff4 <__libc_init_array+0xc>
 8004016:	f855 3b04 	ldr.w	r3, [r5], #4
 800401a:	4798      	blx	r3
 800401c:	3601      	adds	r6, #1
 800401e:	e7f2      	b.n	8004006 <__libc_init_array+0x1e>
 8004020:	08004080 	.word	0x08004080
 8004024:	08004080 	.word	0x08004080
 8004028:	08004080 	.word	0x08004080
 800402c:	08004084 	.word	0x08004084

08004030 <_init>:
 8004030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004032:	bf00      	nop
 8004034:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004036:	bc08      	pop	{r3}
 8004038:	469e      	mov	lr, r3
 800403a:	4770      	bx	lr

0800403c <_fini>:
 800403c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800403e:	bf00      	nop
 8004040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004042:	bc08      	pop	{r3}
 8004044:	469e      	mov	lr, r3
 8004046:	4770      	bx	lr
