


ARM Macro Assembler    Page 1 


    1 00000000 400FE638 
                       RCGCADC EQU              0x400FE638  ; ADC clock registe
                                                            r
    2 00000000 40038000 
                       ADC0_ACTSS
                               EQU              0x40038000  ; Sample sequencer 
                                                            (ADC0 base address)
                                                            
    3 00000000 40038004 
                       ADC0_RIS
                               EQU              0x40038004  ; Interrupt status
    4 00000000 40038008 
                       ADC0_IM EQU              0x40038008  ; Interrupt select
    5 00000000 40038014 
                       ADC0_EMUX
                               EQU              0x40038014  ; Trigger select
    6 00000000 40038028 
                       ADC0_PSSI
                               EQU              0x40038028  ; Initiate sample
    7 00000000 400380A0 
                       ADC0_SSMUX3
                               EQU              0x400380A0  ; Input channel sel
                                                            ect
    8 00000000 40038080 
                       ADC0_SSMUX2
                               EQU              0x40038080  ; Input channel sel
                                                            ect
    9 00000000 400380A4 
                       ADC0_SSCTL3
                               EQU              0x400380A4  ; Sample sequence c
                                                            ontrol
   10 00000000 40038084 
                       ADC0_SSCTL2
                               EQU              0x40038084  ; Sample sequence c
                                                            ontrol
   11 00000000 400380A8 
                       ADC0_SSFIFO3
                               EQU              0x400380A8  ; Channel 3 results
                                                            
   12 00000000 40038FC4 
                       ADC0_PP EQU              0x40038FC4  ; Sample rate
   13 00000000 400FE608 
                       RCGCGPIO
                               EQU              0x400FE608  ; GPIO clock regist
                                                            er
   14 00000000 4002451C 
                       PORTE_DEN
                               EQU              0x4002451C  ; Digital Enable
   15 00000000 40024400 
                       PORTE_DIR
                               EQU              0x40024400  ; Digital Enable 
   16 00000000 4002452C 
                       PORTE_PCTL
                               EQU              0x4002452C  ; Alternate functio
                                                            n select
   17 00000000 40024420 
                       PORTE_AFSEL
                               EQU              0x40024420  ; Enable Alt functi
                                                            ons



ARM Macro Assembler    Page 2 


   18 00000000 40024528 
                       PORTE_AMSEL
                               EQU              0x40024528  ; Enable analog
   19 00000000         
   20 00000000                 AREA             adcint, CODE, READONLY
   21 00000000                 THUMB
   22 00000000                 EXPORT           ADC_INIT
   23 00000000         
   24 00000000         
   25 00000000         
   26 00000000         ADC_INIT
                               PROC
   27 00000000 4927            LDR              R1, =RCGCADC 
                                                            ; Turn on ADC clock
                                                            
   28 00000002 6808            LDR              R0, [R1]
   29 00000004 F040 0001       ORR              R0, R0, #0x01 ; set bit 0 to en
                                                            able ADC0 clock
   30 00000008 6008            STR              R0, [R1]
   31 0000000A BF00            NOP
   32 0000000C BF00            NOP
   33 0000000E BF00            NOP                          ; Let clock stabili
                                                            ze
   34 00000010 4924            LDR              R1, =RCGCGPIO ; Turn on GPIO cl
                                                            ock
   35 00000012 6808            LDR              R0, [R1]
   36 00000014 F040 0010       ORR              R0, R0, #0x10 ; set bit 4 to en
                                                            able port E clock
   37 00000018 6008            STR              R0, [R1]
   38 0000001A BF00            NOP
   39 0000001C BF00            NOP
   40 0000001E BF00            NOP                          ; Let clock stabili
                                                            ze
   41 00000020 4921            LDR              R1, =PORTE_DIR ;enable Alternat
                                                            e Func
   42 00000022 6808            LDR              R0, [R1]
   43 00000024 F000 0000       AND              R0, R0, #0x00 ; set bit 3 to en
                                                            able alt functions 
                                                            on PE3
   44 00000028 6008            STR              R0, [R1]
   45 0000002A 4920            LDR              R1, =PORTE_AFSEL ;enable Altern
                                                            ate Func
   46 0000002C 6808            LDR              R0, [R1]
   47 0000002E F040 0018       ORR              R0, R0, #0x18 ; set bit 3 to en
                                                            able alt functions 
                                                            on PE3 and PE4
   48 00000032 6008            STR              R0, [R1]
   49 00000034         ;No require for PCTL since default is AIN0
   50 00000034 491E            LDR              R1, =PORTE_DEN
   51 00000036 6808            LDR              R0, [R1]
   52 00000038 F020 0018       BIC              R0, R0, #0x18 ; clear bit 3 to 
                                                            disable analog on P
                                                            E3
   53 0000003C 6008            STR              R0, [R1]
   54 0000003E         ; Enable analog on PE3
   55 0000003E 491D            LDR              R1, =PORTE_AMSEL
   56 00000040 6808            LDR              R0, [R1]
   57 00000042 F040 0018       ORR              R0, R0, #0x18 ; set bit 3 to en
                                                            able analog on PE3



ARM Macro Assembler    Page 3 


   58 00000046 6008            STR              R0, [R1]
   59 00000048         ; Disable sequencer while ADC setup
   60 00000048 491B            LDR              R1, =ADC0_ACTSS
   61 0000004A 6808            LDR              R0, [R1]
   62 0000004C F020 000C       BIC              R0, R0, #0x0C ; clear bit 3 to 
                                                            disable seq 3 &2
   63 00000050 6008            STR              R0, [R1]
   64 00000052         ; Select trigger source
   65 00000052 491A            LDR              R1, =ADC0_EMUX
   66 00000054 6808            LDR              R0, [R1]
   67 00000056 F420 407F       BIC              R0, R0, #0xFF00 ; clear bits 15
                                                            :12 to select SOFTW
                                                            ARE
   68 0000005A 6008            STR              R0, [R1]
   69 0000005C         ; Select input channel
   70 0000005C 4918            LDR              R1, =ADC0_SSMUX3
   71 0000005E 6808            LDR              R0, [R1]
   72 00000060 F020 000F       BIC              R0, R0, #0x000F ; clear bits 3:
                                                            0 to select AIN0
   73 00000064 6008            STR              R0, [R1]
   74 00000066 4917            LDR              R1, =ADC0_SSMUX2 ;
   75 00000068 6808            LDR              R0, [R1]
   76 0000006A F020 000F       BIC              R0, R0, #0x000F 
                                                            ; clear bits 3:0 
   77 0000006E F040 0009       ORR              R0,#0x0009  ; select AIN9 for P
                                                            B4
   78 00000072 6008            STR              R0, [R1]
   79 00000074         ; Config sample sequence
   80 00000074 4914            LDR              R1, =ADC0_SSCTL3
   81 00000076 6808            LDR              R0, [R1]
   82 00000078 F040 0006       ORR              R0, R0, #0x06 ; set bits 2:1 (I
                                                            E0, END0)
   83 0000007C 6008            STR              R0, [R1]
   84 0000007E 4913            LDR              R1, =ADC0_SSCTL2
   85 00000080 6808            LDR              R0, [R1]
   86 00000082 F040 0006       ORR              R0, R0, #0x06 ; set bits 2:1 (I
                                                            E0, END0)
   87 00000086 6008            STR              R0, [R1]
   88 00000088         ; Set sample rate
   89 00000088 4911            LDR              R1, =ADC0_PP
   90 0000008A 6808            LDR              R0, [R1]
   91 0000008C F040 0007       ORR              R0, R0, #0x07 ; set bits 3:0 to
                                                             1 for 125k sps
   92 00000090 6008            STR              R0, [R1]
   93 00000092         ; Done with setup, enable sequencer
   94 00000092 4909            LDR              R1, =ADC0_ACTSS
   95 00000094 6808            LDR              R0, [R1]
   96 00000096 F040 000C       ORR              R0, R0, #0x0C ; set bit 3 to en
                                                            able seq 3
   97 0000009A 6008            STR              R0, [R1]    ; sampling enabled 
                                                            but not initiated y
                                                            et  
   98 0000009C 4770            BX               LR          ; return
   99 0000009E                 ENDP
  100 0000009E                 END
              00 00 400FE638 
              400FE608 
              40024400 
              40024420 



ARM Macro Assembler    Page 4 


              4002451C 
              40024528 
              40038000 
              40038014 
              400380A0 
              40038080 
              400380A4 
              40038084 
              40038FC4 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\adc_init.d -o.\objects\adc_init.o -I.\RTE\_Target_1 -
IC:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123 -IC:\Keil_v5\AR
M\CMSIS\Include --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA
 526" --predefine="TM4C123GH6PM SETA 1" --list=.\listings\adc_init.lst ADC_INIT
.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

ADC_INIT 00000000

Symbol: ADC_INIT
   Definitions
      At line 26 in file ADC_INIT.s
   Uses
      At line 22 in file ADC_INIT.s
Comment: ADC_INIT used once
adcint 00000000

Symbol: adcint
   Definitions
      At line 20 in file ADC_INIT.s
   Uses
      None
Comment: adcint unused
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ADC0_ACTSS 40038000

Symbol: ADC0_ACTSS
   Definitions
      At line 2 in file ADC_INIT.s
   Uses
      At line 60 in file ADC_INIT.s
      At line 94 in file ADC_INIT.s

ADC0_EMUX 40038014

Symbol: ADC0_EMUX
   Definitions
      At line 5 in file ADC_INIT.s
   Uses
      At line 65 in file ADC_INIT.s
Comment: ADC0_EMUX used once
ADC0_IM 40038008

Symbol: ADC0_IM
   Definitions
      At line 4 in file ADC_INIT.s
   Uses
      None
Comment: ADC0_IM unused
ADC0_PP 40038FC4

Symbol: ADC0_PP
   Definitions
      At line 12 in file ADC_INIT.s
   Uses
      At line 89 in file ADC_INIT.s
Comment: ADC0_PP used once
ADC0_PSSI 40038028

Symbol: ADC0_PSSI
   Definitions
      At line 6 in file ADC_INIT.s
   Uses
      None
Comment: ADC0_PSSI unused
ADC0_RIS 40038004

Symbol: ADC0_RIS
   Definitions
      At line 3 in file ADC_INIT.s
   Uses
      None
Comment: ADC0_RIS unused
ADC0_SSCTL2 40038084

Symbol: ADC0_SSCTL2
   Definitions
      At line 10 in file ADC_INIT.s
   Uses
      At line 84 in file ADC_INIT.s
Comment: ADC0_SSCTL2 used once
ADC0_SSCTL3 400380A4




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: ADC0_SSCTL3
   Definitions
      At line 9 in file ADC_INIT.s
   Uses
      At line 80 in file ADC_INIT.s
Comment: ADC0_SSCTL3 used once
ADC0_SSFIFO3 400380A8

Symbol: ADC0_SSFIFO3
   Definitions
      At line 11 in file ADC_INIT.s
   Uses
      None
Comment: ADC0_SSFIFO3 unused
ADC0_SSMUX2 40038080

Symbol: ADC0_SSMUX2
   Definitions
      At line 8 in file ADC_INIT.s
   Uses
      At line 74 in file ADC_INIT.s
Comment: ADC0_SSMUX2 used once
ADC0_SSMUX3 400380A0

Symbol: ADC0_SSMUX3
   Definitions
      At line 7 in file ADC_INIT.s
   Uses
      At line 70 in file ADC_INIT.s
Comment: ADC0_SSMUX3 used once
PORTE_AFSEL 40024420

Symbol: PORTE_AFSEL
   Definitions
      At line 17 in file ADC_INIT.s
   Uses
      At line 45 in file ADC_INIT.s
Comment: PORTE_AFSEL used once
PORTE_AMSEL 40024528

Symbol: PORTE_AMSEL
   Definitions
      At line 18 in file ADC_INIT.s
   Uses
      At line 55 in file ADC_INIT.s
Comment: PORTE_AMSEL used once
PORTE_DEN 4002451C

Symbol: PORTE_DEN
   Definitions
      At line 14 in file ADC_INIT.s
   Uses
      At line 50 in file ADC_INIT.s
Comment: PORTE_DEN used once
PORTE_DIR 40024400

Symbol: PORTE_DIR
   Definitions
      At line 15 in file ADC_INIT.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 41 in file ADC_INIT.s
Comment: PORTE_DIR used once
PORTE_PCTL 4002452C

Symbol: PORTE_PCTL
   Definitions
      At line 16 in file ADC_INIT.s
   Uses
      None
Comment: PORTE_PCTL unused
RCGCADC 400FE638

Symbol: RCGCADC
   Definitions
      At line 1 in file ADC_INIT.s
   Uses
      At line 27 in file ADC_INIT.s
Comment: RCGCADC used once
RCGCGPIO 400FE608

Symbol: RCGCGPIO
   Definitions
      At line 13 in file ADC_INIT.s
   Uses
      At line 34 in file ADC_INIT.s
Comment: RCGCGPIO used once
18 symbols
356 symbols in table
