module ltl2dba_E (
  input p_0,
  input p_1,
  input p_2,
  input p_3,
  output reg acc
);
  reg l0;
  reg l1;
  reg l2;
  reg l3;
  initial begin
    l0 = 0;
    l1 = 0;
    l2 = 0;
    l3 = 0;
  end
  assign acc = ((!((!l3) & (!p_0))) & (!((!p_3) & (!l0)))) & ((!((!p_1) & (!l2))) & (!((!l1) & (!p_2))));
  always @(posedge $global_clock) begin
    l0 <= !((!p_3) & (!l0));
    l1 <= !((!l1) & (!p_2));
    l2 <= !((!p_1) & (!l2));
    l3 <= !((!l3) & (!p_0));
  end
endmodule