{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493226105590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493226105592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 19:01:45 2017 " "Processing started: Wed Apr 26 19:01:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493226105592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493226105592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 01_03_paritybit -c 01_03_paritybit " "Command: quartus_map --read_settings_files=on --write_settings_files=off 01_03_paritybit -c 01_03_paritybit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493226105592 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1493226105875 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"0103\";  expecting an identifier 01_03_paritybit.vhd(1) " "VHDL syntax error at 01_03_paritybit.vhd(1) near text \"0103\";  expecting an identifier" {  } { { "01_03_paritybit.vhd" "" { Text "H:/DT_workDir/Lab1_Aufgabe3/01_03_paritybit.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1493226114516 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "_paritybit 01_03_paritybit.vhd(1) " "VHDL syntax error at 01_03_paritybit.vhd(1): _paritybit is an illegal identifier in VHDL" {  } { { "01_03_paritybit.vhd" "" { Text "H:/DT_workDir/Lab1_Aufgabe3/01_03_paritybit.vhd" 1 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Quartus II" 0 -1 1493226114516 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "_paritybit 01_03_paritybit.vhd(7) " "VHDL syntax error at 01_03_paritybit.vhd(7): _paritybit is an illegal identifier in VHDL" {  } { { "01_03_paritybit.vhd" "" { Text "H:/DT_workDir/Lab1_Aufgabe3/01_03_paritybit.vhd" 7 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Quartus II" 0 -1 1493226114516 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"0103\";  expecting an identifier 01_03_paritybit.vhd(9) " "VHDL syntax error at 01_03_paritybit.vhd(9) near text \"0103\";  expecting an identifier" {  } { { "01_03_paritybit.vhd" "" { Text "H:/DT_workDir/Lab1_Aufgabe3/01_03_paritybit.vhd" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1493226114516 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "_paritybit 01_03_paritybit.vhd(9) " "VHDL syntax error at 01_03_paritybit.vhd(9): _paritybit is an illegal identifier in VHDL" {  } { { "01_03_paritybit.vhd" "" { Text "H:/DT_workDir/Lab1_Aufgabe3/01_03_paritybit.vhd" 9 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Quartus II" 0 -1 1493226114516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01_03_paritybit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file 01_03_paritybit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493226114518 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"SIGNAL\";  expecting \"is\" paritybit.vhd(14) " "VHDL syntax error at paritybit.vhd(14) near text \"SIGNAL\";  expecting \"is\"" {  } { { "paritybit.vhd" "" { Text "H:/DT_workDir/Lab1_Aufgabe3/paritybit.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1493226114526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paritybit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file paritybit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493226114526 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "633 " "Peak virtual memory: 633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493226114766 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 26 19:01:54 2017 " "Processing ended: Wed Apr 26 19:01:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493226114766 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493226114766 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493226114766 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493226114766 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus II Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493226115507 ""}
