/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  wire [21:0] _04_;
  wire [2:0] _05_;
  reg [3:0] _06_;
  wire [3:0] _07_;
  wire [20:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [35:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [29:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [17:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [23:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [23:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [12:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire [10:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire [3:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_60z;
  wire [6:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [32:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_2z[10] ? in_data[109] : celloutsig_1_0z;
  assign celloutsig_1_5z = ~(_00_ & celloutsig_1_1z);
  assign celloutsig_1_1z = ~(in_data[131] | in_data[128]);
  assign celloutsig_0_9z = ~(celloutsig_0_0z | celloutsig_0_8z);
  assign celloutsig_1_10z = ~celloutsig_1_1z;
  assign celloutsig_0_26z = ~celloutsig_0_6z[5];
  assign celloutsig_0_27z = ~((celloutsig_0_2z[21] | celloutsig_0_0z) & (celloutsig_0_4z | celloutsig_0_0z));
  assign celloutsig_0_39z = celloutsig_0_10z | ~(celloutsig_0_5z);
  assign celloutsig_1_12z = celloutsig_1_11z[12] | ~(celloutsig_1_1z);
  assign celloutsig_0_41z = { in_data[6:5], celloutsig_0_26z } + { celloutsig_0_23z, celloutsig_0_40z, celloutsig_0_5z };
  assign celloutsig_0_60z = { celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_54z, celloutsig_0_31z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_27z, celloutsig_0_8z } + { celloutsig_0_11z[5:4], celloutsig_0_17z, celloutsig_0_59z, celloutsig_0_17z, celloutsig_0_59z, celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_1_6z = { celloutsig_1_2z[8:1], celloutsig_1_0z } + { celloutsig_1_2z[7:0], celloutsig_1_3z };
  assign celloutsig_1_17z = celloutsig_1_2z[6:2] + { in_data[111], celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_3z };
  reg [2:0] _22_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[96])
    if (clkin_data[96]) _22_ <= 3'h0;
    else _22_ <= celloutsig_0_3z[3:1];
  assign { _03_[2], _01_, _03_[0] } = _22_;
  reg [2:0] _23_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _23_ <= 3'h0;
    else _23_ <= { celloutsig_1_2z[7:6], celloutsig_1_1z };
  assign { _00_, _05_[1:0] } = _23_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _06_ <= 4'h0;
    else _06_ <= { in_data[118:116], celloutsig_1_1z };
  reg [3:0] _25_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _25_ <= 4'h0;
    else _25_ <= { celloutsig_0_11z[2:1], celloutsig_0_9z, celloutsig_0_8z };
  assign { _02_, _07_[2:0] } = _25_;
  reg [20:0] _26_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[96])
    if (clkin_data[96]) _26_ <= 21'h000000;
    else _26_ <= { in_data[38:19], celloutsig_0_17z };
  assign { _08_[20:5], _04_[21:19], _08_[1:0] } = _26_;
  assign celloutsig_0_32z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_27z, celloutsig_0_12z } / { 1'h1, _08_[13:5], _04_[21], celloutsig_0_17z, celloutsig_0_9z };
  assign celloutsig_0_3z = in_data[4:1] / { 1'h1, in_data[80:78] };
  assign celloutsig_0_21z = in_data[38:21] / { 1'h1, celloutsig_0_2z[20:5], celloutsig_0_9z };
  assign celloutsig_0_2z = { in_data[54:37], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[24:3], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[178:169] === in_data[167:158];
  assign celloutsig_0_14z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_9z } === { celloutsig_0_11z[15:13], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_1_18z = celloutsig_1_11z[32:9] >= { celloutsig_1_11z[16:15], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_0_18z = in_data[50:39] >= { celloutsig_0_6z[6:1], _02_, _07_[2:0], celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_0_22z = { celloutsig_0_19z[17:2], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_5z } >= { celloutsig_0_21z[13:0], celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_0_40z = celloutsig_0_32z[3:0] <= { _03_[2], _01_, _03_[0], celloutsig_0_33z };
  assign celloutsig_0_33z = { celloutsig_0_7z[7:3], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_6z } && { celloutsig_0_21z[17:5], celloutsig_0_16z };
  assign celloutsig_0_28z = { celloutsig_0_6z[6:2], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_1z } && celloutsig_0_11z[29:6];
  assign celloutsig_1_2z = { in_data[160:150], celloutsig_1_1z } % { 1'h1, in_data[108:99], celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_2z[6:3], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z } % { 1'h1, celloutsig_0_7z[7:0], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_17z, celloutsig_1_3z, _06_, _06_, celloutsig_1_3z } * { _06_, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_14z, _00_, _05_[1:0], _06_, celloutsig_1_14z };
  assign celloutsig_1_11z = celloutsig_1_1z ? { in_data[127:112], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, _00_, _05_[1:0] } : { in_data[149:135], _06_, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_7z = in_data[18] ? in_data[69:58] : { celloutsig_0_2z[15:5], celloutsig_0_0z };
  assign celloutsig_0_12z = celloutsig_0_0z ? { celloutsig_0_2z[7:3], celloutsig_0_4z, celloutsig_0_10z } : { celloutsig_0_7z[2:0], celloutsig_0_10z, 1'h0, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_15z = celloutsig_0_6z[3] ? celloutsig_0_11z[12:10] : { celloutsig_0_7z[9:8], celloutsig_0_9z };
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z } != { in_data[81], celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_17z = in_data[20:18] != celloutsig_0_6z[4:2];
  assign celloutsig_0_31z = { celloutsig_0_24z[15:3], celloutsig_0_5z, celloutsig_0_18z } !== { celloutsig_0_2z[14:7], celloutsig_0_9z, celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_0_16z = { celloutsig_0_3z[1], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_10z } !== celloutsig_0_2z[14:11];
  assign celloutsig_0_6z = { in_data[21:20], celloutsig_0_0z, celloutsig_0_3z } | { celloutsig_0_2z[16:12], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_5z = | celloutsig_0_3z[3:1];
  assign celloutsig_0_8z = | { celloutsig_0_2z[3], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_23z = ^ { celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_24z = { celloutsig_0_19z[15:14], celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_8z } << { celloutsig_0_7z[2:1], celloutsig_0_23z, _08_[20:5], _04_[21:19], _08_[1:0] };
  assign celloutsig_0_19z = { celloutsig_0_15z[1:0], celloutsig_0_2z, celloutsig_0_3z } >>> { celloutsig_0_11z[23:4], celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_10z };
  assign celloutsig_0_45z = { celloutsig_0_22z, celloutsig_0_41z, celloutsig_0_9z, _03_[2], _01_, _03_[0], celloutsig_0_16z, celloutsig_0_39z, celloutsig_0_39z } ^ celloutsig_0_24z[23:13];
  assign celloutsig_0_59z = { celloutsig_0_45z[9:8], celloutsig_0_28z, celloutsig_0_33z } ^ celloutsig_0_45z[5:2];
  assign celloutsig_0_0z = ~((in_data[86] & in_data[75]) | in_data[86]);
  assign celloutsig_0_4z = ~((celloutsig_0_2z[10] & celloutsig_0_1z) | celloutsig_0_1z);
  assign celloutsig_0_54z = ~((celloutsig_0_31z & celloutsig_0_24z[23]) | celloutsig_0_28z);
  assign celloutsig_1_13z = ~((celloutsig_1_2z[9] & in_data[174]) | celloutsig_1_12z);
  assign celloutsig_1_16z = ~((_06_[0] & _05_[1]) | celloutsig_1_2z[1]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[33]) | in_data[83]);
  assign celloutsig_1_14z = ~((_05_[0] & celloutsig_1_3z) | (celloutsig_1_10z & _05_[0]));
  assign _03_[1] = _01_;
  assign { _04_[8], _04_[6:0] } = { celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_15z };
  assign _05_[2] = _00_;
  assign _07_[3] = _02_;
  assign _08_[4:2] = _04_[21:19];
  assign { out_data[128], out_data[110:96], out_data[35:32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
