// Seed: 4031102785
module module_0 (
    input wire id_0,
    input tri id_1,
    output supply1 id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input uwire id_2,
    input tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    output wor id_6,
    output wire id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wand id_10,
    input tri0 id_11
    , id_50,
    input wand id_12,
    input wire id_13,
    output wor id_14,
    input tri0 id_15,
    input supply1 id_16,
    input tri1 id_17,
    input supply0 id_18,
    output wor id_19,
    input tri0 id_20,
    input tri1 id_21,
    input tri0 id_22,
    output wire id_23,
    output supply0 id_24,
    input tri1 id_25,
    input wand id_26,
    output supply1 id_27,
    input tri1 id_28,
    input wor id_29,
    input supply1 id_30,
    input supply0 id_31,
    output tri0 id_32,
    output supply1 id_33,
    input tri0 id_34,
    input tri id_35,
    input tri1 id_36,
    output tri0 id_37,
    input uwire id_38,
    input tri1 id_39,
    input tri0 id_40
    , id_51,
    input uwire id_41,
    input tri id_42,
    output tri0 id_43,
    input tri id_44,
    input wire id_45,
    input tri0 id_46,
    input tri1 id_47,
    input wire id_48
);
  wire  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ;
  wire id_66;
  module_0(
      id_4, id_9, id_23
  );
endmodule
