###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        72403   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        56746   # Number of read row buffer hits
num_read_cmds                  =        72403   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        15676   # Number of ACT commands
num_pre_cmds                   =        15659   # Number of PRE commands
num_ondemand_pres              =         3593   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6523289   # Cyles of rank active rank.0
rank_active_cycles.1           =      5892034   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3476711   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      4107966   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        65048   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          224   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           56   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           39   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           21   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           16   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            9   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            6   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            1   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            5   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6978   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        37875   # Read request latency (cycles)
read_latency[40-59]            =        16883   # Read request latency (cycles)
read_latency[60-79]            =         6652   # Read request latency (cycles)
read_latency[80-99]            =         1927   # Read request latency (cycles)
read_latency[100-119]          =         1457   # Read request latency (cycles)
read_latency[120-139]          =          956   # Read request latency (cycles)
read_latency[140-159]          =          584   # Read request latency (cycles)
read_latency[160-179]          =          539   # Read request latency (cycles)
read_latency[180-199]          =          462   # Read request latency (cycles)
read_latency[200-]             =         5068   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.91929e+08   # Read energy
act_energy                     =  4.28895e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.66882e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.97182e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.07053e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.67663e+09   # Active standby energy rank.1
average_read_latency           =      76.4517   # Average read request latency (cycles)
average_interarrival           =      138.086   # Average request interarrival latency (cycles)
total_energy                   =  1.24273e+10   # Total energy (pJ)
average_power                  =      1242.73   # Average power (mW)
average_bandwidth              =     0.617839   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        72110   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        56478   # Number of read row buffer hits
num_read_cmds                  =        72110   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        15648   # Number of ACT commands
num_pre_cmds                   =        15636   # Number of PRE commands
num_ondemand_pres              =         3703   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6191946   # Cyles of rank active rank.0
rank_active_cycles.1           =      6158750   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3808054   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3841250   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        64659   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          234   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           83   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           44   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           28   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           16   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           10   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            4   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7020   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        38392   # Read request latency (cycles)
read_latency[40-59]            =        16578   # Read request latency (cycles)
read_latency[60-79]            =         6983   # Read request latency (cycles)
read_latency[80-99]            =         1903   # Read request latency (cycles)
read_latency[100-119]          =         1421   # Read request latency (cycles)
read_latency[120-139]          =          943   # Read request latency (cycles)
read_latency[140-159]          =          530   # Read request latency (cycles)
read_latency[160-179]          =          487   # Read request latency (cycles)
read_latency[180-199]          =          439   # Read request latency (cycles)
read_latency[200-]             =         4434   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.90748e+08   # Read energy
act_energy                     =  4.28129e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.82787e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =   1.8438e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.86377e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.84306e+09   # Active standby energy rank.1
average_read_latency           =      66.4723   # Average read request latency (cycles)
average_interarrival           =      138.647   # Average request interarrival latency (cycles)
total_energy                   =  1.24167e+10   # Total energy (pJ)
average_power                  =      1241.67   # Average power (mW)
average_bandwidth              =     0.615339   # Average bandwidth
