Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,14
design__inferred_latch__count,0
design__instance__count,1694
design__instance__area,13095.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00035468320129439235
power__switching__total,0.00035969034070149064
power__leakage__total,1.2792999548594253E-8
power__total,0.000714386347681284
clock__skew__worst_hold__corner:nom_tt_025C_1v80,4.152078798303446
clock__skew__worst_setup__corner:nom_tt_025C_1v80,4.652078853814599
timing__hold__ws__corner:nom_tt_025C_1v80,0.3689102461264595
timing__setup__ws__corner:nom_tt_025C_1v80,10.26785263654106
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.368910
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,16.222763
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,42
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,4.452675687525057
clock__skew__worst_setup__corner:nom_ss_100C_1v60,4.952675743036209
timing__hold__ws__corner:nom_ss_100C_1v60,0.950013872237085
timing__setup__ws__corner:nom_ss_100C_1v60,4.608984435671955
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.950014
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,11.646261
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,4.019391155896522
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,4.519391211407675
timing__hold__ws__corner:nom_ff_n40C_1v95,0.15122870050944806
timing__setup__ws__corner:nom_ff_n40C_1v95,12.354525752123385
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.151229
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,17.789198
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,64
design__max_fanout_violation__count,2
design__max_cap_violation__count,0
clock__skew__worst_hold,4.496471766639107
clock__skew__worst_setup,4.504285072418185
timing__hold__ws,0.14774493158194907
timing__setup__ws,4.386348297622824
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.147745
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,11.550406
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1694
design__instance__area__stdcell,13095.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.793961
design__instance__utilization__stdcell,0.793961
design__instance__count__class:buffer,2
design__instance__count__class:inverter,51
design__instance__count__class:sequential_cell,115
design__instance__count__class:multi_input_combinational_cell,1202
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,867
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,31944.8
design__violations,0
design__instance__count__class:timing_repair_buffer,95
design__instance__count__class:clock_buffer,3
design__instance__count__class:clock_inverter,1
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1487
route__net__special,2
route__drc_errors__iter:1,1294
route__wirelength__iter:1,37635
route__drc_errors__iter:2,799
route__wirelength__iter:2,37225
route__drc_errors__iter:3,815
route__wirelength__iter:3,37173
route__drc_errors__iter:4,304
route__wirelength__iter:4,37014
route__drc_errors__iter:5,45
route__wirelength__iter:5,37012
route__drc_errors__iter:6,44
route__wirelength__iter:6,37015
route__drc_errors__iter:7,44
route__wirelength__iter:7,37015
route__drc_errors__iter:8,44
route__wirelength__iter:8,37015
route__drc_errors__iter:9,43
route__wirelength__iter:9,37005
route__drc_errors__iter:10,43
route__wirelength__iter:10,37005
route__drc_errors__iter:11,38
route__wirelength__iter:11,37011
route__drc_errors__iter:12,13
route__wirelength__iter:12,37027
route__drc_errors__iter:13,13
route__wirelength__iter:13,37027
route__drc_errors__iter:14,8
route__wirelength__iter:14,37022
route__drc_errors__iter:15,0
route__wirelength__iter:15,37026
route__drc_errors,0
route__wirelength,37026
route__vias,11450
route__vias__singlecut,11450
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,292.9
timing__unannotated_net__count__corner:nom_tt_025C_1v80,18
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,18
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,18
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,4.127681868691921
clock__skew__worst_setup__corner:min_tt_025C_1v80,4.627681924203074
timing__hold__ws__corner:min_tt_025C_1v80,0.3638429660541529
timing__setup__ws__corner:min_tt_025C_1v80,10.408664447182748
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.363843
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,16.294102
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,18
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,32
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,4.4104006139977585
clock__skew__worst_setup__corner:min_ss_100C_1v60,4.9104006695089115
timing__hold__ws__corner:min_ss_100C_1v60,0.9432768166885177
timing__setup__ws__corner:min_ss_100C_1v60,4.8656244854810025
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.943277
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,11.775024
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,18
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,4.004285016907032
clock__skew__worst_setup__corner:min_ff_n40C_1v95,4.504285072418185
timing__hold__ws__corner:min_ff_n40C_1v95,0.14774493158194907
timing__setup__ws__corner:min_ff_n40C_1v95,12.447362604068147
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.147745
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.844240
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,18
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,4.176659580853049
clock__skew__worst_setup__corner:max_tt_025C_1v80,4.676659636364201
timing__hold__ws__corner:max_tt_025C_1v80,0.37415194224086756
timing__setup__ws__corner:max_tt_025C_1v80,10.144539717619207
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.374152
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,16.159206
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,18
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,64
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,4.496471766639107
clock__skew__worst_setup__corner:max_ss_100C_1v60,4.99647182215026
timing__hold__ws__corner:max_ss_100C_1v60,0.9590770671326346
timing__setup__ws__corner:max_ss_100C_1v60,4.386348297622824
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.959077
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,11.550406
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,18
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,4.035525805525114
clock__skew__worst_setup__corner:max_ff_n40C_1v95,4.535525861036267
timing__hold__ws__corner:max_ff_n40C_1v95,0.1548420324675851
timing__setup__ws__corner:max_ff_n40C_1v95,12.2733942039029
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.154842
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,17.736311
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,18
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,18
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000846892
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000110458
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000124093
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000110458
design_powergrid__voltage__worst,0.000110458
design_powergrid__voltage__worst__net:VPWR,1.79992
design_powergrid__drop__worst,0.000110458
design_powergrid__drop__worst__net:VPWR,0.0000846892
design_powergrid__voltage__worst__net:VGND,0.000110458
design_powergrid__drop__worst__net:VGND,0.000110458
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000012799999999999999420775831371344111175858415663242340087890625
ir__drop__worst,0.0000846999999999999988141430318222546702600084245204925537109375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
