{
    "code": "module TopModule (\n    input wire clk,\n    input wire reset_n,\n    input wire [7:0] d,\n    output reg [7:0] q\n);\n\n    always @(posedge clk or negedge reset_n) begin\n        if (!reset_n)\n            q <= 8'b00000000; // Reset state\n        else\n            q <= d; // Capture input on rising edge of clk\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 1,
        "passfail": "r"
    }
}