#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 21 12:44:43 2021
# Process ID: 2347567
# Current directory: /home/katio/script/github.com/onokatio/itf/COJT/0421/project_1/project_1.runs/synth_1
# Command line: vivado -log ripple_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ripple_adder.tcl
# Log file: /home/katio/script/github.com/onokatio/itf/COJT/0421/project_1/project_1.runs/synth_1/ripple_adder.vds
# Journal file: /home/katio/script/github.com/onokatio/itf/COJT/0421/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ripple_adder.tcl -notrace
Command: synth_design -top ripple_adder -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2347717
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2306.562 ; gain = 17.664 ; free physical = 801 ; free virtual = 17089
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ripple_adder' [/home/katio/script/github.com/onokatio/itf/COJT/0421/tutorial/RTL/ripple_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [/home/katio/script/github.com/onokatio/itf/COJT/0421/tutorial/RTL/half_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [/home/katio/script/github.com/onokatio/itf/COJT/0421/tutorial/RTL/half_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [/home/katio/script/github.com/onokatio/itf/COJT/0421/tutorial/RTL/full_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [/home/katio/script/github.com/onokatio/itf/COJT/0421/tutorial/RTL/full_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ripple_adder' (3#1) [/home/katio/script/github.com/onokatio/itf/COJT/0421/tutorial/RTL/ripple_adder.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2306.562 ; gain = 17.664 ; free physical = 1747 ; free virtual = 17817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2306.562 ; gain = 17.664 ; free physical = 1729 ; free virtual = 17813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2314.566 ; gain = 25.668 ; free physical = 1729 ; free virtual = 17813
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2314.566 ; gain = 25.668 ; free physical = 1775 ; free virtual = 17861
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2314.566 ; gain = 25.668 ; free physical = 1359 ; free virtual = 17614
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2314.566 ; gain = 25.668 ; free physical = 1357 ; free virtual = 17612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2314.566 ; gain = 25.668 ; free physical = 1360 ; free virtual = 17615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2314.566 ; gain = 25.668 ; free physical = 1384 ; free virtual = 17648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2314.566 ; gain = 25.668 ; free physical = 1384 ; free virtual = 17648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2314.566 ; gain = 25.668 ; free physical = 1384 ; free virtual = 17648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2314.566 ; gain = 25.668 ; free physical = 1384 ; free virtual = 17648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2314.566 ; gain = 25.668 ; free physical = 1384 ; free virtual = 17648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2314.566 ; gain = 25.668 ; free physical = 1384 ; free virtual = 17648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     2|
|3     |LUT4 |     1|
|4     |LUT6 |     2|
|5     |IBUF |     8|
|6     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    19|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2314.566 ; gain = 25.668 ; free physical = 1384 ; free virtual = 17648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2314.566 ; gain = 25.668 ; free physical = 1385 ; free virtual = 17650
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2314.574 ; gain = 25.668 ; free physical = 1385 ; free virtual = 17650
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2314.574 ; gain = 0.000 ; free physical = 1363 ; free virtual = 17707
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2370.594 ; gain = 0.000 ; free physical = 1243 ; free virtual = 17612
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2370.594 ; gain = 92.844 ; free physical = 1374 ; free virtual = 17748
INFO: [Common 17-1381] The checkpoint '/home/katio/script/github.com/onokatio/itf/COJT/0421/project_1/project_1.runs/synth_1/ripple_adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ripple_adder_utilization_synth.rpt -pb ripple_adder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 21 12:45:07 2021...
