cell_name:  mul__inst/U1
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U2
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U3
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U4
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U5
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.37 r            0.56         0.19
d[8] (out)                          0.29 f            0.56         0.27
d[7] (out)                          0.28 f            0.56         0.28

1
cell_name:  mul__inst/U6
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U7
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[13] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[9] (out)                          0.37 r            0.56         0.19
d[10] (out)                         0.35 f            0.56         0.21
d[8] (out)                          0.28 r            0.56         0.28

1
cell_name:  mul__inst/U8
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U9
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U10
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U12
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.42 f            0.56         0.14
d[26] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U15
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 f            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U16
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U17
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17
d[18] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U18
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U19
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U20
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[13] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U21
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U22
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U23
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U24
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U26
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U27
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U29
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U30
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U33
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U34
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U35
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U36
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.39 f            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19
d[12] (out)                         0.34 r            0.56         0.22

1
cell_name:  mul__inst/U37
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U39
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U40
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U41
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U42
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 f            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U43
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U44
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U48
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.31 f            0.56         0.25
d[6] (out)                          0.29 r            0.56         0.27
d[7] (out)                          0.27 r            0.56         0.29
d[5] (out)                          0.24 r            0.56         0.32

1
cell_name:  mul__inst/U49
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.32 f            0.56         0.24

1
cell_name:  mul__inst/U50
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U51
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U52
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[13] (out)                         0.41 f            0.56         0.15
d[12] (out)                         0.40 r            0.56         0.16
d[14] (out)                         0.40 r            0.56         0.16
d[11] (out)                         0.39 r            0.56         0.17
d[9] (out)                          0.35 r            0.56         0.21
d[10] (out)                         0.34 r            0.56         0.22
d[6] (out)                          0.28 r            0.56         0.28
d[8] (out)                          0.27 f            0.56         0.29
d[7] (out)                          0.26 f            0.56         0.30
d[5] (out)                          0.23 r            0.56         0.33

1
cell_name:  mul__inst/U54
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U55
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U56
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U57
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U59
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 r            0.56         0.14
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U63
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U65
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U66
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.40 r            0.56         0.16
d[15] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.40 f            0.56         0.16
d[12] (out)                         0.38 f            0.56         0.18
d[11] (out)                         0.38 f            0.56         0.18
d[14] (out)                         0.38 r            0.56         0.18
d[9] (out)                          0.35 r            0.56         0.21
d[10] (out)                         0.34 r            0.56         0.22
d[8] (out)                          0.25 f            0.56         0.31
d[7] (out)                          0.22 f            0.56         0.34

1
cell_name:  mul__inst/U67
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U68
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U69
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U70
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.37 r            0.56         0.19

1
cell_name:  mul__inst/U71
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.37 r            0.56         0.19

1
cell_name:  mul__inst/U76
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U77
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U78
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U80
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.44 f            0.56         0.12
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U81
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U82
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U83
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U84
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[10] (out)                         0.36 r            0.56         0.20
d[9] (out)                          0.36 r            0.56         0.20

1
cell_name:  mul__inst/U85
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[9] (out)                          0.38 r            0.56         0.18
d[10] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U86
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.37 r            0.56         0.19
d[13] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U87
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U88
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U89
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.41 f            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U90
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U91
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U92
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U93
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U94
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[5] (out)                          0.24 r            0.56         0.32

1
cell_name:  mul__inst/U95
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U96
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U97
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U99
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U100
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.40 r            0.56         0.16
d[26] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.40 r            0.56         0.16
d[19] (out)                         0.40 r            0.56         0.16
d[28] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.40 r            0.56         0.16
d[20] (out)                         0.40 f            0.56         0.16
d[16] (out)                         0.40 f            0.56         0.16
d[22] (out)                         0.40 r            0.56         0.16
d[31] (out)                         0.40 r            0.56         0.16
d[30] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.40 f            0.56         0.16
d[27] (out)                         0.40 f            0.56         0.16
d[15] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.38 r            0.56         0.18
d[11] (out)                         0.38 r            0.56         0.18
d[14] (out)                         0.37 r            0.56         0.19
d[9] (out)                          0.35 r            0.56         0.21
d[10] (out)                         0.33 f            0.56         0.23
d[6] (out)                          0.26 f            0.56         0.30
d[8] (out)                          0.25 r            0.56         0.31
d[7] (out)                          0.22 r            0.56         0.34

1
cell_name:  mul__inst/U101
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U102
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U103
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U104
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 f            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.40 f            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U106
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.40 f            0.56         0.16
d[26] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U107
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U109
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U110
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.37 f            0.56         0.19
d[30] (out)                         0.37 r            0.56         0.19
d[29] (out)                         0.35 r            0.56         0.21
d[28] (out)                         0.34 r            0.56         0.22

1
cell_name:  mul__inst/U111
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 f            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.38 r            0.56         0.18
d[23] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U112
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U113
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U114
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U115
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[24] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[18] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[22] (out)                         0.41 r            0.56         0.15
d[17] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.35 f            0.56         0.21
d[15] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U116
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U117
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U118
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 r            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 f            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.40 f            0.56         0.16
d[24] (out)                         0.37 r            0.56         0.19
d[23] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U119
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U121
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U122
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U123
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U124
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U125
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U127
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U128
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U129
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U130
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U131
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[9] (out)                          0.39 r            0.56         0.17

1
cell_name:  mul__inst/U132
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U133
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 f            0.56         0.14
d[25] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U134
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U135
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U137
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U138
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U139
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 r            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 f            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[24] (out)                         0.38 r            0.56         0.18
d[23] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U140
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U141
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U142
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 r            0.56         0.14
d[21] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U143
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.38 r            0.56         0.18
d[13] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U145
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U146
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U147
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U148
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U149
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U150
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U151
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U152
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U153
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U154
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U155
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 f            0.56         0.14
d[11] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U156
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 f            0.56         0.17
d[13] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U157
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U158
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U159
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[6] (out)                          0.29 r            0.56         0.27

1
cell_name:  mul__inst/U160
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U161
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.30 f            0.56         0.26

1
cell_name:  mul__inst/U162
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 r            0.56         0.17
d[26] (out)                         0.39 f            0.56         0.17
d[29] (out)                         0.39 r            0.56         0.17
d[28] (out)                         0.39 f            0.56         0.17
d[30] (out)                         0.39 r            0.56         0.17
d[27] (out)                         0.38 r            0.56         0.18
d[25] (out)                         0.33 r            0.56         0.23

1
cell_name:  mul__inst/U163
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U165
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[5] (out)                          0.24 r            0.56         0.32

1
cell_name:  mul__inst/U166
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.40 f            0.56         0.16
d[20] (out)                         0.40 f            0.56         0.16
d[19] (out)                         0.40 f            0.56         0.16
d[27] (out)                         0.40 r            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[16] (out)                         0.39 f            0.56         0.17
d[17] (out)                         0.39 r            0.56         0.17
d[15] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U167
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U168
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U169
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.37 r            0.56         0.19
d[13] (out)                         0.36 f            0.56         0.20
d[12] (out)                         0.34 r            0.56         0.22
d[11] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U170
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.41 r            0.56         0.15
d[17] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U171
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.41 r            0.56         0.15
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U172
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U173
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U174
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U175
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U176
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.39 f            0.56         0.17
d[21] (out)                         0.39 r            0.56         0.17
d[25] (out)                         0.39 f            0.56         0.17
d[29] (out)                         0.39 r            0.56         0.17
d[26] (out)                         0.39 f            0.56         0.17
d[18] (out)                         0.39 r            0.56         0.17
d[19] (out)                         0.39 r            0.56         0.17
d[28] (out)                         0.39 f            0.56         0.17
d[23] (out)                         0.39 r            0.56         0.17
d[20] (out)                         0.39 f            0.56         0.17
d[16] (out)                         0.39 f            0.56         0.17
d[22] (out)                         0.39 r            0.56         0.17
d[31] (out)                         0.39 r            0.56         0.17
d[30] (out)                         0.38 f            0.56         0.18
d[27] (out)                         0.38 f            0.56         0.18
d[13] (out)                         0.38 r            0.56         0.18
d[15] (out)                         0.38 f            0.56         0.18
d[17] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.36 f            0.56         0.20
d[11] (out)                         0.36 f            0.56         0.20
d[14] (out)                         0.35 r            0.56         0.21
d[9] (out)                          0.33 r            0.56         0.23
d[10] (out)                         0.31 r            0.56         0.25
d[8] (out)                          0.23 f            0.56         0.33
d[7] (out)                          0.20 f            0.56         0.36

1
cell_name:  mul__inst/U177
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U178
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U179
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.40 f            0.56         0.16
d[20] (out)                         0.40 r            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[19] (out)                         0.40 f            0.56         0.16
d[25] (out)                         0.40 r            0.56         0.16
d[26] (out)                         0.40 r            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.40 f            0.56         0.16
d[28] (out)                         0.40 r            0.56         0.16
d[16] (out)                         0.40 r            0.56         0.16
d[31] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.40 f            0.56         0.16
d[30] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.40 r            0.56         0.16
d[15] (out)                         0.39 f            0.56         0.17
d[17] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.38 r            0.56         0.18
d[11] (out)                         0.38 r            0.56         0.18
d[14] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.33 r            0.56         0.23
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U180
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U181
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U182
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U183
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U184
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U185
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U187
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U188
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U189
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U190
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[13] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.40 f            0.56         0.16
d[12] (out)                         0.39 r            0.56         0.17
d[11] (out)                         0.39 r            0.56         0.17
d[14] (out)                         0.38 r            0.56         0.18
d[9] (out)                          0.36 r            0.56         0.20
d[10] (out)                         0.34 f            0.56         0.22
d[8] (out)                          0.27 f            0.56         0.29
d[7] (out)                          0.27 r            0.56         0.29

1
cell_name:  mul__inst/U191
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U192
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U193
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U194
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U195
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U196
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.42 r            0.56         0.14
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[9] (out)                          0.37 r            0.56         0.19
d[10] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U197
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U198
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U199
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U201
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U202
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U203
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U204
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.37 r            0.56         0.19

1
cell_name:  mul__inst/U205
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U206
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U207
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U208
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U209
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[15] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U210
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U211
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U212
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U213
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U214
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U215
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U216
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U217
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U218
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U219
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U220
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.40 f            0.56         0.16
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U222
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.30 r            0.56         0.26

1
cell_name:  mul__inst/U223
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.39 f            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19
d[12] (out)                         0.34 r            0.56         0.22

1
cell_name:  mul__inst/U226
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U227
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U228
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 r            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U229
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.38 r            0.56         0.18
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U230
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U231
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 f            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U232
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.34 f            0.56         0.22
d[30] (out)                         0.33 r            0.56         0.23
d[29] (out)                         0.33 f            0.56         0.23
d[27] (out)                         0.32 f            0.56         0.24
d[28] (out)                         0.31 f            0.56         0.25

1
cell_name:  mul__inst/U233
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 f            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.40 f            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.37 f            0.56         0.19
d[18] (out)                         0.35 r            0.56         0.21
d[19] (out)                         0.35 r            0.56         0.21
d[20] (out)                         0.35 f            0.56         0.21
d[16] (out)                         0.35 f            0.56         0.21
d[13] (out)                         0.35 f            0.56         0.21
d[15] (out)                         0.34 f            0.56         0.22
d[17] (out)                         0.34 f            0.56         0.22
d[12] (out)                         0.33 r            0.56         0.23
d[11] (out)                         0.33 r            0.56         0.23
d[14] (out)                         0.32 r            0.56         0.24
d[9] (out)                          0.30 r            0.56         0.26
d[10] (out)                         0.28 f            0.56         0.28
d[6] (out)                          0.25 r            0.56         0.31
d[5] (out)                          0.21 r            0.56         0.35
d[8] (out)                          0.20 r            0.56         0.36
d[7] (out)                          0.16 r            0.56         0.40

1
cell_name:  mul__inst/U235
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U236
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.56         0.16
d[26] (out)                         0.40 r            0.56         0.16
d[30] (out)                         0.40 r            0.56         0.16
d[28] (out)                         0.40 f            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.39 r            0.56         0.17
d[25] (out)                         0.39 f            0.56         0.17
d[24] (out)                         0.32 r            0.56         0.24

1
cell_name:  mul__inst/U237
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U238
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.40 r            0.56         0.16
d[21] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U239
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U240
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.37 f            0.56         0.19
d[29] (out)                         0.37 f            0.56         0.19
d[31] (out)                         0.37 f            0.56         0.19
d[30] (out)                         0.37 r            0.56         0.19
d[28] (out)                         0.36 r            0.56         0.20
d[27] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U241
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U242
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U243
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U244
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U245
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U246
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.42 r            0.56         0.14
d[21] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.39 f            0.56         0.17
d[16] (out)                         0.38 f            0.56         0.18
d[13] (out)                         0.38 r            0.56         0.18
d[15] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.36 f            0.56         0.20
d[11] (out)                         0.36 f            0.56         0.20
d[14] (out)                         0.35 r            0.56         0.21
d[9] (out)                          0.33 r            0.56         0.23
d[10] (out)                         0.31 r            0.56         0.25
d[8] (out)                          0.25 f            0.56         0.31

1
cell_name:  mul__inst/U248
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[22] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U249
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U250
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[26] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U251
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.37 f            0.56         0.19
d[14] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U253
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U254
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U255
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U256
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U257
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U259
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.42 r            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U260
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U261
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U262
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U264
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U265
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U266
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U267
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.31 f            0.56         0.25

1
cell_name:  mul__inst/U268
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U269
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.40 r            0.56         0.16
d[21] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.40 f            0.56         0.16
d[20] (out)                         0.40 r            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[19] (out)                         0.40 f            0.56         0.16
d[25] (out)                         0.40 r            0.56         0.16
d[26] (out)                         0.40 r            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.40 f            0.56         0.16
d[28] (out)                         0.40 r            0.56         0.16
d[16] (out)                         0.40 r            0.56         0.16
d[31] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.40 f            0.56         0.16
d[30] (out)                         0.39 r            0.56         0.17
d[27] (out)                         0.39 r            0.56         0.17
d[15] (out)                         0.39 f            0.56         0.17
d[17] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.38 r            0.56         0.18
d[11] (out)                         0.37 r            0.56         0.19
d[14] (out)                         0.37 f            0.56         0.19
d[10] (out)                         0.30 f            0.56         0.26

1
cell_name:  mul__inst/U270
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[13] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U271
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U272
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U273
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U274
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U275
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U276
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U277
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U278
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U280
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U281
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.38 r            0.56         0.18
d[13] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U282
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U283
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U284
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U285
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U286
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U287
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U288
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.40 r            0.56         0.16
d[9] (out)                          0.38 r            0.56         0.18
d[10] (out)                         0.36 f            0.56         0.20
d[8] (out)                          0.29 f            0.56         0.27
d[7] (out)                          0.29 f            0.56         0.27

1
cell_name:  mul__inst/U289
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U291
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 r            0.56         0.16
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.30 f            0.56         0.26

1
cell_name:  mul__inst/U292
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U293
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U294
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U295
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U296
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U297
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.38 r            0.56         0.18
d[13] (out)                         0.36 f            0.56         0.20
d[12] (out)                         0.32 f            0.56         0.24

1
cell_name:  mul__inst/U298
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 r            0.56         0.20
d[12] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U299
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U300
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U301
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[13] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.40 f            0.56         0.16
d[12] (out)                         0.39 r            0.56         0.17
d[11] (out)                         0.39 r            0.56         0.17
d[14] (out)                         0.38 r            0.56         0.18
d[9] (out)                          0.36 r            0.56         0.20
d[10] (out)                         0.34 f            0.56         0.22
d[8] (out)                          0.27 f            0.56         0.29
d[7] (out)                          0.27 r            0.56         0.29

1
cell_name:  mul__inst/U302
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U303
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U304
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.42 r            0.56         0.14
d[21] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[13] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.40 f            0.56         0.16
d[12] (out)                         0.40 r            0.56         0.16
d[11] (out)                         0.39 r            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18
d[9] (out)                          0.35 r            0.56         0.21
d[10] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U305
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U306
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U308
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U309
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U310
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U311
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U312
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U313
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U314
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U315
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U316
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.37 r            0.56         0.19
d[13] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U317
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[25] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U318
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U319
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[13] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U320
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U321
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.39 f            0.56         0.17
d[23] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U322
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U323
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U324
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U325
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U326
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.40 f            0.56         0.16
d[20] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U327
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U328
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U329
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U330
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U331
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U332
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U333
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U334
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.40 r            0.56         0.16
d[21] (out)                         0.40 f            0.56         0.16
d[25] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.40 f            0.56         0.16
d[20] (out)                         0.40 r            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[19] (out)                         0.40 f            0.56         0.16
d[26] (out)                         0.40 r            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[28] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.40 r            0.56         0.16
d[16] (out)                         0.40 f            0.56         0.16
d[31] (out)                         0.40 f            0.56         0.16
d[30] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.39 r            0.56         0.17
d[15] (out)                         0.39 f            0.56         0.17
d[17] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.38 r            0.56         0.18
d[11] (out)                         0.38 r            0.56         0.18
d[14] (out)                         0.37 f            0.56         0.19
d[10] (out)                         0.30 f            0.56         0.26

1
cell_name:  mul__inst/U335
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U336
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U337
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U338
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U339
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U340
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U341
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U342
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U343
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U344
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U345
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U346
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U347
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U348
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 f            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.38 r            0.56         0.18
d[23] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U349
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U350
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.38 r            0.56         0.18
d[13] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U351
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U352
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.38 r            0.56         0.18
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U353
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[30] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U354
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U355
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U356
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U357
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U358
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U359
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U360
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U361
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U362
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U363
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.40 f            0.56         0.16
d[29] (out)                         0.39 r            0.56         0.17
d[19] (out)                         0.39 f            0.56         0.17
d[25] (out)                         0.39 r            0.56         0.17
d[26] (out)                         0.39 r            0.56         0.17
d[24] (out)                         0.39 r            0.56         0.17
d[22] (out)                         0.39 f            0.56         0.17
d[23] (out)                         0.39 f            0.56         0.17
d[21] (out)                         0.39 f            0.56         0.17
d[28] (out)                         0.39 r            0.56         0.17
d[20] (out)                         0.39 r            0.56         0.17
d[31] (out)                         0.39 r            0.56         0.17
d[30] (out)                         0.39 r            0.56         0.17
d[27] (out)                         0.39 r            0.56         0.17
d[17] (out)                         0.38 r            0.56         0.18
d[16] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U364
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.39 f            0.56         0.17
d[29] (out)                         0.39 r            0.56         0.17
d[19] (out)                         0.39 f            0.56         0.17
d[25] (out)                         0.39 r            0.56         0.17
d[26] (out)                         0.39 r            0.56         0.17
d[24] (out)                         0.39 r            0.56         0.17
d[22] (out)                         0.39 f            0.56         0.17
d[23] (out)                         0.39 f            0.56         0.17
d[21] (out)                         0.39 f            0.56         0.17
d[28] (out)                         0.39 r            0.56         0.17
d[20] (out)                         0.39 r            0.56         0.17
d[31] (out)                         0.39 r            0.56         0.17
d[30] (out)                         0.39 r            0.56         0.17
d[27] (out)                         0.39 r            0.56         0.17
d[17] (out)                         0.38 r            0.56         0.18
d[16] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U365
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U366
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U367
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U368
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U369
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U370
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U371
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U372
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.40 r            0.56         0.16
d[24] (out)                         0.37 r            0.56         0.19
d[23] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U373
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.40 f            0.56         0.16
d[26] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U374
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.43 f            0.56         0.13
d[26] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U375
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.42 r            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.37 f            0.56         0.19
d[13] (out)                         0.36 r            0.56         0.20
d[12] (out)                         0.33 r            0.56         0.23
d[11] (out)                         0.30 f            0.56         0.26

1
cell_name:  mul__inst/U376
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U377
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.40 r            0.56         0.16
d[31] (out)                         0.40 r            0.56         0.16
d[30] (out)                         0.40 f            0.56         0.16
d[25] (out)                         0.40 f            0.56         0.16
d[28] (out)                         0.40 r            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[24] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.39 r            0.56         0.17
d[22] (out)                         0.39 f            0.56         0.17
d[21] (out)                         0.39 r            0.56         0.17
d[20] (out)                         0.38 f            0.56         0.18
d[19] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U378
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U379
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.41 f            0.56         0.15
d[20] (out)                         0.38 f            0.56         0.18
d[21] (out)                         0.38 r            0.56         0.18
d[19] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U380
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U381
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U382
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U383
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 r            0.56         0.14
d[21] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.37 f            0.56         0.19
d[13] (out)                         0.35 r            0.56         0.21
d[12] (out)                         0.33 r            0.56         0.23

1
cell_name:  mul__inst/U384
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[31] (out)                         0.40 r            0.56         0.16
d[30] (out)                         0.40 f            0.56         0.16
d[27] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.40 f            0.56         0.16
d[15] (out)                         0.38 f            0.56         0.18
d[14] (out)                         0.36 f            0.56         0.20
d[13] (out)                         0.34 r            0.56         0.22
d[12] (out)                         0.31 r            0.56         0.25

1
cell_name:  mul__inst/U385
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.38 f            0.56         0.18
d[13] (out)                         0.36 r            0.56         0.20
d[12] (out)                         0.34 r            0.56         0.22

1
cell_name:  mul__inst/U386
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.40 r            0.56         0.16
d[18] (out)                         0.40 r            0.56         0.16
d[16] (out)                         0.40 f            0.56         0.16
d[19] (out)                         0.40 r            0.56         0.16
d[21] (out)                         0.40 f            0.56         0.16
d[31] (out)                         0.40 r            0.56         0.16
d[25] (out)                         0.40 f            0.56         0.16
d[20] (out)                         0.40 r            0.56         0.16
d[30] (out)                         0.40 f            0.56         0.16
d[22] (out)                         0.40 r            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[26] (out)                         0.40 r            0.56         0.16
d[28] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.40 f            0.56         0.16
d[27] (out)                         0.39 r            0.56         0.17
d[17] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.38 f            0.56         0.18
d[14] (out)                         0.35 f            0.56         0.21
d[13] (out)                         0.34 f            0.56         0.22
d[12] (out)                         0.32 r            0.56         0.24
d[11] (out)                         0.31 r            0.56         0.25

1
cell_name:  mul__inst/U387
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.38 r            0.56         0.18
d[21] (out)                         0.38 f            0.56         0.18
d[18] (out)                         0.38 r            0.56         0.18
d[16] (out)                         0.38 f            0.56         0.18
d[19] (out)                         0.38 r            0.56         0.18
d[20] (out)                         0.38 r            0.56         0.18
d[31] (out)                         0.38 r            0.56         0.18
d[25] (out)                         0.38 f            0.56         0.18
d[30] (out)                         0.38 f            0.56         0.18
d[22] (out)                         0.38 r            0.56         0.18
d[29] (out)                         0.38 r            0.56         0.18
d[26] (out)                         0.38 r            0.56         0.18
d[28] (out)                         0.38 f            0.56         0.18
d[23] (out)                         0.38 f            0.56         0.18
d[27] (out)                         0.38 r            0.56         0.18
d[17] (out)                         0.37 f            0.56         0.19
d[15] (out)                         0.36 f            0.56         0.20
d[14] (out)                         0.33 f            0.56         0.23
d[13] (out)                         0.32 f            0.56         0.24
d[12] (out)                         0.30 r            0.56         0.26
d[11] (out)                         0.29 r            0.56         0.27

1
cell_name:  mul__inst/U388
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U389
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U390
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U391
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U392
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.37 f            0.56         0.19
d[31] (out)                         0.37 r            0.56         0.19
d[30] (out)                         0.37 r            0.56         0.19
d[29] (out)                         0.36 r            0.56         0.20
d[28] (out)                         0.36 f            0.56         0.20
d[27] (out)                         0.36 r            0.56         0.20
d[25] (out)                         0.31 r            0.56         0.25

1
cell_name:  mul__inst/U393
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.39 f            0.56         0.17
d[31] (out)                         0.38 r            0.56         0.18
d[30] (out)                         0.38 r            0.56         0.18
d[29] (out)                         0.38 r            0.56         0.18
d[28] (out)                         0.38 f            0.56         0.18
d[27] (out)                         0.38 r            0.56         0.18
d[25] (out)                         0.32 r            0.56         0.24

1
cell_name:  mul__inst/U394
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U395
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U396
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U397
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.37 f            0.56         0.19
d[30] (out)                         0.37 r            0.56         0.19
d[29] (out)                         0.37 f            0.56         0.19
d[28] (out)                         0.34 r            0.56         0.22

1
cell_name:  mul__inst/U398
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.36 f            0.56         0.20
d[21] (out)                         0.36 r            0.56         0.20
d[25] (out)                         0.35 f            0.56         0.21
d[29] (out)                         0.35 r            0.56         0.21
d[26] (out)                         0.35 f            0.56         0.21
d[18] (out)                         0.35 r            0.56         0.21
d[19] (out)                         0.35 r            0.56         0.21
d[28] (out)                         0.35 f            0.56         0.21
d[23] (out)                         0.35 r            0.56         0.21
d[20] (out)                         0.35 f            0.56         0.21
d[16] (out)                         0.35 f            0.56         0.21
d[22] (out)                         0.35 r            0.56         0.21
d[31] (out)                         0.35 r            0.56         0.21
d[30] (out)                         0.35 f            0.56         0.21
d[13] (out)                         0.35 f            0.56         0.21
d[27] (out)                         0.35 f            0.56         0.21
d[15] (out)                         0.34 f            0.56         0.22
d[17] (out)                         0.34 f            0.56         0.22
d[12] (out)                         0.33 r            0.56         0.23
d[11] (out)                         0.33 r            0.56         0.23
d[14] (out)                         0.32 r            0.56         0.24
d[9] (out)                          0.30 r            0.56         0.26
d[10] (out)                         0.28 f            0.56         0.28
d[6] (out)                          0.25 r            0.56         0.31
d[5] (out)                          0.21 r            0.56         0.35
d[8] (out)                          0.20 r            0.56         0.36
d[7] (out)                          0.16 r            0.56         0.40

1
cell_name:  mul__inst/U399
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U400
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U401
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U402
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.40 f            0.56         0.16
d[20] (out)                         0.40 r            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[19] (out)                         0.40 f            0.56         0.16
d[25] (out)                         0.40 r            0.56         0.16
d[26] (out)                         0.40 r            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.40 f            0.56         0.16
d[28] (out)                         0.40 r            0.56         0.16
d[16] (out)                         0.40 r            0.56         0.16
d[31] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.40 f            0.56         0.16
d[30] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.40 r            0.56         0.16
d[15] (out)                         0.39 f            0.56         0.17
d[17] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.38 r            0.56         0.18
d[11] (out)                         0.38 r            0.56         0.18
d[14] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.33 r            0.56         0.23
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U403
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.40 f            0.56         0.16
d[20] (out)                         0.40 r            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[19] (out)                         0.40 f            0.56         0.16
d[25] (out)                         0.40 r            0.56         0.16
d[26] (out)                         0.40 r            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.40 f            0.56         0.16
d[28] (out)                         0.40 r            0.56         0.16
d[16] (out)                         0.40 r            0.56         0.16
d[31] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.40 f            0.56         0.16
d[30] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.40 r            0.56         0.16
d[15] (out)                         0.39 f            0.56         0.17
d[17] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.38 r            0.56         0.18
d[11] (out)                         0.38 r            0.56         0.18
d[14] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.33 r            0.56         0.23
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U404
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U406
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.41 r            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.40 r            0.56         0.16
d[25] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.40 f            0.56         0.16
d[24] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U407
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.40 f            0.56         0.16
d[24] (out)                         0.34 r            0.56         0.22

1
cell_name:  mul__inst/U408
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U409
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U411
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U412
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U413
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U414
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.37 r            0.56         0.19

1
cell_name:  mul__inst/U415
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.37 r            0.56         0.19

1
cell_name:  mul__inst/U416
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[10] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.35 r            0.56         0.21

1
cell_name:  mul__inst/U417
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U418
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U419
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.43 r            0.56         0.13

1
cell_name:  mul__inst/U420
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U421
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13

1
cell_name:  mul__inst/U422
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U423
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U424
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U425
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.38 r            0.56         0.18
d[21] (out)                         0.38 f            0.56         0.18
d[18] (out)                         0.38 f            0.56         0.18
d[20] (out)                         0.38 r            0.56         0.18
d[29] (out)                         0.38 r            0.56         0.18
d[25] (out)                         0.38 r            0.56         0.18
d[26] (out)                         0.38 r            0.56         0.18
d[19] (out)                         0.38 f            0.56         0.18
d[22] (out)                         0.38 f            0.56         0.18
d[28] (out)                         0.38 r            0.56         0.18
d[16] (out)                         0.38 r            0.56         0.18
d[31] (out)                         0.38 f            0.56         0.18
d[23] (out)                         0.38 f            0.56         0.18
d[30] (out)                         0.38 r            0.56         0.18
d[27] (out)                         0.37 r            0.56         0.19
d[17] (out)                         0.36 r            0.56         0.20
d[15] (out)                         0.35 f            0.56         0.21
d[14] (out)                         0.33 f            0.56         0.23
d[13] (out)                         0.29 f            0.56         0.27
d[12] (out)                         0.27 r            0.56         0.29
d[11] (out)                         0.24 r            0.56         0.32

1
cell_name:  mul__inst/U426
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U427
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U428
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U429
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.38 f            0.56         0.18
d[14] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U430
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U431
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U432
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U433
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U436
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U437
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U438
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.40 r            0.56         0.16
d[28] (out)                         0.40 r            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[26] (out)                         0.40 r            0.56         0.16
d[31] (out)                         0.40 f            0.56         0.16
d[25] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.39 r            0.56         0.17
d[24] (out)                         0.39 f            0.56         0.17
d[23] (out)                         0.38 r            0.56         0.18
d[22] (out)                         0.37 f            0.56         0.19
d[21] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U439
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.40 r            0.56         0.16
d[28] (out)                         0.40 r            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[26] (out)                         0.40 r            0.56         0.16
d[31] (out)                         0.40 f            0.56         0.16
d[25] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.39 r            0.56         0.17
d[24] (out)                         0.39 f            0.56         0.17
d[23] (out)                         0.38 r            0.56         0.18
d[22] (out)                         0.37 f            0.56         0.19
d[21] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U440
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U441
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U442
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[18] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.37 r            0.56         0.19
d[14] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U443
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[18] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[24] (out)                         0.41 f            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.40 r            0.56         0.16
d[22] (out)                         0.40 r            0.56         0.16
d[20] (out)                         0.40 f            0.56         0.16
d[27] (out)                         0.40 r            0.56         0.16
d[17] (out)                         0.40 f            0.56         0.16
d[15] (out)                         0.35 r            0.56         0.21
d[14] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U444
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.37 r            0.56         0.19
d[14] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U446
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U447
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.41 f            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[18] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.40 f            0.56         0.16
d[16] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U448
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.40 r            0.56         0.16
d[16] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U449
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U450
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U451
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 r            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.38 f            0.56         0.18
d[18] (out)                         0.38 f            0.56         0.18
d[16] (out)                         0.32 f            0.56         0.24

1
cell_name:  mul__inst/U452
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U453
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U454
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.40 r            0.56         0.16
d[20] (out)                         0.40 r            0.56         0.16
d[19] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U455
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U456
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U459
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 f            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.40 r            0.56         0.16
d[22] (out)                         0.38 f            0.56         0.18
d[21] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U460
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U461
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U462
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U463
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.38 f            0.56         0.18
d[23] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U464
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U465
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U466
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U467
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U468
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U469
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.40 f            0.56         0.16
d[25] (out)                         0.40 f            0.56         0.16
d[16] (out)                         0.40 f            0.56         0.16
d[19] (out)                         0.40 r            0.56         0.16
d[24] (out)                         0.40 f            0.56         0.16
d[31] (out)                         0.40 r            0.56         0.16
d[21] (out)                         0.40 r            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[30] (out)                         0.40 f            0.56         0.16
d[26] (out)                         0.40 f            0.56         0.16
d[20] (out)                         0.40 r            0.56         0.16
d[28] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.39 f            0.56         0.17
d[17] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.38 f            0.56         0.18
d[14] (out)                         0.35 f            0.56         0.21
d[13] (out)                         0.34 r            0.56         0.22
d[12] (out)                         0.31 r            0.56         0.25
d[11] (out)                         0.28 f            0.56         0.28

1
cell_name:  mul__inst/U470
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.32 f            0.56         0.24

1
cell_name:  mul__inst/U471
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.32 f            0.56         0.24

1
cell_name:  mul__inst/U472
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.32 f            0.56         0.24

1
cell_name:  mul__inst/U473
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.37 f            0.56         0.19
d[13] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U474
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.40 f            0.56         0.16
d[19] (out)                         0.39 f            0.56         0.17
d[24] (out)                         0.39 r            0.56         0.17
d[22] (out)                         0.39 f            0.56         0.17
d[21] (out)                         0.39 f            0.56         0.17
d[25] (out)                         0.39 f            0.56         0.17
d[16] (out)                         0.39 f            0.56         0.17
d[31] (out)                         0.39 r            0.56         0.17
d[20] (out)                         0.39 r            0.56         0.17
d[29] (out)                         0.39 r            0.56         0.17
d[30] (out)                         0.39 f            0.56         0.17
d[26] (out)                         0.39 f            0.56         0.17
d[28] (out)                         0.39 f            0.56         0.17
d[23] (out)                         0.39 f            0.56         0.17
d[27] (out)                         0.39 f            0.56         0.17
d[17] (out)                         0.38 f            0.56         0.18
d[15] (out)                         0.36 f            0.56         0.20
d[14] (out)                         0.34 r            0.56         0.22
d[13] (out)                         0.31 f            0.56         0.25

1
cell_name:  mul__inst/U475
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U476
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U477
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U478
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U479
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U480
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U481
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.40 r            0.56         0.16
d[16] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U482
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U483
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U484
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U485
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U486
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U487
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U488
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U489
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U490
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U491
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U492
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.40 r            0.56         0.16
d[16] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U493
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[22] (out)                         0.40 f            0.56         0.16
d[19] (out)                         0.39 f            0.56         0.17
d[18] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U494
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U495
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U496
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U497
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U498
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.38 f            0.56         0.18
d[20] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U499
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U500
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U501
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U502
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U503
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U504
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.34 r            0.56         0.22

1
cell_name:  mul__inst/U505
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U506
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U507
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.40 r            0.56         0.16
d[25] (out)                         0.40 f            0.56         0.16
d[24] (out)                         0.33 r            0.56         0.23

1
cell_name:  mul__inst/U508
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U509
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.40 r            0.56         0.16
d[30] (out)                         0.40 r            0.56         0.16
d[28] (out)                         0.40 f            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.40 r            0.56         0.16
d[25] (out)                         0.39 f            0.56         0.17
d[24] (out)                         0.33 r            0.56         0.23

1
cell_name:  mul__inst/U510
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U511
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.39 r            0.56         0.17
d[27] (out)                         0.39 f            0.56         0.17
d[28] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U512
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.56         0.15
d[30] (out)                         0.40 r            0.56         0.16
d[29] (out)                         0.38 r            0.56         0.18
d[27] (out)                         0.38 f            0.56         0.18
d[28] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U513
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.34 f            0.56         0.22
d[30] (out)                         0.34 r            0.56         0.22
d[29] (out)                         0.33 f            0.56         0.23
d[27] (out)                         0.32 f            0.56         0.24
d[28] (out)                         0.31 f            0.56         0.25

1
cell_name:  mul__inst/U514
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.33 f            0.56         0.23
d[30] (out)                         0.33 r            0.56         0.23
d[29] (out)                         0.32 f            0.56         0.24
d[27] (out)                         0.31 f            0.56         0.25
d[28] (out)                         0.30 f            0.56         0.26

1
cell_name:  mul__inst/U515
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U516
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U517
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U518
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.35 f            0.56         0.21
d[29] (out)                         0.35 f            0.56         0.21
d[30] (out)                         0.34 r            0.56         0.22
d[31] (out)                         0.34 f            0.56         0.22
d[28] (out)                         0.33 r            0.56         0.23
d[27] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U519
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13

1
cell_name:  mul__inst/U520
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U521
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U522
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U523
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U524
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.39 r            0.56         0.17
d[27] (out)                         0.39 f            0.56         0.17
d[28] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U525
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 f            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.40 f            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.37 f            0.56         0.19
d[18] (out)                         0.35 r            0.56         0.21
d[19] (out)                         0.35 r            0.56         0.21
d[20] (out)                         0.35 f            0.56         0.21
d[16] (out)                         0.35 f            0.56         0.21
d[13] (out)                         0.35 f            0.56         0.21
d[15] (out)                         0.34 f            0.56         0.22
d[17] (out)                         0.34 f            0.56         0.22
d[12] (out)                         0.33 r            0.56         0.23
d[11] (out)                         0.33 r            0.56         0.23
d[14] (out)                         0.32 r            0.56         0.24
d[9] (out)                          0.30 r            0.56         0.26
d[10] (out)                         0.28 f            0.56         0.28
d[6] (out)                          0.25 r            0.56         0.31
d[5] (out)                          0.21 r            0.56         0.35
d[8] (out)                          0.20 r            0.56         0.36
d[7] (out)                          0.16 r            0.56         0.40

1
cell_name:  mul__inst/U526
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.31 r            0.56         0.25

1
cell_name:  mul__inst/U527
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 r            0.56         0.16
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.30 f            0.56         0.26

1
cell_name:  mul__inst/U528
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.40 r            0.56         0.16
d[15] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.40 f            0.56         0.16
d[12] (out)                         0.38 f            0.56         0.18
d[11] (out)                         0.38 f            0.56         0.18
d[14] (out)                         0.38 r            0.56         0.18
d[9] (out)                          0.35 r            0.56         0.21
d[10] (out)                         0.34 r            0.56         0.22
d[6] (out)                          0.26 r            0.56         0.30
d[8] (out)                          0.25 f            0.56         0.31
d[7] (out)                          0.22 f            0.56         0.34

1
cell_name:  mul__inst/U529
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 r            0.56         0.14
d[15] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[9] (out)                          0.38 r            0.56         0.18
d[10] (out)                         0.36 f            0.56         0.20
d[8] (out)                          0.29 f            0.56         0.27

1
cell_name:  mul__inst/U530
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U531
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[18] (out)                         0.41 f            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.40 f            0.56         0.16
d[31] (out)                         0.40 r            0.56         0.16
d[30] (out)                         0.40 f            0.56         0.16
d[27] (out)                         0.40 f            0.56         0.16
d[15] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.40 f            0.56         0.16
d[12] (out)                         0.39 r            0.56         0.17
d[11] (out)                         0.38 r            0.56         0.18
d[14] (out)                         0.37 f            0.56         0.19
d[10] (out)                         0.30 f            0.56         0.26

1
cell_name:  mul__inst/U532
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U533
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U534
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U535
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U536
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U537
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.40 r            0.56         0.16
d[21] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.40 f            0.56         0.16
d[20] (out)                         0.40 r            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[19] (out)                         0.40 f            0.56         0.16
d[25] (out)                         0.40 r            0.56         0.16
d[26] (out)                         0.40 r            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.40 f            0.56         0.16
d[28] (out)                         0.40 r            0.56         0.16
d[16] (out)                         0.40 r            0.56         0.16
d[31] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.40 f            0.56         0.16
d[30] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.39 r            0.56         0.17
d[15] (out)                         0.39 f            0.56         0.17
d[17] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.38 r            0.56         0.18
d[11] (out)                         0.38 r            0.56         0.18
d[14] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.35 r            0.56         0.21
d[10] (out)                         0.33 f            0.56         0.23
d[8] (out)                          0.26 r            0.56         0.30

1
cell_name:  mul__inst/U538
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.40 f            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[26] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.40 r            0.56         0.16
d[19] (out)                         0.40 r            0.56         0.16
d[28] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.40 r            0.56         0.16
d[20] (out)                         0.40 f            0.56         0.16
d[16] (out)                         0.40 f            0.56         0.16
d[22] (out)                         0.40 r            0.56         0.16
d[31] (out)                         0.40 r            0.56         0.16
d[30] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.40 f            0.56         0.16
d[27] (out)                         0.40 f            0.56         0.16
d[15] (out)                         0.39 f            0.56         0.17
d[17] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.38 r            0.56         0.18
d[11] (out)                         0.38 f            0.56         0.18
d[14] (out)                         0.37 r            0.56         0.19
d[9] (out)                          0.35 r            0.56         0.21
d[10] (out)                         0.33 f            0.56         0.23
d[8] (out)                          0.27 f            0.56         0.29

1
cell_name:  mul__inst/U539
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 r            0.56         0.16
d[9] (out)                          0.38 r            0.56         0.18
d[10] (out)                         0.36 f            0.56         0.20
d[8] (out)                          0.30 f            0.56         0.26

1
cell_name:  mul__inst/U540
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U541
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U542
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U543
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U544
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U545
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[18] (out)                         0.41 f            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[22] (out)                         0.41 f            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.40 f            0.56         0.16
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.36 f            0.56         0.20
d[13] (out)                         0.35 f            0.56         0.21
d[12] (out)                         0.32 r            0.56         0.24

1
cell_name:  mul__inst/U546
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U547
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U550
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U551
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U552
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U553
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U554
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U555
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.38 r            0.56         0.18
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U556
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[31] (out)                         0.40 r            0.56         0.16
d[24] (out)                         0.40 f            0.56         0.16
d[30] (out)                         0.40 f            0.56         0.16
d[22] (out)                         0.40 r            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[21] (out)                         0.40 r            0.56         0.16
d[26] (out)                         0.40 f            0.56         0.16
d[28] (out)                         0.40 f            0.56         0.16
d[20] (out)                         0.40 r            0.56         0.16
d[23] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.38 f            0.56         0.18
d[14] (out)                         0.35 r            0.56         0.21
d[13] (out)                         0.32 r            0.56         0.24

1
cell_name:  mul__inst/U557
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.41 f            0.56         0.15
d[11] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U558
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[13] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U559
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U560
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U561
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U562
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U563
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U564
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.43 f            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.39 f            0.56         0.17
d[21] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U565
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.34 r            0.56         0.22

1
cell_name:  mul__inst/U566
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 f            0.56         0.14
d[31] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U567
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 f            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.40 r            0.56         0.16
d[25] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U568
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U569
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U570
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.37 r            0.56         0.19

1
cell_name:  mul__inst/U571
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U572
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 r            0.56         0.14
d[21] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[13] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[15] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.40 r            0.56         0.16
d[12] (out)                         0.40 r            0.56         0.16
d[11] (out)                         0.39 r            0.56         0.17
d[14] (out)                         0.39 f            0.56         0.17
d[10] (out)                         0.32 f            0.56         0.24

1
cell_name:  mul__inst/U573
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.40 r            0.56         0.16
d[25] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.40 f            0.56         0.16
d[20] (out)                         0.40 r            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[26] (out)                         0.40 f            0.56         0.16
d[19] (out)                         0.40 r            0.56         0.16
d[28] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.40 r            0.56         0.16
d[16] (out)                         0.40 f            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.40 f            0.56         0.16
d[31] (out)                         0.40 r            0.56         0.16
d[30] (out)                         0.40 f            0.56         0.16
d[27] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.39 f            0.56         0.17
d[17] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.38 r            0.56         0.18
d[11] (out)                         0.38 r            0.56         0.18
d[14] (out)                         0.37 f            0.56         0.19
d[10] (out)                         0.30 f            0.56         0.26

1
cell_name:  mul__inst/U574
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.40 r            0.56         0.16
d[21] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.40 f            0.56         0.16
d[20] (out)                         0.40 r            0.56         0.16
d[25] (out)                         0.40 f            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[19] (out)                         0.40 f            0.56         0.16
d[26] (out)                         0.40 r            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.40 f            0.56         0.16
d[28] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.40 r            0.56         0.16
d[16] (out)                         0.40 f            0.56         0.16
d[31] (out)                         0.40 f            0.56         0.16
d[30] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.39 r            0.56         0.17
d[15] (out)                         0.39 f            0.56         0.17
d[17] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.38 r            0.56         0.18
d[11] (out)                         0.38 r            0.56         0.18
d[14] (out)                         0.37 f            0.56         0.19
d[10] (out)                         0.30 f            0.56         0.26

1
cell_name:  mul__inst/U575
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.40 r            0.56         0.16
d[21] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.40 f            0.56         0.16
d[20] (out)                         0.40 r            0.56         0.16
d[25] (out)                         0.40 f            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[19] (out)                         0.40 f            0.56         0.16
d[26] (out)                         0.40 r            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.40 f            0.56         0.16
d[28] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.40 r            0.56         0.16
d[16] (out)                         0.40 f            0.56         0.16
d[31] (out)                         0.40 f            0.56         0.16
d[30] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.39 r            0.56         0.17
d[15] (out)                         0.39 f            0.56         0.17
d[17] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.38 r            0.56         0.18
d[11] (out)                         0.38 r            0.56         0.18
d[14] (out)                         0.37 f            0.56         0.19
d[10] (out)                         0.30 f            0.56         0.26

1
cell_name:  mul__inst/U576
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U577
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.40 r            0.56         0.16
d[19] (out)                         0.40 r            0.56         0.16
d[20] (out)                         0.40 r            0.56         0.16
d[23] (out)                         0.40 r            0.56         0.16
d[16] (out)                         0.40 f            0.56         0.16
d[22] (out)                         0.40 r            0.56         0.16
d[31] (out)                         0.40 r            0.56         0.16
d[30] (out)                         0.40 f            0.56         0.16
d[27] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.36 r            0.56         0.20
d[13] (out)                         0.34 r            0.56         0.22
d[12] (out)                         0.32 f            0.56         0.24
d[11] (out)                         0.31 f            0.56         0.25

1
cell_name:  mul__inst/U578
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U579
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.38 f            0.56         0.18
d[13] (out)                         0.36 f            0.56         0.20
d[12] (out)                         0.34 r            0.56         0.22

1
cell_name:  mul__inst/U580
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U581
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U582
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U583
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U584
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[13] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U585
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U586
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 r            0.56         0.13
d[14] (out)                         0.36 f            0.56         0.20
d[15] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U587
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U589
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U590
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U591
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.56         0.16
d[26] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.40 r            0.56         0.16
d[28] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U592
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U593
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.37 f            0.56         0.19
d[29] (out)                         0.37 f            0.56         0.19
d[30] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U594
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.37 f            0.56         0.19
d[29] (out)                         0.37 f            0.56         0.19
d[30] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U595
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U596
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 r            0.56         0.17
d[29] (out)                         0.39 r            0.56         0.17
d[30] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U597
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U598
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U599
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U600
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U601
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U602
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U603
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[6] (out)                          0.29 r            0.56         0.27

1
cell_name:  mul__inst/U604
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U605
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U606
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U607
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 f            0.56         0.14
d[11] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.41 r            0.56         0.15
d[10] (out)                         0.36 r            0.56         0.20
d[9] (out)                          0.30 r            0.56         0.26

1
cell_name:  mul__inst/U608
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[9] (out)                          0.38 r            0.56         0.18
d[10] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U609
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[9] (out)                          0.37 r            0.56         0.19
d[10] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U610
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U611
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U613
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U614
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U615
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U616
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U617
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U618
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U619
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U620
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U621
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U622
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U623
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U624
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U625
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U626
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U627
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U628
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U629
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U630
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U631
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U632
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U633
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U634
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U635
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[8] (out)                          0.25 f            0.56         0.31

1
cell_name:  mul__inst/U636
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[13] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.40 f            0.56         0.16
d[12] (out)                         0.39 r            0.56         0.17
d[11] (out)                         0.39 r            0.56         0.17
d[14] (out)                         0.38 r            0.56         0.18
d[9] (out)                          0.36 r            0.56         0.20
d[10] (out)                         0.34 f            0.56         0.22
d[8] (out)                          0.27 f            0.56         0.29

1
cell_name:  mul__inst/U637
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[13] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.40 f            0.56         0.16
d[12] (out)                         0.39 r            0.56         0.17
d[11] (out)                         0.39 r            0.56         0.17
d[14] (out)                         0.38 r            0.56         0.18
d[9] (out)                          0.36 r            0.56         0.20
d[10] (out)                         0.34 f            0.56         0.22
d[8] (out)                          0.27 f            0.56         0.29

1
cell_name:  mul__inst/U639
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[13] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.40 f            0.56         0.16
d[12] (out)                         0.39 r            0.56         0.17
d[11] (out)                         0.39 r            0.56         0.17
d[14] (out)                         0.38 r            0.56         0.18
d[9] (out)                          0.36 r            0.56         0.20
d[10] (out)                         0.34 f            0.56         0.22
d[8] (out)                          0.27 f            0.56         0.29

1
cell_name:  mul__inst/U640
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[9] (out)                          0.39 r            0.56         0.17

1
cell_name:  mul__inst/U641
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U642
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U643
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.39 f            0.56         0.17
d[13] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U645
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U646
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U647
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U648
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U649
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U651
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U652
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U653
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 r            0.56         0.36

1
cell_name:  mul__inst/U654
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U655
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 r            0.56         0.36

1
cell_name:  mul__inst/U656
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U657
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U658
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U659
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U660
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U661
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U662
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U663
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.37 r            0.56         0.19
d[14] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U664
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U665
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.38 r            0.56         0.18
d[13] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U666
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 r            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.36 r            0.56         0.20
d[13] (out)                         0.34 r            0.56         0.22

1
cell_name:  mul__inst/U667
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U668
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U669
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U670
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17
d[18] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U671
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.38 f            0.56         0.18
d[18] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U672
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.40 r            0.56         0.16
d[21] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U673
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U674
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U675
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.40 r            0.56         0.16
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U676
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U677
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.41 f            0.56         0.15
d[20] (out)                         0.39 r            0.56         0.17
d[21] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U678
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U679
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U680
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.40 r            0.56         0.16
d[21] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U681
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U682
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U683
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 r            0.56         0.14
d[21] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U684
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U685
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U686
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U687
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.41 f            0.56         0.15
d[25] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.40 r            0.56         0.16
d[22] (out)                         0.39 f            0.56         0.17
d[21] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U688
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[22] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U689
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U690
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U691
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U692
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U693
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.40 r            0.56         0.16
d[22] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U694
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 r            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 f            0.56         0.15
d[25] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[24] (out)                         0.40 r            0.56         0.16
d[23] (out)                         0.40 f            0.56         0.16
d[22] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U695
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[22] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U696
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 f            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[24] (out)                         0.40 r            0.56         0.16
d[23] (out)                         0.40 f            0.56         0.16
d[22] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U697
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U698
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.38 r            0.56         0.18
d[13] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U699
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U700
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U701
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 r            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U702
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U703
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.38 f            0.56         0.18
d[14] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U704
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U705
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U706
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U707
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[15] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U708
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.40 f            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[16] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.39 r            0.56         0.17
d[15] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U709
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U710
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U711
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U712
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U713
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U714
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U715
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U716
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U717
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U718
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.41 r            0.56         0.15
d[15] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U719
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U720
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U721
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U722
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U723
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U724
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U725
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U726
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.40 r            0.56         0.16
d[31] (out)                         0.40 f            0.56         0.16
d[24] (out)                         0.40 r            0.56         0.16
d[25] (out)                         0.40 r            0.56         0.16
d[26] (out)                         0.40 r            0.56         0.16
d[30] (out)                         0.40 r            0.56         0.16
d[23] (out)                         0.40 f            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[21] (out)                         0.40 f            0.56         0.16
d[20] (out)                         0.39 r            0.56         0.17
d[27] (out)                         0.39 r            0.56         0.17
d[22] (out)                         0.39 f            0.56         0.17
d[19] (out)                         0.38 f            0.56         0.18
d[18] (out)                         0.37 f            0.56         0.19
d[17] (out)                         0.32 r            0.56         0.24

1
cell_name:  mul__inst/U727
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U728
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 f            0.56         0.15
d[20] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[22] (out)                         0.40 f            0.56         0.16
d[19] (out)                         0.39 f            0.56         0.17
d[18] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U729
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U730
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U731
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U732
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U733
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U734
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U735
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U736
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U737
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.39 f            0.56         0.17
d[18] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U738
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.39 f            0.56         0.17
d[18] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U739
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.39 f            0.56         0.17
d[18] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U740
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U741
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.40 r            0.56         0.16
d[28] (out)                         0.40 r            0.56         0.16
d[25] (out)                         0.40 r            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[26] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.40 f            0.56         0.16
d[30] (out)                         0.40 r            0.56         0.16
d[31] (out)                         0.40 f            0.56         0.16
d[27] (out)                         0.40 r            0.56         0.16
d[22] (out)                         0.39 f            0.56         0.17
d[21] (out)                         0.38 r            0.56         0.18
d[20] (out)                         0.38 r            0.56         0.18
d[19] (out)                         0.36 f            0.56         0.20
d[18] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U742
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U743
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.40 f            0.56         0.16
d[20] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U744
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.39 f            0.56         0.17
d[20] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U745
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.40 f            0.56         0.16
d[20] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U746
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U747
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.40 r            0.56         0.16
d[21] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U748
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 r            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 f            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.40 r            0.56         0.16
d[23] (out)                         0.40 r            0.56         0.16
d[22] (out)                         0.39 f            0.56         0.17
d[20] (out)                         0.37 f            0.56         0.19
d[21] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U749
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U750
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U751
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U752
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U753
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U754
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U755
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.37 r            0.56         0.19
d[25] (out)                         0.37 r            0.56         0.19
d[31] (out)                         0.37 r            0.56         0.19
d[24] (out)                         0.37 f            0.56         0.19
d[28] (out)                         0.37 r            0.56         0.19
d[30] (out)                         0.37 r            0.56         0.19
d[29] (out)                         0.37 r            0.56         0.19
d[23] (out)                         0.37 r            0.56         0.19
d[27] (out)                         0.36 r            0.56         0.20
d[22] (out)                         0.32 f            0.56         0.24

1
cell_name:  mul__inst/U756
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.37 r            0.56         0.19
d[26] (out)                         0.37 r            0.56         0.19
d[28] (out)                         0.37 r            0.56         0.19
d[29] (out)                         0.37 r            0.56         0.19
d[31] (out)                         0.37 f            0.56         0.19
d[30] (out)                         0.37 r            0.56         0.19
d[24] (out)                         0.37 r            0.56         0.19
d[23] (out)                         0.37 f            0.56         0.19
d[27] (out)                         0.36 f            0.56         0.20
d[22] (out)                         0.32 r            0.56         0.24

1
cell_name:  mul__inst/U757
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 r            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 f            0.56         0.15
d[25] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.40 r            0.56         0.16
d[24] (out)                         0.39 f            0.56         0.17
d[23] (out)                         0.39 r            0.56         0.17
d[22] (out)                         0.38 f            0.56         0.18
d[21] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U758
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U759
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U760
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U761
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[22] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U762
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.56         0.16
d[26] (out)                         0.40 r            0.56         0.16
d[30] (out)                         0.40 r            0.56         0.16
d[28] (out)                         0.40 f            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.39 r            0.56         0.17
d[25] (out)                         0.39 f            0.56         0.17
d[24] (out)                         0.32 r            0.56         0.24

1
cell_name:  mul__inst/U763
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.40 f            0.56         0.16
d[30] (out)                         0.40 r            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[25] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.40 r            0.56         0.16
d[24] (out)                         0.37 f            0.56         0.19
d[23] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U764
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.40 f            0.56         0.16
d[20] (out)                         0.40 r            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.40 f            0.56         0.16
d[19] (out)                         0.39 f            0.56         0.17
d[16] (out)                         0.39 f            0.56         0.17
d[17] (out)                         0.38 f            0.56         0.18
d[15] (out)                         0.36 f            0.56         0.20
d[14] (out)                         0.34 r            0.56         0.22
d[13] (out)                         0.31 f            0.56         0.25

1
cell_name:  mul__inst/U765
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U766
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.37 r            0.56         0.19

1
cell_name:  mul__inst/U767
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U2162/A (MUX2_X2)         0.05 r        infinity     infinity

1
cell_name:  mul__inst/U768
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.38 r            0.56         0.18
d[10] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U769
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U770
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.38 r            0.56         0.18
d[13] (out)                         0.36 f            0.56         0.20
d[12] (out)                         0.32 f            0.56         0.24

1
cell_name:  mul__inst/U771
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U772
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U773
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.38 f            0.56         0.18
d[13] (out)                         0.36 r            0.56         0.20
d[12] (out)                         0.34 r            0.56         0.22

1
cell_name:  mul__inst/U774
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.38 r            0.56         0.18
d[13] (out)                         0.36 r            0.56         0.20
d[12] (out)                         0.34 r            0.56         0.22

1
cell_name:  mul__inst/U775
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U776
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U777
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U778
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U779
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U780
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U781
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U782
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.37 f            0.56         0.19
d[14] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U783
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.37 f            0.56         0.19
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U784
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.37 f            0.56         0.19
d[14] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U785
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.41 r            0.56         0.15
d[22] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.40 f            0.56         0.16
d[27] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.40 f            0.56         0.16
d[15] (out)                         0.35 f            0.56         0.21
d[14] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U786
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U787
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U788
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U789
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U790
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[24] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U791
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[24] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U792
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U793
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U794
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U795
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U796
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U797
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U798
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.39 f            0.56         0.17
d[18] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U799
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U800
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U801
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[22] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.39 f            0.56         0.17
d[17] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U802
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U803
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U804
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U805
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U806
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U807
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U808
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U809
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 r            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[22] (out)                         0.40 r            0.56         0.16
d[21] (out)                         0.40 r            0.56         0.16
d[20] (out)                         0.39 f            0.56         0.17
d[19] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U810
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U811
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.40 r            0.56         0.16
d[26] (out)                         0.39 r            0.56         0.17
d[28] (out)                         0.39 r            0.56         0.17
d[25] (out)                         0.39 r            0.56         0.17
d[29] (out)                         0.39 r            0.56         0.17
d[31] (out)                         0.39 r            0.56         0.17
d[23] (out)                         0.39 r            0.56         0.17
d[30] (out)                         0.39 r            0.56         0.17
d[27] (out)                         0.39 r            0.56         0.17
d[22] (out)                         0.38 r            0.56         0.18
d[21] (out)                         0.38 r            0.56         0.18
d[20] (out)                         0.37 f            0.56         0.19
d[19] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U812
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U813
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[24] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[22] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U815
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U816
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.40 r            0.56         0.16
d[23] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U817
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U818
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U819
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U820
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.38 f            0.56         0.18
d[31] (out)                         0.38 r            0.56         0.18
d[30] (out)                         0.37 r            0.56         0.19
d[29] (out)                         0.37 f            0.56         0.19
d[28] (out)                         0.37 f            0.56         0.19
d[27] (out)                         0.37 r            0.56         0.19
d[25] (out)                         0.32 r            0.56         0.24

1
cell_name:  mul__inst/U821
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.38 f            0.56         0.18
d[31] (out)                         0.38 r            0.56         0.18
d[30] (out)                         0.37 r            0.56         0.19
d[29] (out)                         0.37 f            0.56         0.19
d[28] (out)                         0.37 f            0.56         0.19
d[27] (out)                         0.37 r            0.56         0.19
d[25] (out)                         0.32 r            0.56         0.24

1
cell_name:  mul__inst/U822
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U823
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.43 f            0.56         0.13
d[26] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U824
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.43 f            0.56         0.13
d[26] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U825
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.42 f            0.56         0.14
d[26] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U826
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U827
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.40 f            0.56         0.16
d[26] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U828
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U829
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.40 f            0.56         0.16
d[26] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U830
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U831
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U832
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U833
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[13] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.41 f            0.56         0.15
d[12] (out)                         0.40 r            0.56         0.16
d[11] (out)                         0.39 r            0.56         0.17
d[14] (out)                         0.39 r            0.56         0.17
d[9] (out)                          0.37 r            0.56         0.19
d[10] (out)                         0.35 f            0.56         0.21
d[8] (out)                          0.28 f            0.56         0.28
d[7] (out)                          0.28 f            0.56         0.28

1
cell_name:  mul__inst/U834
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.38 r            0.56         0.18
d[10] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U835
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U837
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U838
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U839
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U840
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U841
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U842
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U843
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U844
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.43 r            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U845
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 r            0.56         0.14
d[15] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 r            0.56         0.14
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U846
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[13] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U847
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[13] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U848
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 r            0.56         0.14
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U849
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 r            0.56         0.14
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U850
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 r            0.56         0.14
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U851
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.40 f            0.56         0.16
d[15] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.38 r            0.56         0.18
d[11] (out)                         0.37 r            0.56         0.19
d[14] (out)                         0.37 r            0.56         0.19
d[10] (out)                         0.30 f            0.56         0.26

1
cell_name:  mul__inst/U852
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U853
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U854
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U855
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U856
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U857
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U858
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.41 r            0.56         0.15
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.37 f            0.56         0.19
d[13] (out)                         0.35 r            0.56         0.21
d[12] (out)                         0.33 r            0.56         0.23
d[11] (out)                         0.30 r            0.56         0.26

1
cell_name:  mul__inst/U859
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.32 f            0.56         0.24

1
cell_name:  mul__inst/U860
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.32 r            0.56         0.24

1
cell_name:  mul__inst/U861
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.41 r            0.56         0.15
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.37 f            0.56         0.19
d[13] (out)                         0.35 r            0.56         0.21
d[12] (out)                         0.33 r            0.56         0.23
d[11] (out)                         0.29 r            0.56         0.27

1
cell_name:  mul__inst/U862
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.38 r            0.56         0.18
d[13] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U863
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U864
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.43 r            0.56         0.13

1
cell_name:  mul__inst/U865
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U866
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U867
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[22] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U868
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U1094/B2 (OAI22_X1)       0.13 r        infinity     infinity

1
cell_name:  mul__inst/U869
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U870
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U871
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U872
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U873
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U874
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U875
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U876
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U877
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U878
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U879
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U880
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U881
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U882
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.56         0.16
d[30] (out)                         0.40 r            0.56         0.16
d[29] (out)                         0.39 r            0.56         0.17
d[27] (out)                         0.39 f            0.56         0.17
d[28] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U883
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.30 f            0.56         0.26
d[30] (out)                         0.29 r            0.56         0.27
d[29] (out)                         0.29 f            0.56         0.27
d[27] (out)                         0.28 f            0.56         0.28
d[28] (out)                         0.27 f            0.56         0.29

1
cell_name:  mul__inst/U884
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.31 f            0.56         0.25
d[30] (out)                         0.31 r            0.56         0.25
d[29] (out)                         0.31 f            0.56         0.25
d[27] (out)                         0.30 f            0.56         0.26
d[28] (out)                         0.29 f            0.56         0.27

1
cell_name:  mul__inst/U885
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13

1
cell_name:  mul__inst/U886
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U887
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U888
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.38 f            0.56         0.18
d[29] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U889
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.31 f            0.56         0.25
d[30] (out)                         0.31 r            0.56         0.25
d[28] (out)                         0.28 r            0.56         0.28
d[29] (out)                         0.27 r            0.56         0.29

1
cell_name:  mul__inst/U890
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.38 f            0.56         0.18
d[29] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U891
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.41 f            0.56         0.15
d[26] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U892
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U893
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U894
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U895
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.40 f            0.56         0.16
d[28] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U896
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U897
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U898
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U899
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U900
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U901
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U902
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.40 r            0.56         0.16
d[15] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.40 f            0.56         0.16
d[12] (out)                         0.38 f            0.56         0.18
d[11] (out)                         0.38 f            0.56         0.18
d[14] (out)                         0.38 r            0.56         0.18
d[9] (out)                          0.35 r            0.56         0.21
d[10] (out)                         0.34 r            0.56         0.22
d[6] (out)                          0.26 r            0.56         0.30
d[8] (out)                          0.25 f            0.56         0.31
d[7] (out)                          0.22 f            0.56         0.34

1
cell_name:  mul__inst/U903
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 f            0.56         0.14
d[11] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 r            0.56         0.19
d[8] (out)                          0.30 f            0.56         0.26
d[7] (out)                          0.30 r            0.56         0.26

1
cell_name:  mul__inst/U904
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.40 r            0.56         0.16
d[26] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.40 r            0.56         0.16
d[19] (out)                         0.40 r            0.56         0.16
d[28] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.40 r            0.56         0.16
d[20] (out)                         0.40 f            0.56         0.16
d[16] (out)                         0.40 f            0.56         0.16
d[22] (out)                         0.40 r            0.56         0.16
d[31] (out)                         0.40 r            0.56         0.16
d[30] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.40 f            0.56         0.16
d[27] (out)                         0.40 f            0.56         0.16
d[15] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.38 r            0.56         0.18
d[11] (out)                         0.38 f            0.56         0.18
d[14] (out)                         0.37 r            0.56         0.19
d[9] (out)                          0.35 r            0.56         0.21
d[10] (out)                         0.33 f            0.56         0.23
d[8] (out)                          0.26 f            0.56         0.30
d[7] (out)                          0.26 f            0.56         0.30

1
cell_name:  mul__inst/U905
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[13] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.41 f            0.56         0.15
d[12] (out)                         0.40 r            0.56         0.16
d[11] (out)                         0.39 r            0.56         0.17
d[14] (out)                         0.39 r            0.56         0.17
d[9] (out)                          0.37 r            0.56         0.19
d[10] (out)                         0.35 f            0.56         0.21
d[8] (out)                          0.28 f            0.56         0.28
d[7] (out)                          0.28 f            0.56         0.28

1
cell_name:  mul__inst/U906
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.41 f            0.56         0.15
d[13] (out)                         0.41 r            0.56         0.15
d[15] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.41 f            0.56         0.15
d[12] (out)                         0.39 f            0.56         0.17
d[11] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.38 r            0.56         0.18
d[9] (out)                          0.35 f            0.56         0.21
d[10] (out)                         0.34 r            0.56         0.22

1
cell_name:  mul__inst/U907
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.38 r            0.56         0.18
d[10] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U908
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[13] (out)                         0.42 r            0.56         0.14
d[15] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[12] (out)                         0.40 f            0.56         0.16
d[11] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.39 r            0.56         0.17
d[9] (out)                          0.35 f            0.56         0.21
d[10] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U909
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U910
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.43 r            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U911
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U912
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.42 r            0.56         0.14
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U913
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.42 r            0.56         0.14
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U914
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U915
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U916
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U917
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U918
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U919
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U920
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U921
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.39 f            0.56         0.17
d[21] (out)                         0.39 r            0.56         0.17
d[25] (out)                         0.39 f            0.56         0.17
d[29] (out)                         0.38 r            0.56         0.18
d[26] (out)                         0.38 f            0.56         0.18
d[18] (out)                         0.38 r            0.56         0.18
d[19] (out)                         0.38 r            0.56         0.18
d[28] (out)                         0.38 f            0.56         0.18
d[23] (out)                         0.38 r            0.56         0.18
d[20] (out)                         0.38 f            0.56         0.18
d[16] (out)                         0.38 f            0.56         0.18
d[22] (out)                         0.38 r            0.56         0.18
d[31] (out)                         0.38 r            0.56         0.18
d[30] (out)                         0.38 f            0.56         0.18
d[27] (out)                         0.38 f            0.56         0.18
d[13] (out)                         0.38 r            0.56         0.18
d[15] (out)                         0.38 f            0.56         0.18
d[17] (out)                         0.37 f            0.56         0.19
d[12] (out)                         0.36 f            0.56         0.20
d[11] (out)                         0.36 f            0.56         0.20
d[14] (out)                         0.35 r            0.56         0.21
d[9] (out)                          0.33 r            0.56         0.23
d[10] (out)                         0.31 r            0.56         0.25
d[8] (out)                          0.25 f            0.56         0.31

1
cell_name:  mul__inst/U922
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U923
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[9] (out)                          0.38 r            0.56         0.18
d[10] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U924
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 f            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 f            0.56         0.15
d[30] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.40 r            0.56         0.16
d[17] (out)                         0.40 r            0.56         0.16
d[15] (out)                         0.38 f            0.56         0.18
d[14] (out)                         0.36 f            0.56         0.20
d[13] (out)                         0.32 f            0.56         0.24
d[12] (out)                         0.30 r            0.56         0.26
d[11] (out)                         0.27 r            0.56         0.29

1
cell_name:  mul__inst/U925
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U926
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.43 r            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U927
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[9] (out)                          0.36 r            0.56         0.20
d[10] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U928
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.38 r            0.56         0.18
d[13] (out)                         0.35 r            0.56         0.21
d[12] (out)                         0.31 f            0.56         0.25

1
cell_name:  mul__inst/U929
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.37 r            0.56         0.19
d[12] (out)                         0.33 r            0.56         0.23

1
cell_name:  mul__inst/U930
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.37 r            0.56         0.19
d[13] (out)                         0.34 r            0.56         0.22
d[12] (out)                         0.30 r            0.56         0.26

1
cell_name:  mul__inst/U931
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U932
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 f            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19
d[12] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U933
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U934
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[13] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U935
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.37 r            0.56         0.19
d[13] (out)                         0.36 f            0.56         0.20
d[12] (out)                         0.34 r            0.56         0.22
d[11] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U936
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.37 r            0.56         0.19
d[13] (out)                         0.36 f            0.56         0.20
d[12] (out)                         0.34 r            0.56         0.22
d[11] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U937
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.38 r            0.56         0.18
d[13] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U939
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.36 f            0.56         0.20
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U940
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U941
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U942
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.38 f            0.56         0.18
d[13] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U943
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.37 f            0.56         0.19
d[13] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U944
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U945
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U946
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.40 r            0.56         0.16
d[25] (out)                         0.40 r            0.56         0.16
d[26] (out)                         0.40 f            0.56         0.16
d[24] (out)                         0.40 r            0.56         0.16
d[23] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.40 f            0.56         0.16
d[31] (out)                         0.40 r            0.56         0.16
d[20] (out)                         0.40 r            0.56         0.16
d[18] (out)                         0.40 f            0.56         0.16
d[30] (out)                         0.40 f            0.56         0.16
d[19] (out)                         0.40 f            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.39 r            0.56         0.17
d[16] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U947
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U948
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U949
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U950
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.42 f            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U951
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U952
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.56         0.16
d[30] (out)                         0.40 r            0.56         0.16
d[29] (out)                         0.39 r            0.56         0.17
d[27] (out)                         0.39 f            0.56         0.17
d[28] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U953
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U954
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U955
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.40 f            0.56         0.16
d[28] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U956
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.56         0.15
d[30] (out)                         0.41 r            0.56         0.15
d[29] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.40 f            0.56         0.16
d[28] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U957
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U958
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.26 r            0.56         0.30
d[30] (out)                         0.25 f            0.56         0.31

1
cell_name:  mul__inst/U959
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U960
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U961
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U962
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U963
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U964
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U965
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[5] (out)                          0.24 r            0.56         0.32

1
cell_name:  mul__inst/U966
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U967
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U968
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U970
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U971
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U972
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U973
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U974
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[13] (out)                         0.42 r            0.56         0.14
d[15] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.40 f            0.56         0.16
d[11] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.39 r            0.56         0.17
d[10] (out)                         0.32 r            0.56         0.24

1
cell_name:  mul__inst/U975
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.42 r            0.56         0.14
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U976
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[13] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U977
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 r            0.56         0.14
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U978
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[13] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U979
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U980
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 f            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 f            0.56         0.15
d[30] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.40 r            0.56         0.16
d[17] (out)                         0.40 r            0.56         0.16
d[15] (out)                         0.38 f            0.56         0.18
d[14] (out)                         0.36 f            0.56         0.20
d[13] (out)                         0.32 f            0.56         0.24
d[12] (out)                         0.30 r            0.56         0.26
d[11] (out)                         0.27 r            0.56         0.29

1
cell_name:  mul__inst/U981
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 f            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.40 r            0.56         0.16
d[23] (out)                         0.40 r            0.56         0.16
d[16] (out)                         0.40 f            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[31] (out)                         0.40 r            0.56         0.16
d[30] (out)                         0.40 f            0.56         0.16
d[27] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.38 f            0.56         0.18
d[14] (out)                         0.35 r            0.56         0.21
d[13] (out)                         0.32 f            0.56         0.24
d[12] (out)                         0.29 r            0.56         0.27
d[11] (out)                         0.26 r            0.56         0.30

1
cell_name:  mul__inst/U982
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U983
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.38 r            0.56         0.18
d[21] (out)                         0.38 f            0.56         0.18
d[18] (out)                         0.38 f            0.56         0.18
d[20] (out)                         0.38 r            0.56         0.18
d[29] (out)                         0.38 r            0.56         0.18
d[25] (out)                         0.38 r            0.56         0.18
d[26] (out)                         0.38 r            0.56         0.18
d[19] (out)                         0.38 f            0.56         0.18
d[22] (out)                         0.38 f            0.56         0.18
d[28] (out)                         0.38 r            0.56         0.18
d[16] (out)                         0.38 r            0.56         0.18
d[31] (out)                         0.38 f            0.56         0.18
d[23] (out)                         0.38 f            0.56         0.18
d[30] (out)                         0.38 r            0.56         0.18
d[27] (out)                         0.37 r            0.56         0.19
d[17] (out)                         0.36 r            0.56         0.20
d[15] (out)                         0.35 f            0.56         0.21
d[14] (out)                         0.33 f            0.56         0.23
d[13] (out)                         0.29 f            0.56         0.27
d[12] (out)                         0.27 r            0.56         0.29
d[11] (out)                         0.24 r            0.56         0.32

1
cell_name:  mul__inst/U984
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.36 f            0.56         0.20
d[15] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U985
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U986
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U987
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U988
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U989
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U990
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U991
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U992
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[31] (out)                         0.42 f            0.56         0.14
d[25] (out)                         0.41 r            0.56         0.15
d[24] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U993
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U994
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U995
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U996
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U997
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U998
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 f            0.56         0.17
d[30] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U999
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 f            0.56         0.17
d[30] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U1000
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 f            0.56         0.17
d[30] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1001
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.28 f            0.56         0.28
d[30] (out)                         0.24 f            0.56         0.32

1
cell_name:  mul__inst/U1002
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.30 r            0.56         0.26
d[30] (out)                         0.30 f            0.56         0.26

1
cell_name:  mul__inst/U1003
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.30 r            0.56         0.26
d[30] (out)                         0.30 f            0.56         0.26

1
cell_name:  mul__inst/U1004
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.25 r            0.56         0.31
d[30] (out)                         0.24 f            0.56         0.32

1
cell_name:  mul__inst/U1005
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.31 r            0.56         0.25
d[30] (out)                         0.30 f            0.56         0.26

1
cell_name:  mul__inst/U1006
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.26 r            0.56         0.30
d[30] (out)                         0.25 f            0.56         0.31

1
cell_name:  mul__inst/U1007
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.31 r            0.56         0.25
d[30] (out)                         0.30 f            0.56         0.26

1
cell_name:  mul__inst/U1008
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1009
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.43 r            0.56         0.13

1
cell_name:  mul__inst/U1010
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 r            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[30] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1011
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.36 f            0.56         0.20
d[30] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1012
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.31 r            0.56         0.25
d[30] (out)                         0.30 f            0.56         0.26

1
cell_name:  mul__inst/U1013
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1014
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1015
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1016
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1017
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1018
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1019
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U1020
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U1021
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1022
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1024
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U1025
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1026
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U1027
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1028
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1029
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1030
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1031
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1032
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1033
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1034
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1035
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1036
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1037
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1038
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1039
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[6] (out)                          0.29 r            0.56         0.27

1
cell_name:  mul__inst/U1040
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1041
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[7] (out)                          0.30 r            0.56         0.26

1
cell_name:  mul__inst/U1042
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[7] (out)                          0.30 r            0.56         0.26

1
cell_name:  mul__inst/U1043
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[7] (out)                          0.30 r            0.56         0.26

1
cell_name:  mul__inst/U1044
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[8] (out)                          0.30 f            0.56         0.26

1
cell_name:  mul__inst/U1045
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[10] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U1046
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[10] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1047
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[11] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U1048
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1049
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1050
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1051
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1052
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1053
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1054
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1055
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1056
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U1057
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1058
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[18] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.37 r            0.56         0.19
d[14] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1059
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U1060
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[13] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U1061
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.39 f            0.56         0.17
d[31] (out)                         0.38 r            0.56         0.18
d[30] (out)                         0.38 r            0.56         0.18
d[29] (out)                         0.38 r            0.56         0.18
d[28] (out)                         0.38 f            0.56         0.18
d[27] (out)                         0.38 r            0.56         0.18
d[25] (out)                         0.32 r            0.56         0.24

1
cell_name:  mul__inst/U1062
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.39 f            0.56         0.17
d[31] (out)                         0.38 r            0.56         0.18
d[30] (out)                         0.38 r            0.56         0.18
d[29] (out)                         0.38 r            0.56         0.18
d[28] (out)                         0.38 f            0.56         0.18
d[27] (out)                         0.38 r            0.56         0.18
d[25] (out)                         0.32 r            0.56         0.24

1
cell_name:  mul__inst/U1063
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 f            0.56         0.14
d[31] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1065
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1066
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1067
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1068
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1069
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1070
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 r            0.56         0.17
d[29] (out)                         0.39 r            0.56         0.17
d[30] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1071
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.40 f            0.56         0.16
d[30] (out)                         0.40 r            0.56         0.16
d[29] (out)                         0.39 r            0.56         0.17
d[28] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1072
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.40 f            0.56         0.16
d[20] (out)                         0.40 f            0.56         0.16
d[19] (out)                         0.40 f            0.56         0.16
d[27] (out)                         0.40 r            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[16] (out)                         0.39 f            0.56         0.17
d[17] (out)                         0.39 r            0.56         0.17
d[15] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U1073
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1074
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1075
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.40 r            0.56         0.16
d[25] (out)                         0.40 f            0.56         0.16
d[29] (out)                         0.39 r            0.56         0.17
d[26] (out)                         0.39 f            0.56         0.17
d[18] (out)                         0.39 r            0.56         0.17
d[19] (out)                         0.39 r            0.56         0.17
d[28] (out)                         0.39 f            0.56         0.17
d[23] (out)                         0.39 r            0.56         0.17
d[20] (out)                         0.39 f            0.56         0.17
d[16] (out)                         0.39 f            0.56         0.17
d[22] (out)                         0.39 r            0.56         0.17
d[31] (out)                         0.39 r            0.56         0.17
d[30] (out)                         0.39 f            0.56         0.17
d[27] (out)                         0.39 f            0.56         0.17
d[13] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.39 f            0.56         0.17
d[17] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.37 f            0.56         0.19
d[11] (out)                         0.37 f            0.56         0.19
d[14] (out)                         0.36 r            0.56         0.20
d[9] (out)                          0.34 r            0.56         0.22
d[10] (out)                         0.32 r            0.56         0.24
d[6] (out)                          0.25 r            0.56         0.31
d[8] (out)                          0.24 f            0.56         0.32
d[7] (out)                          0.20 r            0.56         0.36

1
cell_name:  mul__inst/U1076
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1077
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.37 r            0.56         0.19
d[13] (out)                         0.34 r            0.56         0.22

1
cell_name:  mul__inst/U1078
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 f            0.56         0.15
d[25] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[24] (out)                         0.41 r            0.56         0.15
d[22] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.40 r            0.56         0.16
d[17] (out)                         0.40 r            0.56         0.16
d[16] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U1079
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1080
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1082
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1083
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 f            0.56         0.17
d[13] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1086
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.41 r            0.56         0.15
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1087
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.38 r            0.56         0.18
d[20] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U1088
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1089
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U1090
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1091
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1092
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U1093
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[21] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1094
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[21] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1095
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1096
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1097
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1099
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 r            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.36 r            0.56         0.20
d[13] (out)                         0.33 r            0.56         0.23

1
cell_name:  mul__inst/U1100
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.37 f            0.56         0.19
d[15] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1101
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1102
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.40 f            0.56         0.16
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1103
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1104
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1105
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1106
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.38 f            0.56         0.18
d[15] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1107
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1108
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1109
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1110
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.36 f            0.56         0.20
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1111
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[24] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1114
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1115
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1116
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.38 f            0.56         0.18
d[30] (out)                         0.37 r            0.56         0.19
d[29] (out)                         0.37 r            0.56         0.19
d[27] (out)                         0.36 f            0.56         0.20
d[28] (out)                         0.35 r            0.56         0.21
d[26] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U1117
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.38 f            0.56         0.18
d[30] (out)                         0.37 r            0.56         0.19
d[29] (out)                         0.37 r            0.56         0.19
d[27] (out)                         0.36 f            0.56         0.20
d[28] (out)                         0.35 r            0.56         0.21
d[26] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U1118
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1119
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1120
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U1121
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1123
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1124
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1125
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1126
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1127
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.38 r            0.56         0.18
d[20] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U1128
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.41 r            0.56         0.15
d[18] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[13] (out)                         0.40 r            0.56         0.16
d[15] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.40 f            0.56         0.16
d[12] (out)                         0.38 f            0.56         0.18
d[11] (out)                         0.38 f            0.56         0.18
d[14] (out)                         0.38 r            0.56         0.18
d[9] (out)                          0.35 r            0.56         0.21
d[10] (out)                         0.34 r            0.56         0.22
d[6] (out)                          0.26 r            0.56         0.30
d[8] (out)                          0.25 f            0.56         0.31
d[7] (out)                          0.22 f            0.56         0.34
d[5] (out)                          0.21 r            0.56         0.35

1
cell_name:  mul__inst/U1129
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1130
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1131
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1132
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1133
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1134
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1136
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1137
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13

1
cell_name:  mul__inst/U1138
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13

1
cell_name:  mul__inst/U1140
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1141
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13

1
cell_name:  mul__inst/U1142
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1143
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1144
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U1145
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1146
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1147
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13

1
cell_name:  mul__inst/U1148
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1149
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1150
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1151
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1152
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13

1
cell_name:  mul__inst/U1153
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1154
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1155
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.38 r            0.56         0.18
d[13] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U1156
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1157
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1158
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1159
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1160
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1161
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1162
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1163
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U1164
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1165
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1166
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1167
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1168
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1169
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1170
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1171
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1172
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1174
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1175
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1176
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1177
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1178
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 f            0.56         0.20
d[12] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U1179
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 f            0.56         0.20
d[12] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U1180
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 f            0.56         0.20
d[12] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U1181
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 f            0.56         0.20
d[12] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U1183
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1184
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1185
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1186
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1187
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:23:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1188
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1189
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1190
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1191
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.36 f            0.56         0.20
d[11] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U1192
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[13] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U1193
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1194
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1195
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1196
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1197
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1198
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1199
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1200
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1201
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1202
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1204
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1205
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[13] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U1206
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.41 f            0.56         0.15
d[11] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.40 r            0.56         0.16
d[10] (out)                         0.33 r            0.56         0.23

1
cell_name:  mul__inst/U1208
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1209
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1210
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.41 f            0.56         0.15
d[26] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1211
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1212
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1213
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1214
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1215
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1216
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.40 r            0.56         0.16
d[9] (out)                          0.38 r            0.56         0.18
d[10] (out)                         0.36 f            0.56         0.20
d[8] (out)                          0.29 f            0.56         0.27

1
cell_name:  mul__inst/U1217
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.30 f            0.56         0.26

1
cell_name:  mul__inst/U1218
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.30 f            0.56         0.26

1
cell_name:  mul__inst/U1219
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.30 r            0.56         0.26

1
cell_name:  mul__inst/U1220
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1221
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.30 f            0.56         0.26
d[7] (out)                          0.30 r            0.56         0.26

1
cell_name:  mul__inst/U1222
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1223
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.39 f            0.56         0.17
d[23] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1224
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1225
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1226
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1227
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1228
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1229
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.41 f            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1231
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 r            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[13] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.41 f            0.56         0.15
d[12] (out)                         0.40 r            0.56         0.16
d[11] (out)                         0.40 r            0.56         0.16
d[14] (out)                         0.39 f            0.56         0.17
d[9] (out)                          0.38 r            0.56         0.18
d[10] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1232
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1233
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1234
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1235
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1236
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1237
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1238
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1239
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.31 f            0.56         0.25
d[6] (out)                          0.29 r            0.56         0.27
d[7] (out)                          0.27 r            0.56         0.29
d[5] (out)                          0.24 r            0.56         0.32

1
cell_name:  mul__inst/U1240
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.31 f            0.56         0.25

1
cell_name:  mul__inst/U1241
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.31 f            0.56         0.25
d[6] (out)                          0.29 r            0.56         0.27
d[7] (out)                          0.27 r            0.56         0.29
d[5] (out)                          0.24 r            0.56         0.32

1
cell_name:  mul__inst/U1242
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1243
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.43 f            0.56         0.13
d[26] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1244
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1245
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1246
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1247
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1248
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1249
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1250
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1251
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1252
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1253
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1254
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1255
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1256
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1257
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1258
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1259
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1260
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1261
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1262
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1263
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1264
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U1265
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.41 r            0.56         0.15
d[22] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1267
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.39 r            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1268
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1269
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1270
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1272
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1273
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1274
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.41 f            0.56         0.15
d[11] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.40 r            0.56         0.16
d[9] (out)                          0.30 r            0.56         0.26
d[10] (out)                         0.29 r            0.56         0.27

1
cell_name:  mul__inst/U1275
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 f            0.56         0.14
d[11] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.41 r            0.56         0.15
d[10] (out)                         0.36 r            0.56         0.20
d[9] (out)                          0.30 r            0.56         0.26

1
cell_name:  mul__inst/U1276
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1278
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1279
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1280
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1281
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.39 r            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1282
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.40 f            0.56         0.16
d[29] (out)                         0.39 r            0.56         0.17
d[19] (out)                         0.39 f            0.56         0.17
d[25] (out)                         0.39 r            0.56         0.17
d[26] (out)                         0.39 r            0.56         0.17
d[24] (out)                         0.39 r            0.56         0.17
d[22] (out)                         0.39 f            0.56         0.17
d[23] (out)                         0.39 f            0.56         0.17
d[21] (out)                         0.39 f            0.56         0.17
d[28] (out)                         0.39 r            0.56         0.17
d[20] (out)                         0.39 r            0.56         0.17
d[31] (out)                         0.39 r            0.56         0.17
d[30] (out)                         0.39 r            0.56         0.17
d[27] (out)                         0.39 r            0.56         0.17
d[17] (out)                         0.38 r            0.56         0.18
d[16] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U1283
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.40 r            0.56         0.16
d[25] (out)                         0.40 f            0.56         0.16
d[24] (out)                         0.36 r            0.56         0.20
d[23] (out)                         0.34 r            0.56         0.22

1
cell_name:  mul__inst/U1284
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1285
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[22] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1286
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[22] (out)                         0.40 r            0.56         0.16
d[21] (out)                         0.40 r            0.56         0.16
d[20] (out)                         0.39 f            0.56         0.17
d[19] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1287
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1288
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1289
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1290
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1291
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.43 f            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.40 r            0.56         0.16
d[19] (out)                         0.37 f            0.56         0.19
d[18] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1292
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.41 f            0.56         0.15
d[20] (out)                         0.39 r            0.56         0.17
d[21] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1293
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1294
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1295
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1296
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1297
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1298
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1299
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1301
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1302
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1303
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.38 r            0.56         0.18
d[13] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1304
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 r            0.56         0.15
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1305
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1306
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1307
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[9] (out)                          0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1308
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1309
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 r            0.56         0.16
d[9] (out)                          0.38 r            0.56         0.18
d[10] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1310
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1311
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1312
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1313
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1314
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1315
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1316
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1317
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 r            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.36 f            0.56         0.20
d[15] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1319
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.40 r            0.56         0.16
d[28] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1320
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1321
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1322
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.41 f            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1323
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[9] (out)                          0.33 r            0.56         0.23

1
cell_name:  mul__inst/U1324
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 r            0.56         0.16
d[10] (out)                         0.36 f            0.56         0.20
d[9] (out)                          0.30 r            0.56         0.26

1
cell_name:  mul__inst/U1325
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 r            0.56         0.14
d[21] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 f            0.56         0.15
d[25] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[22] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[31] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 f            0.56         0.15
d[30] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[17] (out)                         0.40 f            0.56         0.16
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.37 f            0.56         0.19
d[13] (out)                         0.35 f            0.56         0.21
d[12] (out)                         0.33 r            0.56         0.23
d[11] (out)                         0.32 f            0.56         0.24

1
cell_name:  mul__inst/U1326
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1327
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1328
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1329
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1330
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1331
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1332
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1333
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1334
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1335
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1336
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.40 r            0.56         0.16
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1337
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1338
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.43 f            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.42 f            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.39 f            0.56         0.17
d[21] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1339
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[22] (out)                         0.40 r            0.56         0.16
d[20] (out)                         0.38 f            0.56         0.18
d[21] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1340
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1341
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.39 r            0.56         0.17
d[19] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U1342
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 r            0.56         0.14
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.38 f            0.56         0.18
d[13] (out)                         0.37 r            0.56         0.19
d[12] (out)                         0.34 r            0.56         0.22
d[11] (out)                         0.32 r            0.56         0.24

1
cell_name:  mul__inst/U1343
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1344
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1345
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1346
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.38 f            0.56         0.18
d[15] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1347
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1348
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1349
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1350
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.41 r            0.56         0.15
d[22] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1351
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1352
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1353
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1354
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1355
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1356
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1357
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1358
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1359
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1360
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1361
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1362
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1363
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1364
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1365
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1366
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1367
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1368
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U1369
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U1370
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.41 r            0.56         0.15
d[17] (out)                         0.39 f            0.56         0.17
d[18] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1371
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1372
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1373
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1374
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1375
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1376
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1377
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1378
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1379
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1380
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1381
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1382
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1384
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1385
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.32 f            0.56         0.24

1
cell_name:  mul__inst/U1386
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1387
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1388
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1389
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1390
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1391
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1392
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1393
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1394
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1395
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1396
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1397
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1398
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1399
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[13] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[12] (out)                         0.39 r            0.56         0.17
d[11] (out)                         0.39 r            0.56         0.17
d[9] (out)                          0.35 r            0.56         0.21
d[10] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U1400
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1401
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1402
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1403
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1404
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1405
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1406
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1407
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.32 f            0.56         0.24

1
cell_name:  mul__inst/U1408
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1409
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1410
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 f            0.56         0.20
d[12] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U1411
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1412
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1413
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1414
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1415
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1416
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1419
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1420
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.32 f            0.56         0.24

1
cell_name:  mul__inst/U1421
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1422
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1423
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1424
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1425
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.40 r            0.56         0.16
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1426
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1427
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1428
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 r            0.56         0.13

1
cell_name:  mul__inst/U1429
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1430
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1431
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1433
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1434
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1435
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.40 r            0.56         0.16
d[20] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1436
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1437
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1438
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1439
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.40 r            0.56         0.16
d[20] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1440
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1441
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1442
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1443
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1444
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1445
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1446
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1447
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1448
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1449
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1450
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1451
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1452
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1453
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1454
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1455
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1456
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1457
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1458
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1459
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1460
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1461
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1462
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U1463
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1464
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1465
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1466
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1467
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1468
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1469
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1470
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1471
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1472
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1473
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1474
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1475
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1476
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1477
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1478
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1479
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1480
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1481
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1482
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1484
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1485
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1486
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1487
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1488
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U1489
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1490
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1491
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13

1
cell_name:  mul__inst/U1492
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1493
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1494
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1495
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1496
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1497
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1498
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1499
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.38 r            0.56         0.18
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1500
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1501
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.39 f            0.56         0.17
d[13] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1502
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.38 r            0.56         0.18
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1503
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.39 f            0.56         0.17
d[13] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1504
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1505
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1506
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1507
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1508
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1509
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1510
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[17] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1511
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1512
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1513
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1514
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1515
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1516
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1517
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1518
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1519
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1520
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1521
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1522
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1523
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1524
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1525
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1526
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1527
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1528
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1529
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.40 f            0.56         0.16
d[19] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1530
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.39 r            0.56         0.17
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1531
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.41 f            0.56         0.15
d[20] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1532
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1533
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1534
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1535
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.40 r            0.56         0.16
d[23] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1536
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1537
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1538
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1539
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1540
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[13] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U1541
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1542
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1543
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1544
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1545
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1546
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1547
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1548
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[17] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1549
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1550
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1551
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1552
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1553
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1554
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1555
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1556
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1557
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1559
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1560
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 f            0.56         0.14
d[11] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 r            0.56         0.19
d[8] (out)                          0.30 f            0.56         0.26
d[7] (out)                          0.30 r            0.56         0.26

1
cell_name:  mul__inst/U1561
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.30 f            0.56         0.26
d[7] (out)                          0.29 f            0.56         0.27

1
cell_name:  mul__inst/U1562
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1563
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.30 f            0.56         0.26
d[7] (out)                          0.30 r            0.56         0.26

1
cell_name:  mul__inst/U1564
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1565
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1566
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1567
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1569
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1570
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.38 f            0.56         0.18
d[15] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1571
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.38 f            0.56         0.18
d[15] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1572
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.39 r            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1573
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1574
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1575
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1578
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1579
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1580
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1581
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1582
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1583
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1584
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1585
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1586
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1587
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1588
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.41 r            0.56         0.15
d[17] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1589
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1590
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1591
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U1592
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1593
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1594
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1595
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1596
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1597
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1598
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1599
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1600
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1601
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1602
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1603
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1604
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1605
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 r            0.56         0.16
d[9] (out)                          0.38 r            0.56         0.18
d[10] (out)                         0.36 f            0.56         0.20
d[8] (out)                          0.30 f            0.56         0.26
d[7] (out)                          0.28 r            0.56         0.28

1
cell_name:  mul__inst/U1606
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1607
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 r            0.56         0.16
d[9] (out)                          0.38 r            0.56         0.18
d[10] (out)                         0.36 f            0.56         0.20
d[8] (out)                          0.30 f            0.56         0.26
d[7] (out)                          0.28 r            0.56         0.28

1
cell_name:  mul__inst/U1609
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 r            0.56         0.16
d[9] (out)                          0.38 r            0.56         0.18
d[10] (out)                         0.36 f            0.56         0.20
d[8] (out)                          0.30 f            0.56         0.26

1
cell_name:  mul__inst/U1610
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U2162/A (MUX2_X2)         0.05 r        infinity     infinity

1
cell_name:  mul__inst/U1611
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.36 f            0.56         0.20
d[9] (out)                          0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1612
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1613
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1614
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1615
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1616
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1617
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1618
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1619
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1620
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1621
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 f            0.56         0.20
d[12] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U1622
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.37 r            0.56         0.19
d[12] (out)                         0.33 r            0.56         0.23

1
cell_name:  mul__inst/U1623
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1624
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1625
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1626
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U1627
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1628
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1629
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1630
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U1631
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U1632
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[9] (out)                          0.38 r            0.56         0.18
d[10] (out)                         0.36 f            0.56         0.20
d[8] (out)                          0.30 f            0.56         0.26
d[7] (out)                          0.28 r            0.56         0.28

1
cell_name:  mul__inst/U1633
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1634
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1635
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1636
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1637
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1638
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1639
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1640
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1641
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1642
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1643
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1644
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1645
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1646
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[17] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1647
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1648
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1649
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1650
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1651
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1652
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[8] (out)                          0.30 f            0.56         0.26

1
cell_name:  mul__inst/U1653
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.39 f            0.56         0.17
d[23] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1654
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[24] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1655
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1657
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.31 f            0.56         0.25

1
cell_name:  mul__inst/U1658
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.31 f            0.56         0.25

1
cell_name:  mul__inst/U1659
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[17] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1660
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1661
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1662
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1663
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1664
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1665
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1666
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1667
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1668
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1669
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1670
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1671
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1672
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1674
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1676
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.43 r            0.56         0.13

1
cell_name:  mul__inst/U1677
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1678
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.38 r            0.56         0.18
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1679
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1680
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1681
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1682
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1683
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1684
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1685
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1686
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1687
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1688
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1689
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1690
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1691
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1692
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1693
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1694
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1695
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1696
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U1697
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1698
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1699
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1700
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1701
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1702
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1703
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1704
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1705
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.38 f            0.56         0.18
d[13] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U1706
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1707
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U1708
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1709
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1710
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1711
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1712
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1713
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1714
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1715
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1716
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1717
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1718
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1719
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1720
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1723
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1724
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1725
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1726
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1727
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1728
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1729
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1730
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1731
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1732
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1734
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1735
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1736
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1737
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1738
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.34 f            0.56         0.22
d[9] (out)                          0.34 r            0.56         0.22

1
cell_name:  mul__inst/U1739
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.34 f            0.56         0.22
d[9] (out)                          0.34 r            0.56         0.22

1
cell_name:  mul__inst/U1740
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.34 f            0.56         0.22
d[9] (out)                          0.34 r            0.56         0.22

1
cell_name:  mul__inst/U1741
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[9] (out)                          0.37 r            0.56         0.19
d[10] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1742
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.35 r            0.56         0.21
d[11] (out)                         0.32 f            0.56         0.24

1
cell_name:  mul__inst/U1743
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[9] (out)                          0.37 r            0.56         0.19
d[10] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1744
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U1745
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.39 f            0.56         0.17
d[23] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1746
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1747
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1748
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1749
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1751
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19
d[12] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U1752
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.32 f            0.56         0.24

1
cell_name:  mul__inst/U1753
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1754
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1755
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1756
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1757
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1758
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1759
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.36 f            0.56         0.20
d[11] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U1760
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1761
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1762
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1763
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1764
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1765
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1766
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1767
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1768
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1769
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1770
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1771
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1772
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1773
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1774
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1775
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U1776
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1777
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[13] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1778
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.45 f            0.56         0.11
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U1779
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1780
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.40 r            0.56         0.16
d[16] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1781
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1782
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1784
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.31 f            0.56         0.25

1
cell_name:  mul__inst/U1785
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1786
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1787
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1788
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1789
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1790
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1791
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1792
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1793
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1794
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1795
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1796
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U1797
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U1798
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1799
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1800
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 f            0.56         0.14
d[11] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1801
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 f            0.56         0.14
d[11] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 r            0.56         0.19
d[8] (out)                          0.30 f            0.56         0.26
d[7] (out)                          0.30 r            0.56         0.26

1
cell_name:  mul__inst/U1802
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 f            0.56         0.14
d[11] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 r            0.56         0.19
d[8] (out)                          0.30 f            0.56         0.26
d[7] (out)                          0.30 r            0.56         0.26

1
cell_name:  mul__inst/U1803
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1804
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 f            0.56         0.14
d[11] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 r            0.56         0.19
d[8] (out)                          0.30 f            0.56         0.26
d[7] (out)                          0.30 r            0.56         0.26

1
cell_name:  mul__inst/U1805
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1806
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1807
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1808
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1809
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[15] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1810
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1811
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1812
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1813
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1814
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1815
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1816
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1817
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1819
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1820
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1821
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1822
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1823
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.38 r            0.56         0.18
d[10] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1824
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.38 r            0.56         0.18
d[10] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1825
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1826
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1827
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1828
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1829
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1830
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 f            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19
d[12] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U1831
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1832
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1833
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1834
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1835
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1836
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1837
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1838
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1839
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 f            0.56         0.17
d[13] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U1842
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1843
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1844
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1845
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U1846
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1847
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1848
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1849
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1850
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1851
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1852
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1853
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1854
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1855
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1856
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1857
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1858
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1859
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1860
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1861
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1862
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.40 f            0.56         0.16
d[20] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1863
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1864
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1865
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1866
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1867
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1868
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1869
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[6] (out)                          0.29 r            0.56         0.27

1
cell_name:  mul__inst/U1870
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.40 r            0.56         0.16
d[15] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.40 f            0.56         0.16
d[12] (out)                         0.38 f            0.56         0.18
d[11] (out)                         0.38 f            0.56         0.18
d[14] (out)                         0.38 r            0.56         0.18
d[9] (out)                          0.35 r            0.56         0.21
d[10] (out)                         0.34 r            0.56         0.22
d[6] (out)                          0.26 r            0.56         0.30
d[8] (out)                          0.25 f            0.56         0.31
d[7] (out)                          0.22 f            0.56         0.34

1
cell_name:  mul__inst/U1872
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1873
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.39 f            0.56         0.17
d[21] (out)                         0.39 r            0.56         0.17
d[25] (out)                         0.39 f            0.56         0.17
d[29] (out)                         0.39 r            0.56         0.17
d[26] (out)                         0.39 f            0.56         0.17
d[18] (out)                         0.39 r            0.56         0.17
d[19] (out)                         0.39 r            0.56         0.17
d[28] (out)                         0.39 f            0.56         0.17
d[23] (out)                         0.39 r            0.56         0.17
d[20] (out)                         0.39 f            0.56         0.17
d[16] (out)                         0.39 f            0.56         0.17
d[22] (out)                         0.39 r            0.56         0.17
d[31] (out)                         0.39 r            0.56         0.17
d[30] (out)                         0.38 f            0.56         0.18
d[27] (out)                         0.38 f            0.56         0.18
d[13] (out)                         0.38 r            0.56         0.18
d[15] (out)                         0.38 f            0.56         0.18
d[17] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.36 f            0.56         0.20
d[11] (out)                         0.36 f            0.56         0.20
d[14] (out)                         0.35 r            0.56         0.21
d[9] (out)                          0.33 r            0.56         0.23
d[10] (out)                         0.31 r            0.56         0.25
d[6] (out)                          0.29 r            0.56         0.27
d[5] (out)                          0.24 r            0.56         0.32
d[8] (out)                          0.23 f            0.56         0.33
d[7] (out)                          0.20 f            0.56         0.36

1
cell_name:  mul__inst/U1874
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[13] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U1875
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[13] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U1876
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U1877
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[13] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U1878
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1879
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1880
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1881
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1882
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1883
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1884
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1885
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1886
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1887
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1888
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1889
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1890
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1891
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.43 r            0.56         0.13

1
cell_name:  mul__inst/U1892
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1893
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1894
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1895
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U1896
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1897
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1898
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1899
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1900
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1901
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U1902
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.39 r            0.56         0.17
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.32 f            0.56         0.24

1
cell_name:  mul__inst/U1903
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.38 f            0.56         0.18
d[13] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U1904
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1905
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1906
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U1907
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1908
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1909
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1910
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1911
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1912
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1913
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1914
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1915
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1916
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1917
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1918
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1919
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.37 r            0.56         0.19
d[13] (out)                         0.34 r            0.56         0.22

1
cell_name:  mul__inst/U1920
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1921
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1922
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1923
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 f            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1924
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1925
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1926
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.39 r            0.56         0.17
d[23] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1927
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1928
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1929
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1930
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1931
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1932
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1933
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1934
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1935
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.37 r            0.56         0.19
d[13] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U1936
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.36 f            0.56         0.20
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1937
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[17] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1938
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1939
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[12] (out)                         0.43 r            0.56         0.13

1
cell_name:  mul__inst/U1940
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[11] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U1941
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1942
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[9] (out)                          0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1943
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1944
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[8] (out)                          0.30 f            0.56         0.26
d[7] (out)                          0.30 r            0.56         0.26

1
cell_name:  mul__inst/U1945
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[8] (out)                          0.31 f            0.56         0.25

1
cell_name:  mul__inst/U1946
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1947
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1948
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1949
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1950
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 f            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[22] (out)                         0.41 f            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.40 f            0.56         0.16
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.36 f            0.56         0.20
d[13] (out)                         0.35 f            0.56         0.21
d[12] (out)                         0.32 r            0.56         0.24

1
cell_name:  mul__inst/U1951
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1952
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1953
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U1954
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1955
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1956
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1957
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[21] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1958
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1959
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 f            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.40 r            0.56         0.16
d[23] (out)                         0.40 r            0.56         0.16
d[16] (out)                         0.40 f            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[31] (out)                         0.40 r            0.56         0.16
d[30] (out)                         0.40 f            0.56         0.16
d[27] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.38 f            0.56         0.18
d[14] (out)                         0.35 r            0.56         0.21
d[13] (out)                         0.32 f            0.56         0.24
d[12] (out)                         0.29 r            0.56         0.27
d[11] (out)                         0.26 r            0.56         0.30

1
cell_name:  mul__inst/U1960
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 f            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 f            0.56         0.15
d[30] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.40 r            0.56         0.16
d[17] (out)                         0.40 r            0.56         0.16
d[15] (out)                         0.38 f            0.56         0.18
d[14] (out)                         0.36 f            0.56         0.20
d[13] (out)                         0.32 f            0.56         0.24
d[12] (out)                         0.30 r            0.56         0.26
d[11] (out)                         0.27 r            0.56         0.29

1
cell_name:  mul__inst/U1961
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1962
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U1963
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 f            0.56         0.17
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U1964
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[9] (out)                          0.35 r            0.56         0.21
d[10] (out)                         0.34 r            0.56         0.22

1
cell_name:  mul__inst/U1966
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1967
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1968
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.39 r            0.56         0.17
d[16] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U1969
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.40 r            0.56         0.16
d[22] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U1970
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.39 f            0.56         0.17
d[23] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1971
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[31] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.37 r            0.56         0.19
d[13] (out)                         0.36 f            0.56         0.20
d[12] (out)                         0.34 r            0.56         0.22
d[11] (out)                         0.34 r            0.56         0.22

1
cell_name:  mul__inst/U1972
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1973
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1974
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1975
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1976
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 f            0.56         0.14
d[11] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.41 r            0.56         0.15
d[10] (out)                         0.36 r            0.56         0.20
d[9] (out)                          0.30 r            0.56         0.26

1
cell_name:  mul__inst/U1977
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.44 f            0.56         0.12
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U1978
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1979
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1980
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U1981
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1982
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1983
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[5] (out)                          0.24 r            0.56         0.32

1
cell_name:  mul__inst/U1984
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1985
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[18] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1986
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.38 f            0.56         0.18
d[13] (out)                         0.34 r            0.56         0.22

1
cell_name:  mul__inst/U1987
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.38 f            0.56         0.18
d[14] (out)                         0.36 r            0.56         0.20
d[13] (out)                         0.33 r            0.56         0.23

1
cell_name:  mul__inst/U1988
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.38 f            0.56         0.18
d[13] (out)                         0.34 r            0.56         0.22
d[12] (out)                         0.31 r            0.56         0.25
d[11] (out)                         0.28 f            0.56         0.28

1
cell_name:  mul__inst/U1989
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1990
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[13] (out)                         0.41 f            0.56         0.15
d[12] (out)                         0.40 r            0.56         0.16
d[14] (out)                         0.40 r            0.56         0.16
d[11] (out)                         0.39 r            0.56         0.17
d[9] (out)                          0.35 r            0.56         0.21
d[10] (out)                         0.34 r            0.56         0.22
d[6] (out)                          0.28 r            0.56         0.28
d[8] (out)                          0.27 f            0.56         0.29
d[7] (out)                          0.26 f            0.56         0.30
d[5] (out)                          0.23 r            0.56         0.33

1
cell_name:  mul__inst/U1991
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.35 r            0.56         0.21
d[11] (out)                         0.32 f            0.56         0.24

1
cell_name:  mul__inst/U1992
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.32 f            0.56         0.24

1
cell_name:  mul__inst/U1993
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1994
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1995
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1996
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1997
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.38 r            0.56         0.18
d[10] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1998
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U1999
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U2001
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U2002
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U2003
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U2004
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U2005
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[15] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U2006
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[15] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U2007
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.41 f            0.56         0.15
d[24] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.40 f            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.39 r            0.56         0.17
d[16] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U2008
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U2010
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2011
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2012
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U2013
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U2014
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U2015
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U2016
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U2017
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U2019
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U2020
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U2021
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18
d[13] (out)                         0.34 r            0.56         0.22

1
cell_name:  mul__inst/U2022
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U2023
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2024
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2025
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.40 f            0.56         0.16
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U2026
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2027
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.40 r            0.56         0.16
d[28] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.40 r            0.56         0.16
d[31] (out)                         0.40 r            0.56         0.16
d[25] (out)                         0.40 r            0.56         0.16
d[26] (out)                         0.40 f            0.56         0.16
d[24] (out)                         0.40 r            0.56         0.16
d[18] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.40 f            0.56         0.16
d[30] (out)                         0.40 f            0.56         0.16
d[21] (out)                         0.40 r            0.56         0.16
d[19] (out)                         0.40 f            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[16] (out)                         0.40 f            0.56         0.16
d[20] (out)                         0.40 r            0.56         0.16
d[17] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U2028
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U2029
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U2030
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U2031
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2032
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2033
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U2035
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[13] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.41 f            0.56         0.15
d[12] (out)                         0.39 r            0.56         0.17
d[11] (out)                         0.39 r            0.56         0.17
d[14] (out)                         0.38 r            0.56         0.18
d[9] (out)                          0.36 r            0.56         0.20
d[10] (out)                         0.34 f            0.56         0.22
d[6] (out)                          0.29 r            0.56         0.27
d[8] (out)                          0.27 f            0.56         0.29
d[7] (out)                          0.27 r            0.56         0.29
d[5] (out)                          0.24 r            0.56         0.32

1
cell_name:  mul__inst/U2036
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U2037
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U2038
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U2039
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U2040
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U2041
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U2043
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U2044
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2045
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[13] (out)                         0.41 f            0.56         0.15
d[12] (out)                         0.40 r            0.56         0.16
d[14] (out)                         0.40 r            0.56         0.16
d[11] (out)                         0.39 r            0.56         0.17
d[10] (out)                         0.32 f            0.56         0.24
d[9] (out)                          0.32 r            0.56         0.24

1
cell_name:  mul__inst/U2046
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.38 r            0.56         0.18
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U2047
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.38 r            0.56         0.18
d[14] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U2048
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.39 r            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U2050
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2051
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2052
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2053
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2054
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2055
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2056
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U2057
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.38 r            0.56         0.18
d[13] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U2058
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.41 r            0.56         0.15
d[17] (out)                         0.38 f            0.56         0.18
d[18] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U2059
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2060
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 f            0.56         0.20
d[12] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U2061
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.37 r            0.56         0.19
d[8] (out)                          0.29 f            0.56         0.27
d[7] (out)                          0.28 f            0.56         0.28

1
cell_name:  mul__inst/U2062
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 f            0.56         0.20
d[12] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U2063
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U2064
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U2065
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.38 f            0.56         0.18
d[18] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U2066
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.38 f            0.56         0.18
d[18] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U2067
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U2068
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U2069
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.32 f            0.56         0.24

1
cell_name:  mul__inst/U2070
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2071
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U2072
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U2073
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U2074
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U2075
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.39 f            0.56         0.17
d[18] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U2076
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U2077
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U2078
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U2079
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U2080
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.35 r            0.56         0.21
d[11] (out)                         0.32 f            0.56         0.24

1
cell_name:  mul__inst/U2081
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U2082
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U2083
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.41 f            0.56         0.15
d[20] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U2084
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.41 r            0.56         0.15
d[18] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[13] (out)                         0.40 r            0.56         0.16
d[15] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.40 f            0.56         0.16
d[12] (out)                         0.38 f            0.56         0.18
d[11] (out)                         0.38 f            0.56         0.18
d[14] (out)                         0.38 r            0.56         0.18
d[9] (out)                          0.35 r            0.56         0.21
d[10] (out)                         0.34 r            0.56         0.22
d[6] (out)                          0.26 r            0.56         0.30
d[8] (out)                          0.25 f            0.56         0.31
d[7] (out)                          0.22 f            0.56         0.34
d[5] (out)                          0.21 r            0.56         0.35

1
cell_name:  mul__inst/U2085
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.40 r            0.56         0.16
d[21] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U2086
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2087
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2088
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U2089
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U2090
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U2091
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U2092
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U2093
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U2094
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.38 r            0.56         0.18
d[10] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U2095
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U2096
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U2097
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.35 r            0.56         0.21

1
cell_name:  mul__inst/U2098
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U2101
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.39 f            0.56         0.17
d[23] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U2102
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U2103
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U2104
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.38 r            0.56         0.18
d[10] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U2105
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[9] (out)                          0.37 r            0.56         0.19
d[10] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U2106
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U2107
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U2108
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U2109
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U2110
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U2111
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U2112
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U2113
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U2114
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U2115
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U2116
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U2118
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U2119
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U2120
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U2121
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U2122
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U2123
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U2124
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U2125
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U2126
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[22] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U2127
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U2128
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U2129
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U2130
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U2131
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U2132
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U2133
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U2134
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.42 f            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U2135
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U2136
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U2137
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U2138
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U2139
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U2140
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.39 r            0.56         0.17
d[27] (out)                         0.39 f            0.56         0.17
d[28] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U2141
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U2142
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U2143
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U2144
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U2146
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.38 r            0.56         0.18
d[13] (out)                         0.37 f            0.56         0.19
d[12] (out)                         0.35 r            0.56         0.21
d[11] (out)                         0.34 r            0.56         0.22

1
cell_name:  mul__inst/U2147
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.34 f            0.56         0.22
d[9] (out)                          0.34 r            0.56         0.22

1
cell_name:  mul__inst/U2148
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.39 r            0.56         0.17
d[15] (out)                         0.37 f            0.56         0.19
d[14] (out)                         0.35 r            0.56         0.21
d[13] (out)                         0.35 f            0.56         0.21
d[12] (out)                         0.33 r            0.56         0.23
d[11] (out)                         0.33 r            0.56         0.23
d[10] (out)                         0.25 f            0.56         0.31

1
cell_name:  mul__inst/U2149
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2150
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2151
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2152
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2153
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U2154
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[13] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U2155
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U2156
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[13] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U2157
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 r            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U2158
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 r            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.36 f            0.56         0.20
d[11] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U2159
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2160
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U2161
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U2162
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.37 r            0.56         0.19

1
cell_name:  mul__inst/U2163
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.37 r            0.56         0.19

1
cell_name:  mul__inst/U2165
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 r            0.56         0.14
d[21] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 f            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[13] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 f            0.56         0.15
d[30] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 r            0.56         0.15
d[15] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.40 r            0.56         0.16
d[12] (out)                         0.40 r            0.56         0.16
d[11] (out)                         0.39 r            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18
d[10] (out)                         0.32 f            0.56         0.24
d[9] (out)                          0.32 r            0.56         0.24

1
cell_name:  mul__inst/U2166
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.34 f            0.56         0.22
d[9] (out)                          0.34 r            0.56         0.22

1
cell_name:  mul__inst/U2167
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[13] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U2168
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[9] (out)                          0.37 r            0.56         0.19
d[10] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U2169
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[9] (out)                          0.37 r            0.56         0.19
d[10] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U2170
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:21 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.39 f            0.56         0.17
d[13] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U2171
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U2172
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.31 f            0.56         0.25

1
cell_name:  mul__inst/U2173
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.30 r            0.56         0.26

1
cell_name:  mul__inst/U2174
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[9] (out)                          0.36 r            0.56         0.20
d[10] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U2175
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.40 r            0.56         0.16
d[21] (out)                         0.40 f            0.56         0.16
d[25] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.40 f            0.56         0.16
d[20] (out)                         0.40 r            0.56         0.16
d[29] (out)                         0.40 r            0.56         0.16
d[19] (out)                         0.40 f            0.56         0.16
d[26] (out)                         0.40 r            0.56         0.16
d[22] (out)                         0.40 f            0.56         0.16
d[28] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.40 f            0.56         0.16
d[23] (out)                         0.40 r            0.56         0.16
d[16] (out)                         0.40 f            0.56         0.16
d[31] (out)                         0.40 f            0.56         0.16
d[30] (out)                         0.40 r            0.56         0.16
d[27] (out)                         0.39 r            0.56         0.17
d[15] (out)                         0.39 f            0.56         0.17
d[17] (out)                         0.39 f            0.56         0.17
d[12] (out)                         0.38 r            0.56         0.18
d[11] (out)                         0.38 r            0.56         0.18
d[14] (out)                         0.37 f            0.56         0.19
d[10] (out)                         0.30 f            0.56         0.26

1
cell_name:  mul__inst/U2176
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.35 r            0.56         0.21
d[12] (out)                         0.33 f            0.56         0.23
d[11] (out)                         0.30 f            0.56         0.26

1
cell_name:  mul__inst/U2177
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U2178
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U2179
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U2180
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U2181
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U2182
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U2183
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.38 f            0.56         0.18
d[21] (out)                         0.38 r            0.56         0.18
d[25] (out)                         0.38 f            0.56         0.18
d[29] (out)                         0.38 r            0.56         0.18
d[26] (out)                         0.38 f            0.56         0.18
d[18] (out)                         0.38 r            0.56         0.18
d[19] (out)                         0.38 r            0.56         0.18
d[28] (out)                         0.38 f            0.56         0.18
d[23] (out)                         0.38 r            0.56         0.18
d[20] (out)                         0.38 f            0.56         0.18
d[16] (out)                         0.38 f            0.56         0.18
d[22] (out)                         0.38 r            0.56         0.18
d[31] (out)                         0.38 r            0.56         0.18
d[30] (out)                         0.38 f            0.56         0.18
d[27] (out)                         0.37 f            0.56         0.19
d[13] (out)                         0.37 r            0.56         0.19
d[15] (out)                         0.37 f            0.56         0.19
d[17] (out)                         0.37 f            0.56         0.19
d[12] (out)                         0.35 f            0.56         0.21
d[11] (out)                         0.35 f            0.56         0.21
d[14] (out)                         0.35 r            0.56         0.21
d[9] (out)                          0.32 f            0.56         0.24
d[10] (out)                         0.30 r            0.56         0.26
d[6] (out)                          0.28 r            0.56         0.28
d[5] (out)                          0.23 r            0.56         0.33
d[8] (out)                          0.22 f            0.56         0.34
d[7] (out)                          0.19 f            0.56         0.37

1
cell_name:  mul__inst/U2184
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.35 f            0.56         0.21
d[21] (out)                         0.35 r            0.56         0.21
d[25] (out)                         0.35 f            0.56         0.21
d[29] (out)                         0.35 r            0.56         0.21
d[26] (out)                         0.35 f            0.56         0.21
d[18] (out)                         0.35 r            0.56         0.21
d[19] (out)                         0.35 r            0.56         0.21
d[28] (out)                         0.35 f            0.56         0.21
d[23] (out)                         0.35 r            0.56         0.21
d[20] (out)                         0.35 f            0.56         0.21
d[16] (out)                         0.35 f            0.56         0.21
d[22] (out)                         0.35 r            0.56         0.21
d[31] (out)                         0.35 r            0.56         0.21
d[30] (out)                         0.34 f            0.56         0.22
d[27] (out)                         0.34 f            0.56         0.22
d[13] (out)                         0.34 r            0.56         0.22
d[15] (out)                         0.34 f            0.56         0.22
d[17] (out)                         0.34 f            0.56         0.22
d[12] (out)                         0.32 f            0.56         0.24
d[11] (out)                         0.32 f            0.56         0.24
d[14] (out)                         0.31 r            0.56         0.25
d[9] (out)                          0.29 r            0.56         0.27
d[10] (out)                         0.27 r            0.56         0.29
d[6] (out)                          0.25 r            0.56         0.31
d[5] (out)                          0.20 r            0.56         0.36
d[8] (out)                          0.19 f            0.56         0.37
d[7] (out)                          0.16 f            0.56         0.40

1
cell_name:  mul__inst/U2186
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2187
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2188
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[6] (out)                          0.29 r            0.56         0.27

1
cell_name:  mul__inst/U2189
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2190
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[5] (out)                          0.24 r            0.56         0.32

1
cell_name:  mul__inst/U2191
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2192
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2193
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2195
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2196
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2197
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.41 f            0.56         0.15
d[13] (out)                         0.41 r            0.56         0.15
d[15] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.40 f            0.56         0.16
d[12] (out)                         0.39 f            0.56         0.17
d[11] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.38 r            0.56         0.18
d[9] (out)                          0.35 r            0.56         0.21
d[10] (out)                         0.34 r            0.56         0.22
d[8] (out)                          0.27 f            0.56         0.29
d[7] (out)                          0.26 f            0.56         0.30

1
cell_name:  mul__inst/U2198
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.38 f            0.56         0.18
d[21] (out)                         0.38 r            0.56         0.18
d[25] (out)                         0.38 f            0.56         0.18
d[29] (out)                         0.38 r            0.56         0.18
d[26] (out)                         0.38 f            0.56         0.18
d[18] (out)                         0.38 r            0.56         0.18
d[19] (out)                         0.38 r            0.56         0.18
d[28] (out)                         0.38 f            0.56         0.18
d[20] (out)                         0.38 r            0.56         0.18
d[23] (out)                         0.37 r            0.56         0.19
d[16] (out)                         0.37 f            0.56         0.19
d[22] (out)                         0.37 r            0.56         0.19
d[31] (out)                         0.37 r            0.56         0.19
d[13] (out)                         0.37 f            0.56         0.19
d[30] (out)                         0.37 f            0.56         0.19
d[27] (out)                         0.37 f            0.56         0.19
d[15] (out)                         0.37 f            0.56         0.19
d[17] (out)                         0.37 f            0.56         0.19
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.35 r            0.56         0.21
d[14] (out)                         0.34 r            0.56         0.22
d[9] (out)                          0.33 r            0.56         0.23
d[10] (out)                         0.31 f            0.56         0.25
d[8] (out)                          0.23 f            0.56         0.33
d[7] (out)                          0.23 r            0.56         0.33

1
cell_name:  mul__inst/U2199
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[13] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.40 f            0.56         0.16
d[12] (out)                         0.39 r            0.56         0.17
d[11] (out)                         0.39 r            0.56         0.17
d[14] (out)                         0.38 r            0.56         0.18
d[9] (out)                          0.36 r            0.56         0.20
d[10] (out)                         0.34 f            0.56         0.22
d[8] (out)                          0.27 f            0.56         0.29
d[7] (out)                          0.27 r            0.56         0.29

1
cell_name:  mul__inst/U2201
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2202
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.30 f            0.56         0.26
d[7] (out)                          0.29 f            0.56         0.27

1
cell_name:  mul__inst/U2203
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.42 r            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[22] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 f            0.56         0.14
d[13] (out)                         0.41 r            0.56         0.15
d[15] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.41 f            0.56         0.15
d[12] (out)                         0.40 f            0.56         0.16
d[11] (out)                         0.39 f            0.56         0.17
d[14] (out)                         0.39 r            0.56         0.17
d[9] (out)                          0.37 r            0.56         0.19
d[10] (out)                         0.35 r            0.56         0.21
d[8] (out)                          0.29 f            0.56         0.27
d[7] (out)                          0.27 r            0.56         0.29

1
cell_name:  mul__inst/U2204
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.30 f            0.56         0.26
d[7] (out)                          0.29 f            0.56         0.27

1
cell_name:  mul__inst/U2205
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.40 r            0.56         0.16
d[15] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.40 f            0.56         0.16
d[12] (out)                         0.38 f            0.56         0.18
d[11] (out)                         0.38 f            0.56         0.18
d[14] (out)                         0.38 r            0.56         0.18
d[9] (out)                          0.35 r            0.56         0.21
d[10] (out)                         0.34 r            0.56         0.22
d[8] (out)                          0.25 f            0.56         0.31
d[7] (out)                          0.22 f            0.56         0.34

1
cell_name:  mul__inst/U2206
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.30 f            0.56         0.26

1
cell_name:  mul__inst/U2207
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.30 f            0.56         0.26

1
cell_name:  mul__inst/U2208
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.42 r            0.56         0.14
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[9] (out)                          0.37 r            0.56         0.19
d[10] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U2210
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[9] (out)                          0.37 r            0.56         0.19
d[10] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U2211
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.37 r            0.56         0.19

1
cell_name:  mul__inst/U2212
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.36 r            0.56         0.20

1
cell_name:  mul__inst/U2213
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.31 f            0.56         0.25

1
cell_name:  mul__inst/U2214
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[13] (out)                         0.41 f            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.40 f            0.56         0.16
d[12] (out)                         0.39 r            0.56         0.17
d[11] (out)                         0.39 r            0.56         0.17
d[14] (out)                         0.38 r            0.56         0.18
d[9] (out)                          0.36 r            0.56         0.20
d[10] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U2215
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U2216
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[15] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U2217
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[10] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.31 r            0.56         0.25

1
cell_name:  mul__inst/U2218
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.31 f            0.56         0.25

1
cell_name:  mul__inst/U2219
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.37 f            0.56         0.19
d[9] (out)                          0.31 f            0.56         0.25

1
cell_name:  mul__inst/U2220
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U2221
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U2222
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U2223
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.43 r            0.56         0.13

1
cell_name:  mul__inst/U2224
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.43 r            0.56         0.13

1
cell_name:  mul__inst/U2225
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U2226
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U2227
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.42 r            0.56         0.14
d[29] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U2228
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U2229
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.41 r            0.56         0.15
d[23] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U2230
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U2231
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U2232
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13

1
cell_name:  mul__inst/U2233
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13

1
cell_name:  mul__inst/U2234
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U2235
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.43 r            0.56         0.13

1
cell_name:  mul__inst/U2236
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[10] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U2237
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[10] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U2238
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U2240
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U2241
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U2242
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[5] (out)                          0.24 r            0.56         0.32

1
cell_name:  mul__inst/U2243
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[9] (out)                          0.39 r            0.56         0.17

1
cell_name:  mul__inst/U2244
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.45 f            0.56         0.11
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U2245
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.42 r            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U2246
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U2247
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U2248
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U2250
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U2251
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U2252
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U2253
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U2254
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U2255
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[6] (out)                          0.29 r            0.56         0.27

1
cell_name:  mul__inst/U2256
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[8] (out)                          0.31 f            0.56         0.25

1
cell_name:  mul__inst/U2257
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2258
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2259
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2260
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.45 f            0.56         0.11
d[12] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U2261
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[12] (out)                         0.43 r            0.56         0.13

1
cell_name:  mul__inst/U2262
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.45 f            0.56         0.11

1
cell_name:  mul__inst/U2263
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U2264
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U2265
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U2267
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U2268
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U58
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U120
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U252
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U38
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U969
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U74
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U53
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[9] (out)                          0.37 r            0.56         0.19
d[10] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U72
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 f            0.56         0.14
d[11] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 r            0.56         0.19
d[8] (out)                          0.30 f            0.56         0.26
d[7] (out)                          0.30 r            0.56         0.26

1
cell_name:  mul__inst/U290
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[13] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.35 f            0.56         0.21

1
cell_name:  mul__inst/U62
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.39 f            0.56         0.17
d[21] (out)                         0.39 r            0.56         0.17
d[25] (out)                         0.39 f            0.56         0.17
d[29] (out)                         0.39 r            0.56         0.17
d[26] (out)                         0.39 f            0.56         0.17
d[18] (out)                         0.39 r            0.56         0.17
d[19] (out)                         0.39 r            0.56         0.17
d[28] (out)                         0.39 f            0.56         0.17
d[23] (out)                         0.39 r            0.56         0.17
d[20] (out)                         0.39 f            0.56         0.17
d[16] (out)                         0.39 f            0.56         0.17
d[22] (out)                         0.39 r            0.56         0.17
d[31] (out)                         0.39 r            0.56         0.17
d[30] (out)                         0.38 f            0.56         0.18
d[27] (out)                         0.38 f            0.56         0.18
d[13] (out)                         0.38 r            0.56         0.18
d[15] (out)                         0.38 f            0.56         0.18
d[17] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.36 f            0.56         0.20
d[11] (out)                         0.36 f            0.56         0.20
d[14] (out)                         0.35 r            0.56         0.21
d[9] (out)                          0.33 r            0.56         0.23
d[10] (out)                         0.31 r            0.56         0.25
d[6] (out)                          0.29 r            0.56         0.27
d[5] (out)                          0.24 r            0.56         0.32
d[8] (out)                          0.23 f            0.56         0.33
d[7] (out)                          0.20 f            0.56         0.36

1
cell_name:  mul__inst/U2117
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U2145
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U45
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U11
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1081
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13

1
cell_name:  mul__inst/U588
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1135
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U14
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U73
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.43 r            0.56         0.13
d[17] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1432
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1023
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U307
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.31 f            0.56         0.25
d[6] (out)                          0.29 r            0.56         0.27
d[7] (out)                          0.27 r            0.56         0.29
d[5] (out)                          0.24 r            0.56         0.32

1
cell_name:  mul__inst/U1203
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U25
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.39 r            0.56         0.17
d[13] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U28
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.41 r            0.56         0.15
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[9] (out)                          0.37 r            0.56         0.19
d[10] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U32
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U79
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U105
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U108
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U136
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U186
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U224
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U225
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U258
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U263
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[22] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.40 f            0.56         0.16
d[18] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U279
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 r            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U405
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.42 r            0.56         0.14
d[16] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U410
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[20] (out)                         0.40 r            0.56         0.16
d[21] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U445
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U457
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U458
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U548
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.39 f            0.56         0.17
d[23] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U549
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U612
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U638
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.42 r            0.56         0.14
d[19] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U650
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U814
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U836
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 r            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U1064
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.39 f            0.56         0.17
d[15] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1084
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.43 f            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[24] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[19] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U1085
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1098
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 f            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 r            0.56         0.14
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.41 r            0.56         0.15
d[14] (out)                         0.40 f            0.56         0.16
d[10] (out)                         0.33 f            0.56         0.23

1
cell_name:  mul__inst/U1112
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1113
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1122
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.34 f            0.56         0.22
d[9] (out)                          0.34 r            0.56         0.22

1
cell_name:  mul__inst/U1139
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[29] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[13] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.40 f            0.56         0.16
d[12] (out)                         0.39 r            0.56         0.17
d[11] (out)                         0.39 r            0.56         0.17
d[14] (out)                         0.38 r            0.56         0.18
d[9] (out)                          0.36 r            0.56         0.20
d[10] (out)                         0.34 f            0.56         0.22
d[8] (out)                          0.27 f            0.56         0.29
d[7] (out)                          0.27 r            0.56         0.29

1
cell_name:  mul__inst/U1173
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1182
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 r            0.56         0.15
d[19] (out)                         0.41 r            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[20] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 r            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 f            0.56         0.15
d[27] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.40 r            0.56         0.16
d[15] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.40 f            0.56         0.16
d[12] (out)                         0.38 f            0.56         0.18
d[11] (out)                         0.38 f            0.56         0.18
d[14] (out)                         0.38 r            0.56         0.18
d[9] (out)                          0.35 r            0.56         0.21
d[10] (out)                         0.34 r            0.56         0.22
d[6] (out)                          0.26 r            0.56         0.30
d[8] (out)                          0.25 f            0.56         0.31
d[7] (out)                          0.22 f            0.56         0.34

1
cell_name:  mul__inst/U1230
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.43 f            0.56         0.13
d[13] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 f            0.56         0.14
d[11] (out)                         0.41 f            0.56         0.15
d[14] (out)                         0.41 r            0.56         0.15
d[10] (out)                         0.36 r            0.56         0.20
d[9] (out)                          0.30 r            0.56         0.26

1
cell_name:  mul__inst/U1266
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[21] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[15] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[10] (out)                         0.34 f            0.56         0.22

1
cell_name:  mul__inst/U1271
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U1277
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.44 r            0.56         0.12

1
cell_name:  mul__inst/U1300
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  mul__inst/U1318
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.42 f            0.56         0.14
d[16] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U1383
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1417
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U1418
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.41 f            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15
d[25] (out)                         0.41 f            0.56         0.15
d[18] (out)                         0.41 f            0.56         0.15
d[20] (out)                         0.41 r            0.56         0.15
d[29] (out)                         0.41 r            0.56         0.15
d[26] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.41 f            0.56         0.15
d[28] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.41 r            0.56         0.15
d[13] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[31] (out)                         0.41 r            0.56         0.15
d[30] (out)                         0.41 r            0.56         0.15
d[27] (out)                         0.41 f            0.56         0.15
d[15] (out)                         0.40 f            0.56         0.16
d[17] (out)                         0.40 f            0.56         0.16
d[12] (out)                         0.39 r            0.56         0.17
d[11] (out)                         0.39 r            0.56         0.17
d[14] (out)                         0.38 f            0.56         0.18
d[9] (out)                          0.36 r            0.56         0.20
d[10] (out)                         0.34 f            0.56         0.22
d[8] (out)                          0.27 r            0.56         0.29

1
cell_name:  mul__inst/U1483
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[26] (out)                         0.43 f            0.56         0.13
d[18] (out)                         0.43 r            0.56         0.13
d[19] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 f            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[20] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[27] (out)                         0.42 f            0.56         0.14
d[13] (out)                         0.42 r            0.56         0.14
d[15] (out)                         0.42 f            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[12] (out)                         0.41 f            0.56         0.15
d[11] (out)                         0.40 f            0.56         0.16
d[14] (out)                         0.40 r            0.56         0.16
d[9] (out)                          0.37 r            0.56         0.19
d[10] (out)                         0.36 r            0.56         0.20
d[8] (out)                          0.30 f            0.56         0.26
d[7] (out)                          0.28 r            0.56         0.28

1
cell_name:  mul__inst/U1558
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1568
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.40 f            0.56         0.16

1
cell_name:  mul__inst/U1576
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.42 r            0.56         0.14
d[31] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 f            0.56         0.14
d[24] (out)                         0.42 f            0.56         0.14
d[30] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 f            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.42 f            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[18] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.41 f            0.56         0.15
d[22] (out)                         0.41 f            0.56         0.15
d[16] (out)                         0.41 f            0.56         0.15
d[17] (out)                         0.40 f            0.56         0.16
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U1608
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.44 f            0.56         0.12

1
cell_name:  mul__inst/U1656
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 r            0.56         0.14
d[21] (out)                         0.40 r            0.56         0.16

1
cell_name:  mul__inst/U1673
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.42 r            0.56         0.14

1
cell_name:  mul__inst/U1721
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.45 r            0.56         0.11

1
cell_name:  mul__inst/U13
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[18] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 r            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[14] (out)                         0.37 f            0.56         0.19
d[15] (out)                         0.36 f            0.56         0.20

1
cell_name:  mul__inst/U31
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.39 f            0.56         0.17

1
cell_name:  mul__inst/U46
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[24] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[21] (out)                         0.44 r            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.43 f            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[17] (out)                         0.41 r            0.56         0.15
d[16] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U47
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U60
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.37 r            0.56         0.19

1
cell_name:  mul__inst/U61
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.43 r            0.56         0.13
d[28] (out)                         0.43 r            0.56         0.13
d[25] (out)                         0.43 r            0.56         0.13
d[29] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[23] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 r            0.56         0.13
d[27] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.42 r            0.56         0.14
d[21] (out)                         0.42 r            0.56         0.14
d[20] (out)                         0.41 f            0.56         0.15
d[19] (out)                         0.38 f            0.56         0.18

1
cell_name:  mul__inst/U64
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U75
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U98
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.44 r            0.56         0.12
d[26] (out)                         0.44 f            0.56         0.12
d[18] (out)                         0.44 r            0.56         0.12
d[19] (out)                         0.44 r            0.56         0.12
d[28] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 r            0.56         0.12
d[16] (out)                         0.44 f            0.56         0.12
d[22] (out)                         0.44 r            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[13] (out)                         0.44 f            0.56         0.12
d[30] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[12] (out)                         0.42 r            0.56         0.14
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 r            0.56         0.15
d[9] (out)                          0.38 r            0.56         0.18
d[10] (out)                         0.37 f            0.56         0.19

1
cell_name:  mul__inst/U126
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U144
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 f            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[31] (out)                         0.44 r            0.56         0.12
d[30] (out)                         0.44 r            0.56         0.12
d[23] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[17] (out)                         0.43 f            0.56         0.13
d[15] (out)                         0.42 f            0.56         0.14
d[14] (out)                         0.40 f            0.56         0.16
d[13] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.36 r            0.56         0.20
d[11] (out)                         0.32 f            0.56         0.24

1
cell_name:  mul__inst/U164
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.39 f            0.56         0.17
d[21] (out)                         0.39 r            0.56         0.17
d[25] (out)                         0.39 f            0.56         0.17
d[29] (out)                         0.39 r            0.56         0.17
d[26] (out)                         0.39 f            0.56         0.17
d[18] (out)                         0.39 r            0.56         0.17
d[19] (out)                         0.39 r            0.56         0.17
d[28] (out)                         0.39 f            0.56         0.17
d[23] (out)                         0.39 r            0.56         0.17
d[20] (out)                         0.39 f            0.56         0.17
d[16] (out)                         0.39 f            0.56         0.17
d[22] (out)                         0.39 r            0.56         0.17
d[31] (out)                         0.39 r            0.56         0.17
d[30] (out)                         0.38 f            0.56         0.18
d[27] (out)                         0.38 f            0.56         0.18
d[13] (out)                         0.38 r            0.56         0.18
d[15] (out)                         0.38 f            0.56         0.18
d[17] (out)                         0.38 f            0.56         0.18
d[12] (out)                         0.36 f            0.56         0.20
d[11] (out)                         0.36 f            0.56         0.20
d[14] (out)                         0.35 r            0.56         0.21
d[9] (out)                          0.33 r            0.56         0.23
d[10] (out)                         0.31 r            0.56         0.25
d[6] (out)                          0.29 r            0.56         0.27
d[5] (out)                          0.24 r            0.56         0.32
d[8] (out)                          0.23 f            0.56         0.33
d[7] (out)                          0.20 f            0.56         0.36

1
cell_name:  mul__inst/U200
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U221
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 r            0.56         0.11
d[27] (out)                         0.44 r            0.56         0.12
d[24] (out)                         0.41 f            0.56         0.15
d[23] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U234
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 f            0.56         0.11
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.44 f            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[25] (out)                         0.39 r            0.56         0.17

1
cell_name:  mul__inst/U247
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U434
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U435
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.39 f            0.56         0.17
d[21] (out)                         0.39 r            0.56         0.17
d[25] (out)                         0.39 f            0.56         0.17
d[29] (out)                         0.38 r            0.56         0.18
d[26] (out)                         0.38 f            0.56         0.18
d[18] (out)                         0.38 r            0.56         0.18
d[19] (out)                         0.38 r            0.56         0.18
d[28] (out)                         0.38 f            0.56         0.18
d[23] (out)                         0.38 r            0.56         0.18
d[20] (out)                         0.38 f            0.56         0.18
d[16] (out)                         0.38 f            0.56         0.18
d[22] (out)                         0.38 r            0.56         0.18
d[31] (out)                         0.38 r            0.56         0.18
d[30] (out)                         0.38 f            0.56         0.18
d[27] (out)                         0.38 f            0.56         0.18
d[13] (out)                         0.38 r            0.56         0.18
d[15] (out)                         0.38 f            0.56         0.18
d[17] (out)                         0.37 f            0.56         0.19
d[12] (out)                         0.36 f            0.56         0.20
d[11] (out)                         0.36 f            0.56         0.20
d[14] (out)                         0.35 r            0.56         0.21
d[9] (out)                          0.33 r            0.56         0.23
d[10] (out)                         0.31 r            0.56         0.25
d[8] (out)                          0.25 f            0.56         0.31

1
cell_name:  mul__inst/U644
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.43 f            0.56         0.13
d[19] (out)                         0.43 f            0.56         0.13
d[24] (out)                         0.43 r            0.56         0.13
d[22] (out)                         0.43 f            0.56         0.13
d[21] (out)                         0.43 f            0.56         0.13
d[16] (out)                         0.43 f            0.56         0.13
d[20] (out)                         0.43 r            0.56         0.13
d[31] (out)                         0.43 r            0.56         0.13
d[30] (out)                         0.43 f            0.56         0.13
d[29] (out)                         0.42 r            0.56         0.14
d[25] (out)                         0.42 r            0.56         0.14
d[26] (out)                         0.42 r            0.56         0.14
d[23] (out)                         0.42 f            0.56         0.14
d[28] (out)                         0.42 r            0.56         0.14
d[27] (out)                         0.42 r            0.56         0.14
d[17] (out)                         0.42 f            0.56         0.14
d[15] (out)                         0.36 r            0.56         0.20

1
cell_name:  mul__inst/U938
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1207
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.38 r            0.56         0.18

1
cell_name:  mul__inst/U1577
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.41 r            0.56         0.15
d[21] (out)                         0.41 r            0.56         0.15

1
cell_name:  mul__inst/U1675
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.44 f            0.56         0.12
d[14] (out)                         0.41 f            0.56         0.15

1
cell_name:  mul__inst/U1722
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[23] (out)                         0.45 r            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[26] (out)                         0.44 f            0.56         0.12
d[20] (out)                         0.44 f            0.56         0.12
d[29] (out)                         0.44 r            0.56         0.12
d[27] (out)                         0.44 r            0.56         0.12
d[22] (out)                         0.44 f            0.56         0.12
d[19] (out)                         0.42 f            0.56         0.14
d[18] (out)                         0.42 f            0.56         0.14

1
cell_name:  U2
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.45 f            0.56         0.11
d[29] (out)                         0.45 r            0.56         0.11
d[30] (out)                         0.45 r            0.56         0.11
d[18] (out)                         0.45 r            0.56         0.11
d[25] (out)                         0.45 f            0.56         0.11
d[28] (out)                         0.45 r            0.56         0.11
d[16] (out)                         0.45 f            0.56         0.11
d[19] (out)                         0.45 r            0.56         0.11
d[31] (out)                         0.45 f            0.56         0.11
d[24] (out)                         0.45 r            0.56         0.11
d[23] (out)                         0.45 f            0.56         0.11
d[21] (out)                         0.45 f            0.56         0.11
d[27] (out)                         0.45 r            0.56         0.11
d[22] (out)                         0.45 r            0.56         0.11
d[20] (out)                         0.45 r            0.56         0.11
d[13] (out)                         0.45 f            0.56         0.11
d[17] (out)                         0.44 f            0.56         0.12
d[15] (out)                         0.44 f            0.56         0.12
d[12] (out)                         0.43 r            0.56         0.13
d[11] (out)                         0.42 r            0.56         0.14
d[14] (out)                         0.41 f            0.56         0.15
d[9] (out)                          0.39 r            0.56         0.17
d[10] (out)                         0.37 f            0.56         0.19
d[8] (out)                          0.31 f            0.56         0.25
d[7] (out)                          0.30 r            0.56         0.26
d[6] (out)                          0.29 r            0.56         0.27
d[5] (out)                          0.24 r            0.56         0.32

1
cell_name:  U1
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16
Version: L-2016.03-SP5-3
Date   : Fri Aug 18 12:24:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
