rm -rf /tmp/Multiplier/sim
mkdir -p /tmp/Multiplier/sim
verilator -DTOPNAME=rca -DTESTDIR=\"/home/omare/Documents/Projects/Multiplier/data/\" -DTOP=top -Wno-WIDTHTRUNC -Wno-WIDTHEXPAND -DW=32 -DM=0 -DPIPE=1  \
	-CFLAGS \
	-Itb\
	-Irtl\
	--cc rtl/rca.sv rtl/fa.sv rtl/ha.sv\
	tb/test_adder.sv \
	--exe /home/omare/Documents/Projects/Multiplier/tb/test.cpp \
	-top-module top \
	--Mdir /tmp/Multiplier/sim
- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038
- Verilator: Built from 0.074 MB sources in 5 modules, into 0.122 MB in 8 C++ files needing 0.000 MB
- Verilator: Walltime 0.022 s (elab=0.001, cvt=0.017, bld=0.000); cpu 0.022 s on 1 threads; alloced 11.371 MB
make -C /tmp/Multiplier/sim -f Vtop.mk Vtop
make[1]: Entering directory '/tmp/Multiplier/sim'
g++  -I.  -MMD -I/nix/store/8dmnrgkpvlgln18ab5pix8dj7pgqd8ba-verilator-5.038/share/verilator/include -I/nix/store/8dmnrgkpvlgln18ab5pix8dj7pgqd8ba-verilator-5.038/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -Itb   -Os  -c -o test.o /home/omare/Documents/Projects/Multiplier/tb/test.cpp
g++ -Os  -I.  -MMD -I/nix/store/8dmnrgkpvlgln18ab5pix8dj7pgqd8ba-verilator-5.038/share/verilator/include -I/nix/store/8dmnrgkpvlgln18ab5pix8dj7pgqd8ba-verilator-5.038/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -Itb   -c -o verilated.o /nix/store/8dmnrgkpvlgln18ab5pix8dj7pgqd8ba-verilator-5.038/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/nix/store/8dmnrgkpvlgln18ab5pix8dj7pgqd8ba-verilator-5.038/share/verilator/include -I/nix/store/8dmnrgkpvlgln18ab5pix8dj7pgqd8ba-verilator-5.038/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -Itb   -c -o verilated_threads.o /nix/store/8dmnrgkpvlgln18ab5pix8dj7pgqd8ba-verilator-5.038/share/verilator/include/verilated_threads.cpp
python3 /nix/store/8dmnrgkpvlgln18ab5pix8dj7pgqd8ba-verilator-5.038/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtop.cpp Vtop___024root__DepSet_h84412442__0.cpp Vtop___024root__DepSet_heccd7ead__0.cpp Vtop__ConstPool_0.cpp Vtop___024root__Slow.cpp Vtop___024root__DepSet_h84412442__0__Slow.cpp Vtop___024root__DepSet_heccd7ead__0__Slow.cpp Vtop__Syms.cpp > Vtop__ALL.cpp
g++ -Os  -I.  -MMD -I/nix/store/8dmnrgkpvlgln18ab5pix8dj7pgqd8ba-verilator-5.038/share/verilator/include -I/nix/store/8dmnrgkpvlgln18ab5pix8dj7pgqd8ba-verilator-5.038/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -Itb   -c -o Vtop__ALL.o Vtop__ALL.cpp
echo "" > Vtop__ALL.verilator_deplist.tmp
g++    test.o verilated.o verilated_threads.o Vtop__ALL.a    -pthread -lpthread -latomic   -o Vtop
rm Vtop__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/tmp/Multiplier/sim'
The make command executed was: make
echo "Verilator Running Test for rca"
Verilator Running Test for rca
cd /tmp/Multiplier/sim && ./Vtop > log.csv
cat /tmp/Multiplier/sim/log.csv
%Warning: /home/omare/Documents/Projects/Multiplier/data/a.hex:0: $readmem file not found
%Warning: /home/omare/Documents/Projects/Multiplier/data/b.hex:0: $readmem file not found
%Warning: /home/omare/Documents/Projects/Multiplier/data/c_in.hex:0: $readmem file not found
%Warning: /home/omare/Documents/Projects/Multiplier/data/s.hex:0: $readmem file not found
%Warning: /home/omare/Documents/Projects/Multiplier/data/c_out.hex:0: $readmem file not found
=====================================
RCA Testbench Configuration:
  Width: 32 bits
  Tests: 16
  Mode:     PIPELINED
=====================================

Test 0 (    Pipelined):
  Inputs:   a=0x00000000, b=0x00000000, c_in=0
  Outputs:  s=0x00000000, c_out=0
  Expected: s=0x00000000, c_out=0
  Result: PASS

Test 1 (    Pipelined):
  Inputs:   a=0x00000000, b=0x00000000, c_in=0
  Outputs:  s=0x00000000, c_out=0
  Expected: s=0x00000000, c_out=0
  Result: PASS

Test 2 (    Pipelined):
  Inputs:   a=0x00000000, b=0x00000000, c_in=0
  Outputs:  s=0x00000000, c_out=0
  Expected: s=0x00000000, c_out=0
  Result: PASS

Test 3 (    Pipelined):
  Inputs:   a=0x00000000, b=0x00000000, c_in=0
  Outputs:  s=0x00000000, c_out=0
  Expected: s=0x00000000, c_out=0
  Result: PASS

Test 4 (    Pipelined):
  Inputs:   a=0x00000000, b=0x00000000, c_in=0
  Outputs:  s=0x00000000, c_out=0
  Expected: s=0x00000000, c_out=0
  Result: PASS

Test 5 (    Pipelined):
  Inputs:   a=0x00000000, b=0x00000000, c_in=0
  Outputs:  s=0x00000000, c_out=0
  Expected: s=0x00000000, c_out=0
  Result: PASS

Test 6 (    Pipelined):
  Inputs:   a=0x00000000, b=0x00000000, c_in=0
  Outputs:  s=0x00000000, c_out=0
  Expected: s=0x00000000, c_out=0
  Result: PASS

Test 7 (    Pipelined):
  Inputs:   a=0x00000000, b=0x00000000, c_in=0
  Outputs:  s=0x00000000, c_out=0
  Expected: s=0x00000000, c_out=0
  Result: PASS

Test 8 (    Pipelined):
  Inputs:   a=0x00000000, b=0x00000000, c_in=0
  Outputs:  s=0x00000000, c_out=0
  Expected: s=0x00000000, c_out=0
  Result: PASS

Test 9 (    Pipelined):
  Inputs:   a=0x00000000, b=0x00000000, c_in=0
  Outputs:  s=0x00000000, c_out=0
  Expected: s=0x00000000, c_out=0
  Result: PASS

Test 10 (    Pipelined):
  Inputs:   a=0x00000000, b=0x00000000, c_in=0
  Outputs:  s=0x00000000, c_out=0
  Expected: s=0x00000000, c_out=0
  Result: PASS

Test 11 (    Pipelined):
  Inputs:   a=0x00000000, b=0x00000000, c_in=0
  Outputs:  s=0x00000000, c_out=0
  Expected: s=0x00000000, c_out=0
  Result: PASS

Test 12 (    Pipelined):
  Inputs:   a=0x00000000, b=0x00000000, c_in=0
  Outputs:  s=0x00000000, c_out=0
  Expected: s=0x00000000, c_out=0
  Result: PASS

Test 13 (    Pipelined):
  Inputs:   a=0x00000000, b=0x00000000, c_in=0
  Outputs:  s=0x00000000, c_out=0
  Expected: s=0x00000000, c_out=0
  Result: PASS

Test 14 (    Pipelined):
  Inputs:   a=0x00000000, b=0x00000000, c_in=0
  Outputs:  s=0x00000000, c_out=0
  Expected: s=0x00000000, c_out=0
  Result: PASS

Test 15 (    Pipelined):
  Inputs:   a=0x00000000, b=0x00000000, c_in=0
  Outputs:  s=0x00000000, c_out=0
  Expected: s=0x00000000, c_out=0
  Result: PASS

=====================================
TEST SUMMARY:
  Total tests run: 16
  Passed: 16
  Failed: 0
  GRADE: 1
  Result: ALL TESTS PASSED!
=====================================
