#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1bd2ce0 .scope module, "testmemReg" "testmemReg" 2 4;
 .timescale -9 -12;
v0x1c18dd0_0 .var "address1", 6 0;
v0x1c18eb0_0 .var "address2", 6 0;
v0x1c18f80_0 .var "clk", 0 0;
v0x1c19080_0 .var "dataIn1", 31 0;
v0x1c19150_0 .var "dataIn2", 31 0;
v0x1c191f0_0 .net "dataOut1", 31 0, L_0x1c19800;  1 drivers
v0x1c192c0_0 .net "dataOut2", 31 0, L_0x1c19b40;  1 drivers
v0x1c19390_0 .var "writeEnable1", 0 0;
v0x1c19460_0 .var "writeEnable2", 0 0;
S_0x1beb080 .scope module, "memReg" "memoryReg" 2 11, 3 3 0, S_0x1bd2ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "dataOut1"
    .port_info 2 /OUTPUT 32 "dataOut2"
    .port_info 3 /INPUT 7 "address1"
    .port_info 4 /INPUT 7 "address2"
    .port_info 5 /INPUT 1 "writeEnable1"
    .port_info 6 /INPUT 1 "writeEnable2"
    .port_info 7 /INPUT 32 "dataIn1"
    .port_info 8 /INPUT 32 "dataIn2"
P_0x1beb200 .param/l "addresswidth" 0 3 5, +C4<00000000000000000000000000000111>;
P_0x1beb240 .param/l "depth" 0 3 6, +C4<00000000000000000000000010000000>;
P_0x1beb280 .param/l "width" 0 3 7, +C4<00000000000000000000000000100000>;
L_0x1c19800 .functor BUFZ 32, L_0x1c195c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c19b40 .functor BUFZ 32, L_0x1c19910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1bf5e60_0 .net *"_s0", 31 0, L_0x1c195c0;  1 drivers
v0x1c17f20_0 .net *"_s10", 8 0, L_0x1c199b0;  1 drivers
L_0x7f3f9835d060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1c18000_0 .net *"_s13", 1 0, L_0x7f3f9835d060;  1 drivers
v0x1c180f0_0 .net *"_s2", 8 0, L_0x1c196c0;  1 drivers
L_0x7f3f9835d018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1c181d0_0 .net *"_s5", 1 0, L_0x7f3f9835d018;  1 drivers
v0x1c18300_0 .net *"_s8", 31 0, L_0x1c19910;  1 drivers
v0x1c183e0_0 .net "address1", 6 0, v0x1c18dd0_0;  1 drivers
v0x1c184c0_0 .net "address2", 6 0, v0x1c18eb0_0;  1 drivers
v0x1c185a0_0 .net "clk", 0 0, v0x1c18f80_0;  1 drivers
v0x1c186f0_0 .net "dataIn1", 31 0, v0x1c19080_0;  1 drivers
v0x1c187d0_0 .net "dataIn2", 31 0, v0x1c19150_0;  1 drivers
v0x1c188b0_0 .net "dataOut1", 31 0, L_0x1c19800;  alias, 1 drivers
v0x1c18990_0 .net "dataOut2", 31 0, L_0x1c19b40;  alias, 1 drivers
v0x1c18a70 .array "memory", 0 127, 31 0;
v0x1c18b30_0 .net "writeEnable1", 0 0, v0x1c19390_0;  1 drivers
v0x1c18bf0_0 .net "writeEnable2", 0 0, v0x1c19460_0;  1 drivers
E_0x1bf6a40 .event posedge, v0x1c185a0_0;
L_0x1c195c0 .array/port v0x1c18a70, L_0x1c196c0;
L_0x1c196c0 .concat [ 7 2 0 0], v0x1c18dd0_0, L_0x7f3f9835d018;
L_0x1c19910 .array/port v0x1c18a70, L_0x1c199b0;
L_0x1c199b0 .concat [ 7 2 0 0], v0x1c18eb0_0, L_0x7f3f9835d060;
    .scope S_0x1beb080;
T_0 ;
    %wait E_0x1bf6a40;
    %load/vec4 v0x1c18b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x1c186f0_0;
    %load/vec4 v0x1c183e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1c18a70, 0, 4;
T_0.0 ;
    %load/vec4 v0x1c18bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x1c187d0_0;
    %load/vec4 v0x1c184c0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1c18a70, 0, 4;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1bd2ce0;
T_1 ;
    %vpi_call 2 15 "$display", "Writing to two memory addresses" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c19460_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1c18eb0_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c19150_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c19390_0, 0, 1;
    %pushi/vec4 71, 0, 7;
    %store/vec4 v0x1c18dd0_0, 0, 7;
    %pushi/vec4 240, 0, 32;
    %store/vec4 v0x1c19080_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c18f80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c18f80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1c18dd0_0, 0, 7;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x1c19080_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c18f80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c18f80_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 30 "$display", "Reading from the two memory address1es" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c19390_0, 0, 1;
    %pushi/vec4 71, 0, 7;
    %store/vec4 v0x1c18dd0_0, 0, 7;
    %delay 10000, 0;
    %load/vec4 v0x1c191f0_0;
    %cmpi/ne 240, 0, 32;
    %jmp/0xz  T_1.0, 6;
    %vpi_call 2 33 "$display", "Read test 1 failed - %b", v0x1c191f0_0 {0 0 0};
T_1.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1c18dd0_0, 0, 7;
    %delay 10000, 0;
    %load/vec4 v0x1c191f0_0;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_1.2, 6;
    %vpi_call 2 35 "$display", "Read test 2 failed - %b", v0x1c191f0_0 {0 0 0};
T_1.2 ;
    %vpi_call 2 37 "$display", "Writing to two memory address1es - with write disabled" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c19390_0, 0, 1;
    %pushi/vec4 71, 0, 7;
    %store/vec4 v0x1c18dd0_0, 0, 7;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x1c19080_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c18f80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c18f80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1c18dd0_0, 0, 7;
    %pushi/vec4 240, 0, 32;
    %store/vec4 v0x1c19080_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c18f80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c18f80_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 48 "$display", "Reading from the two memory address1es - make sure they didn't change" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c19390_0, 0, 1;
    %pushi/vec4 71, 0, 7;
    %store/vec4 v0x1c18dd0_0, 0, 7;
    %delay 10000, 0;
    %load/vec4 v0x1c191f0_0;
    %cmpi/ne 240, 0, 32;
    %jmp/0xz  T_1.4, 6;
    %vpi_call 2 51 "$display", "Read test 1 failed - %b", v0x1c191f0_0 {0 0 0};
T_1.4 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1c18dd0_0, 0, 7;
    %delay 10000, 0;
    %load/vec4 v0x1c191f0_0;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_1.6, 6;
    %vpi_call 2 53 "$display", "Read test 2 failed - %b", v0x1c191f0_0 {0 0 0};
T_1.6 ;
    %vpi_call 2 56 "$display", "Writing to two memory addresses at the same time" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c19390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c19460_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1c19080_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x1c19150_0, 0, 32;
    %pushi/vec4 96, 0, 7;
    %store/vec4 v0x1c18dd0_0, 0, 7;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v0x1c18eb0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c18f80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c18f80_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 66 "$display", "Reading from two memory addresses at the same time" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c19390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c19460_0, 0, 1;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v0x1c18dd0_0, 0, 7;
    %pushi/vec4 96, 0, 7;
    %store/vec4 v0x1c18eb0_0, 0, 7;
    %delay 10000, 0;
    %load/vec4 v0x1c191f0_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_1.8, 6;
    %vpi_call 2 71 "$display", "Read from two at once test 1 failed - %b", v0x1c191f0_0 {0 0 0};
T_1.8 ;
    %load/vec4 v0x1c192c0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.10, 6;
    %vpi_call 2 72 "$display", "Read from two at once test 2 failed - %b", v0x1c192c0_0 {0 0 0};
T_1.10 ;
    %vpi_call 2 74 "$display", "Testing Finished" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "memReg.t.v";
    "./memReg.v";
