* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Jun 3 2019 04:04:51

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev  C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k  --package  TQ144  --outdir  C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc  --dst_sdc_file  C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: latticehx1k
Used Logic Cell: 623/1280
Used Logic Tile: 111/160
Used IO Cell:    10/112
Used Bram Cell For iCE40: 1/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_g
Clock Source: latticehx1k_pll_inst.clk 
Clock Driver: latticehx1k_pll_inst.latticehx1k_pll_inst_RNIQV8B (ICE_GB)
Driver Position: (6, 17, 1)
Fanout to FF: 232
Fanout to Tile: 85


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 6 1 1 0 0 0 0   
15|   0 0 0 2 1 8 2 1 0 0 0 0   
14|   0 0 0 8 7 4 8 7 2 0 0 0   
13|   0 0 0 7 8 8 8 8 6 0 0 0   
12|   0 1 0 8 8 8 6 7 7 0 1 0   
11|   1 8 0 8 8 8 8 8 7 0 2 0   
10|   1 3 0 5 8 6 7 8 7 0 6 0   
 9|   2 6 0 7 7 8 8 8 8 0 8 1   
 8|   3 5 0 8 6 8 8 8 8 0 5 1   
 7|   4 7 0 6 5 7 6 6 5 0 8 4   
 6|   8 5 0 7 7 6 8 8 4 0 7 0   
 5|   2 4 0 8 5 8 8 8 6 0 0 0   
 4|   3 4 0 1 2 1 4 8 7 0 0 0   
 3|   7 1 0 8 4 0 5 8 2 0 0 0   
 2|   0 0 0 1 0 0 0 1 0 0 0 0   
 1|   0 0 0 8 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.61

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0 14  3  4  0  0  0  0    
15|     0  0  0  5  3 16  4  4  0  0  0  0    
14|     0  0  0 21 16 10 17 16  5  0  0  0    
13|     0  0  0 21 17 22 22 19 13  0  0  0    
12|     0  2  0 14 17 18 13 18 22  0  4  0    
11|     1  8  0 21 17 15 19 16 21  0  6  0    
10|     1  8  0 15 14 21  8 21 21  0 16  0    
 9|     3 16  0 10 19 16 15 20 13  0 18  2    
 8|     8 14  0 10 11  5 18 18 17  0 14  4    
 7|    11 16  0 16 11 18 12 19 19  0 20  9    
 6|    13 13  0 16 20 15 17 20 14  0 22  0    
 5|     4 11  0 18 16 21 22 18 15  0  0  0    
 4|     4  4  0  2  6  3 11 20 18  0  0  0    
 3|    13  1  0 16 14  0 14 20  7  0  0  0    
 2|     0  0  0  2  0  0  0  1  0  0  0  0    
 1|     0  0  0 16  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 13.14

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0 20  3  4  0  0  0  0    
15|     0  0  0  6  3 32  4  4  0  0  0  0    
14|     0  0  0 27 21 12 31 27  5  0  0  0    
13|     0  0  0 25 24 25 27 28 21  0  0  0    
12|     0  2  0 26 24 26 21 23 27  0  4  0    
11|     1  8  0 26 24 25 29 28 27  0  6  0    
10|     1 11  0 15 22 22 17 31 27  0 17  0    
 9|     4 19  0 19 22 22 21 29 27  0 29  2    
 8|    10 19  0 27 23  9 27 31 29  0 20  4    
 7|    13 22  0 18 11 25 17 23 20  0 27 12    
 6|    23 13  0 20 23 16 29 27 15  0 27  0    
 5|     7 13  0 28 19 28 27 28 19  0  0  0    
 4|     7  8  0  2  7  3 12 31 26  0  0  0    
 3|    19  1  0 17 14  0 18 30  8  0  0  0    
 2|     0  0  0  2  0  0  0  1  0  0  0  0    
 1|     0  0  0 17  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 18.06

***** Run Time Info *****
Run Time:  1
