<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml v6pcieDMA.twx v6pcieDMA.ncd -o v6pcieDMA.twr v6pcieDMA.pcf
-ucf ABB3_pcie_4_lane_Emu_FIFO_elink.ucf

</twCmdLine><twDesign>v6pcieDMA.ncd</twDesign><twDesignPath>v6pcieDMA.ncd</twDesignPath><twPCF>v6pcieDMA.pcf</twPCF><twPcfPath>v6pcieDMA.pcf</twPcfPath><twDevInfo arch="artix7" pkg="fbg676"><twDevName>xc7a200t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="TIG;" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X0Y100.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.923</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.815</twDel><twSUTime>0.073</twSUTime><twTotPathDel>2.888</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X0Y96.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y96.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>2.031</twRouteDel><twTotDel>2.888</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X0Y94.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.163</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.081</twDel><twSUTime>0.047</twSUTime><twTotPathDel>1.128</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y96.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y96.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y94.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.621</twLogDel><twRouteDel>0.507</twRouteDel><twTotDel>1.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X0Y95.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.817</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.707</twDel><twSUTime>0.075</twSUTime><twTotPathDel>0.782</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y96.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y96.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.238</twRouteDel><twTotDel>0.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>69.6</twPctLog><twPctRoute>30.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X0Y95.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMinDelay" ><twTotDel>0.197</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.278</twDel><twSUTime>0.046</twSUTime><twTotPathDel>0.232</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y96.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y96.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.046</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.117</twLogDel><twRouteDel>0.115</twRouteDel><twTotDel>0.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X0Y94.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMinDelay" ><twTotDel>0.342</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.447</twDel><twSUTime>0.070</twSUTime><twTotPathDel>0.377</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y96.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y96.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y94.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y94.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.070</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.138</twLogDel><twRouteDel>0.239</twRouteDel><twTotDel>0.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X0Y100.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMinDelay" ><twTotDel>1.191</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.273</twDel><twSUTime>0.047</twSUTime><twTotPathDel>1.226</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X0Y96.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y96.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.047</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.251</twLogDel><twRouteDel>0.975</twRouteDel><twTotDel>1.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="TIG;" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="TIG;" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="21" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="TIG;" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X0Y96.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.401</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.401</twTotPathDel><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y98.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iGOT_SYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y106.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y96.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.012</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.916</twLogDel><twRouteDel>3.485</twRouteDel><twTotDel>4.401</twTotDel><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.037</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.037</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y96.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.786</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y96.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y96.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.827</twLogDel><twRouteDel>3.210</twRouteDel><twTotDel>4.037</twTotDel><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.796</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.796</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y96.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.539</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y96.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y96.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.833</twLogDel><twRouteDel>2.963</twRouteDel><twTotDel>3.796</twTotDel><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X0Y96.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>-1.513</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.413</twDel><twSUTime>0.148</twSUTime><twTotPathDel>0.561</twTotPathDel><twClkSkew dest = "1.394" src = "-0.832">-2.226</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.152</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.323</twLogDel><twRouteDel>0.238</twRouteDel><twTotDel>0.561</twTotDel><twDestClk twEdge ="twFalling">icon_control0&lt;13&gt;</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X0Y96.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMinDelay" ><twTotDel>-4.989</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.680</twDel><twSUTime>-0.187</twSUTime><twTotPathDel>0.867</twTotPathDel><twClkSkew dest = "4.401" src = "-1.455">-5.856</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y96.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.491</twLogDel><twRouteDel>0.376</twRouteDel><twTotDel>0.867</twTotDel><twDestClk twEdge ="twFalling">icon_control0&lt;13&gt;</twDestClk><twPctLog>56.6</twPctLog><twPctRoute>43.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="32" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>2219</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>361</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.966</twMinPer></twConstHead><twPathRptBanner iPaths="36" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X15Y106.A2), 36 paths
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.034</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>6.931</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB18_X1Y55.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB18_X1Y55.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y137.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y137.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O21</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O22</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y138.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O21</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y138.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O26</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y108.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y106.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.515</twLogDel><twRouteDel>4.416</twRouteDel><twTotDel>6.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.128</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>6.837</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB18_X1Y55.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB18_X1Y55.DOADO5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y138.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y138.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O24</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y138.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O23</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y138.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O26</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y108.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y106.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.515</twLogDel><twRouteDel>4.322</twRouteDel><twTotDel>6.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.360</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>6.605</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB18_X1Y55.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB18_X1Y55.DOADO4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y137.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y137.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O21</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O22</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y138.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O21</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y138.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O26</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y108.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y106.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.515</twLogDel><twRouteDel>4.090</twRouteDel><twTotDel>6.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E (SLICE_X40Y77.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.999</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>5.966</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y98.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iGOT_SYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y106.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y102.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.927</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>1.334</twLogDel><twRouteDel>4.632</twRouteDel><twTotDel>5.966</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.335</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>5.630</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y102.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.927</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>1.061</twLogDel><twRouteDel>4.569</twRouteDel><twTotDel>5.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.357</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>5.608</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y102.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.927</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>1.061</twLogDel><twRouteDel>4.547</twRouteDel><twTotDel>5.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X40Y75.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.001</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>5.964</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y98.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iGOT_SYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y106.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y102.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.925</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;2&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>1.334</twLogDel><twRouteDel>4.630</twRouteDel><twTotDel>5.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.337</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>5.628</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y102.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.925</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;2&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>1.061</twLogDel><twRouteDel>4.567</twRouteDel><twTotDel>5.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.359</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>5.606</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y102.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.925</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;2&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>1.061</twLogDel><twRouteDel>4.545</twRouteDel><twTotDel>5.606</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_STAT/U_TDO (SLICE_X8Y91.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.132</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twDest><twTotPathDel>0.132</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X9Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y91.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y91.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.075</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_TDO_next</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.066</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.132</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_STAT/U_TDO (SLICE_X8Y91.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.163</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twDest><twTotPathDel>0.163</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X9Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y91.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y91.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.075</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_TDO_next</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.066</twLogDel><twRouteDel>0.097</twRouteDel><twTotDel>0.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE (SLICE_X15Y132.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.194</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_FDRE</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE</twDest><twTotPathDel>0.194</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_FDRE</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X15Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y132.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y132.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.078</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE</twBEL></twPathDel><twLogDel>0.063</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="57"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="58" type="MINPERIOD" name="Trper_CLKA" slack="27.830" period="30.000" constraintValue="30.000" deviceLimit="2.170" freqLimit="460.829" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK" locationPin="RAMB18_X1Y55.CLKARDCLK" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="59" type="MINLOWPULSE" name="Tmpw" slack="28.292" period="30.000" constraintValue="15.000" deviceLimit="0.854" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/CLK" locationPin="SLICE_X14Y137.CLK" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="60" type="MINHIGHPULSE" name="Tmpw" slack="28.292" period="30.000" constraintValue="15.000" deviceLimit="0.854" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/CLK" locationPin="SLICE_X14Y137.CLK" clockNet="icon_control0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="61" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.926</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X20Y98.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathFromToDelay"><twSlack>13.074</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twDest><twTotPathDel>1.891</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X21Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y106.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y106.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y98.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iGOT_SYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twLogDel>0.907</twLogDel><twRouteDel>0.984</twRouteDel><twTotDel>1.891</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X21Y98.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathFromToDelay"><twSlack>13.145</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twTotPathDel>1.820</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X21Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y106.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y106.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y98.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.836</twLogDel><twRouteDel>0.984</twRouteDel><twTotDel>1.820</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X21Y98.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathFromToDelay"><twSlack>13.145</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twTotPathDel>1.820</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X21Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y106.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y106.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y98.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.836</twLogDel><twRouteDel>0.984</twRouteDel><twTotDel>1.820</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X12Y106.CE), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="68"><twSlack>0.548</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X21Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y106.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y106.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.016</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.381</twRouteDel><twTotDel>0.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X12Y106.CE), 1 path
</twPathRptBanner><twRacePath anchorID="69"><twSlack>0.548</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X21Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y106.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y106.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.016</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.381</twRouteDel><twTotDel>0.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X14Y106.CE), 1 path
</twPathRptBanner><twRacePath anchorID="70"><twSlack>0.575</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X21Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y106.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y106.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y106.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.016</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.408</twRouteDel><twTotDel>0.610</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="71" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.905</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X21Y106.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathFromToDelay"><twSlack>14.095</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.870</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X21Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y106.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.416</twRouteDel><twTotDel>0.870</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X21Y106.A3), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="74"><twSlack>0.271</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X21Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y106.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.046</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.095</twLogDel><twRouteDel>0.176</twRouteDel><twTotDel>0.271</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="75" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="TIG;" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>563</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>117</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X0Y90.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="76"><twUnconstPath anchorID="77" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.281</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>4.915</twDel><twSUTime>0.331</twSUTime><twTotPathDel>5.246</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y98.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iGOT_SYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y106.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y93.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.027</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>1.525</twLogDel><twRouteDel>3.721</twRouteDel><twTotDel>5.246</twTotDel><twDestClk twEdge ="twRising">fifowr_clk</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="78"><twUnconstPath anchorID="79" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.616</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>4.250</twDel><twSUTime>0.331</twSUTime><twTotPathDel>4.581</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y96.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y93.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>1.252</twLogDel><twRouteDel>3.329</twRouteDel><twTotDel>4.581</twTotDel><twDestClk twEdge ="twRising">fifowr_clk</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="80"><twUnconstPath anchorID="81" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.485</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>4.119</twDel><twSUTime>0.331</twSUTime><twTotPathDel>4.450</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y93.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>1.252</twLogDel><twRouteDel>3.198</twRouteDel><twTotDel>4.450</twTotDel><twDestClk twEdge ="twRising">fifowr_clk</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (SLICE_X0Y90.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="82"><twUnconstPath anchorID="83" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.281</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twDel>4.915</twDel><twSUTime>0.331</twSUTime><twTotPathDel>5.246</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y98.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iGOT_SYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y106.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y93.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.027</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twBEL></twPathDel><twLogDel>1.525</twLogDel><twRouteDel>3.721</twRouteDel><twTotDel>5.246</twTotDel><twDestClk twEdge ="twRising">fifowr_clk</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="84"><twUnconstPath anchorID="85" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.616</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twDel>4.250</twDel><twSUTime>0.331</twSUTime><twTotPathDel>4.581</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y96.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y93.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twBEL></twPathDel><twLogDel>1.252</twLogDel><twRouteDel>3.329</twRouteDel><twTotDel>4.581</twTotDel><twDestClk twEdge ="twRising">fifowr_clk</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="86"><twUnconstPath anchorID="87" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.485</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twDel>4.119</twDel><twSUTime>0.331</twSUTime><twTotPathDel>4.450</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y93.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twBEL></twPathDel><twLogDel>1.252</twLogDel><twRouteDel>3.198</twRouteDel><twTotDel>4.450</twTotDel><twDestClk twEdge ="twRising">fifowr_clk</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (SLICE_X1Y92.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="88"><twUnconstPath anchorID="89" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.052</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twDel>4.686</twDel><twSUTime>0.331</twSUTime><twTotPathDel>5.017</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y98.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iGOT_SYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y106.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y93.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.027</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y92.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twBEL></twPathDel><twLogDel>1.525</twLogDel><twRouteDel>3.492</twRouteDel><twTotDel>5.017</twTotDel><twDestClk twEdge ="twRising">fifowr_clk</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="90"><twUnconstPath anchorID="91" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.387</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twDel>4.021</twDel><twSUTime>0.331</twSUTime><twTotPathDel>4.352</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y96.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y93.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y92.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twBEL></twPathDel><twLogDel>1.252</twLogDel><twRouteDel>3.100</twRouteDel><twTotDel>4.352</twTotDel><twDestClk twEdge ="twRising">fifowr_clk</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="92"><twUnconstPath anchorID="93" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.256</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twDel>3.890</twDel><twSUTime>0.331</twSUTime><twTotPathDel>4.221</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y93.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y92.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twBEL></twPathDel><twLogDel>1.252</twLogDel><twRouteDel>2.969</twRouteDel><twTotDel>4.221</twTotDel><twDestClk twEdge ="twRising">fifowr_clk</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (SLICE_X11Y102.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twUnconstPath anchorID="95" twDataPathType="twDataPathMinDelay" ><twTotDel>0.176</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR</twDest><twDel>0.257</twDel><twSUTime>0.046</twSUTime><twTotPathDel>0.211</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X10Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y102.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.046</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.118</twLogDel><twRouteDel>0.093</twRouteDel><twTotDel>0.211</twTotDel><twDestClk twEdge ="twRising">fifowr_clk</twDestClk><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X15Y102.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twUnconstPath anchorID="97" twDataPathType="twDataPathMinDelay" ><twTotDel>0.175</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twDest><twDel>0.257</twDel><twSUTime>0.047</twSUTime><twTotPathDel>0.210</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y102.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.047</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.117</twLogDel><twRouteDel>0.093</twRouteDel><twTotDel>0.210</twTotDel><twDestClk twEdge ="twRising">fifowr_clk</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X0Y90.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twUnconstPath anchorID="99" twDataPathType="twDataPathMinDelay" ><twTotDel>0.153</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>0.258</twDel><twSUTime>0.070</twSUTime><twTotPathDel>0.188</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y90.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y90.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.070</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>0.071</twLogDel><twRouteDel>0.117</twRouteDel><twTotDel>0.188</twTotDel><twDestClk twEdge ="twRising">fifowr_clk</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="100" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="TIG;" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>225</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>210</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E (SLICE_X40Y77.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twUnconstPath anchorID="102" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.111</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>4.111</twTotPathDel><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y109.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.584</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>3.584</twRouteDel><twTotDel>4.111</twTotDel><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X40Y75.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twUnconstPath anchorID="104" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.108</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>4.108</twTotPathDel><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y109.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y75.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.581</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>3.581</twRouteDel><twTotDel>4.108</twTotDel><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X40Y76.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twUnconstPath anchorID="106" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.000</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>4.000</twTotPathDel><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y109.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.473</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>3.473</twRouteDel><twTotDel>4.000</twTotDel><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="107" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_SYSCLK = PERIOD &quot;SYSCLK&quot; 100 MHz HIGH 50 %;" ScopeName="">TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>9615</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>318</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.955</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready (SLICE_X5Y195.C5), 10 paths
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.009</twSlack><twSrc BELType="FF">cmp_fmc_adc_100Ms_core/start</twSrc><twDest BELType="FF">cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready</twDest><twTotPathDel>1.956</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_100Ms_core/start</twSrc><twDest BELType='FF'>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y196.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/start</twComp><twBEL>cmp_fmc_adc_100Ms_core/start</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y197.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/start</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y197.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr&lt;6&gt;</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y195.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y195.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/ready</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y195.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr[4]_X_10_o_Mux_112_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y195.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/ready</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready_rstpot</twBEL><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>1.104</twRouteDel><twTotDel>1.956</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_c_BUFG</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.214</twSlack><twSrc BELType="FF">cmp_fmc_adc_100Ms_core/write</twSrc><twDest BELType="FF">cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready</twDest><twTotPathDel>1.751</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_100Ms_core/write</twSrc><twDest BELType='FF'>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y196.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/write</twComp><twBEL>cmp_fmc_adc_100Ms_core/write</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y197.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/write</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y197.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr&lt;6&gt;</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y195.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y195.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/ready</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y195.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr[4]_X_10_o_Mux_112_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y195.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/ready</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready_rstpot</twBEL><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready</twBEL></twPathDel><twLogDel>0.835</twLogDel><twRouteDel>0.916</twRouteDel><twTotDel>1.751</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_c_BUFG</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.444</twSlack><twSrc BELType="FF">cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd13</twSrc><twDest BELType="FF">cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready</twDest><twTotPathDel>2.493</twTotPathDel><twClkSkew dest = "0.127" src = "0.155">0.028</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd13</twSrc><twDest BELType='FF'>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_c_BUFG</twSrcClk><twPathDel><twSite>SLICE_X7Y198.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd14</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd13</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y194.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd13</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y194.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/status_iic&lt;10&gt;</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_i_sda_mstr_stm_mstr[4]_MUX_156_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y195.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_i_sda_mstr_stm_mstr[4]_MUX_156_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y195.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/ready</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y195.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr[4]_X_10_o_Mux_112_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y195.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/ready</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready_rstpot</twBEL><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready</twBEL></twPathDel><twLogDel>0.662</twLogDel><twRouteDel>1.831</twRouteDel><twTotDel>2.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_c_BUFG</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20 (SLICE_X2Y196.A6), 2 paths
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.273</twSlack><twSrc BELType="FF">cmp_fmc_adc_100Ms_core/start</twSrc><twDest BELType="FF">cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20</twDest><twTotPathDel>1.692</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_100Ms_core/start</twSrc><twDest BELType='FF'>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y196.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/start</twComp><twBEL>cmp_fmc_adc_100Ms_core/start</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y197.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/start</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y197.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr&lt;6&gt;</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y196.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y196.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd22</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20-In</twBEL><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20</twBEL></twPathDel><twLogDel>0.707</twLogDel><twRouteDel>0.985</twRouteDel><twTotDel>1.692</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_c_BUFG</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.478</twSlack><twSrc BELType="FF">cmp_fmc_adc_100Ms_core/write</twSrc><twDest BELType="FF">cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20</twDest><twTotPathDel>1.487</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_100Ms_core/write</twSrc><twDest BELType='FF'>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X5Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y196.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/write</twComp><twBEL>cmp_fmc_adc_100Ms_core/write</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y197.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/write</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y197.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr&lt;6&gt;</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y196.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y196.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd22</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20-In</twBEL><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20</twBEL></twPathDel><twLogDel>0.690</twLogDel><twRouteDel>0.797</twRouteDel><twTotDel>1.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_c_BUFG</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="66" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_0 (SLICE_X7Y197.CE), 66 paths
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">cmp_fmc_adc_100Ms_core/write</twSrc><twDest BELType="FF">cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_0</twDest><twTotPathDel>1.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_100Ms_core/write</twSrc><twDest BELType='FF'>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y196.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/write</twComp><twBEL>cmp_fmc_adc_100Ms_core/write</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y196.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/write</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y196.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd22</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr__n0419_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y197.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/_n0419_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y197.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_0</twBEL></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>0.827</twRouteDel><twTotDel>1.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_c_BUFG</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.011</twSlack><twSrc BELType="FF">cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr_12</twSrc><twDest BELType="FF">cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_0</twDest><twTotPathDel>3.909</twTotPathDel><twClkSkew dest = "0.836" src = "0.881">0.045</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr_12</twSrc><twDest BELType='FF'>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_c_BUFG</twSrcClk><twPathDel><twSite>SLICE_X3Y194.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr&lt;13&gt;</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y197.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y197.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/Mcompar_i_scl_cntr[30]_GND_41_o_LessThan_62_o_cy&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/Mcompar_i_scl_cntr[30]_GND_41_o_LessThan_62_o_lut&lt;2&gt;</twBEL><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/Mcompar_i_scl_cntr[30]_GND_41_o_LessThan_62_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y198.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/Mcompar_i_scl_cntr[30]_GND_41_o_LessThan_62_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y198.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_i_sda_mstr_stm_mstr[4]_MUX_156_o</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/Mcompar_i_scl_cntr[30]_GND_41_o_LessThan_62_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y196.D3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/Mcompar_i_scl_cntr[30]_GND_41_o_LessThan_62_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y196.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd22</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr__n0419_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y197.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/_n0419_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y197.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_0</twBEL></twPathDel><twLogDel>1.539</twLogDel><twRouteDel>2.370</twRouteDel><twTotDel>3.909</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_c_BUFG</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.040</twSlack><twSrc BELType="FF">cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr_12</twSrc><twDest BELType="FF">cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_0</twDest><twTotPathDel>3.880</twTotPathDel><twClkSkew dest = "0.836" src = "0.881">0.045</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr_12</twSrc><twDest BELType='FF'>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_c_BUFG</twSrcClk><twPathDel><twSite>SLICE_X3Y194.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr&lt;13&gt;</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y197.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y197.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/Mcompar_i_scl_cntr[30]_GND_41_o_LessThan_62_o_cy&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/Mcompar_i_scl_cntr[30]_GND_41_o_LessThan_62_o_lutdi2</twBEL><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/Mcompar_i_scl_cntr[30]_GND_41_o_LessThan_62_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y198.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/Mcompar_i_scl_cntr[30]_GND_41_o_LessThan_62_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y198.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_i_sda_mstr_stm_mstr[4]_MUX_156_o</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/Mcompar_i_scl_cntr[30]_GND_41_o_LessThan_62_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y196.D3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/Mcompar_i_scl_cntr[30]_GND_41_o_LessThan_62_o_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y196.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd22</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr__n0419_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y197.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/_n0419_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y197.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_0</twBEL></twPathDel><twLogDel>1.510</twLogDel><twRouteDel>2.370</twRouteDel><twTotDel>3.880</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_c_BUFG</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/mstr_dout_7 (SLICE_X4Y187.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.163</twSlack><twSrc BELType="FF">cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_7</twSrc><twDest BELType="FF">cmp_fmc_adc_100Ms_core/i2c_master_si570/mstr_dout_7</twDest><twTotPathDel>0.175</twTotPathDel><twClkSkew dest = "0.070" src = "0.058">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_7</twSrc><twDest BELType='FF'>cmp_fmc_adc_100Ms_core/i2c_master_si570/mstr_dout_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_c_BUFG</twSrcClk><twPathDel><twSite>SLICE_X5Y187.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data&lt;7&gt;</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y187.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.092</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y187.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.058</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/status_iic&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data&lt;7&gt;_rt</twBEL><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/mstr_dout_7</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.092</twRouteDel><twTotDel>0.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_c_BUFG</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/mstr_dout_4 (SLICE_X4Y187.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.174</twSlack><twSrc BELType="FF">cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_4</twSrc><twDest BELType="FF">cmp_fmc_adc_100Ms_core/i2c_master_si570/mstr_dout_4</twDest><twTotPathDel>0.186</twTotPathDel><twClkSkew dest = "0.070" src = "0.058">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_4</twSrc><twDest BELType='FF'>cmp_fmc_adc_100Ms_core/i2c_master_si570/mstr_dout_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_c_BUFG</twSrcClk><twPathDel><twSite>SLICE_X5Y187.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data&lt;7&gt;</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y187.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.104</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y187.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/status_iic&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data&lt;4&gt;_rt</twBEL><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/mstr_dout_4</twBEL></twPathDel><twLogDel>0.082</twLogDel><twRouteDel>0.104</twRouteDel><twTotDel>0.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_c_BUFG</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/mstr_dout_5 (SLICE_X4Y187.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.216</twSlack><twSrc BELType="FF">cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_5</twSrc><twDest BELType="FF">cmp_fmc_adc_100Ms_core/i2c_master_si570/mstr_dout_5</twDest><twTotPathDel>0.228</twTotPathDel><twClkSkew dest = "0.070" src = "0.058">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_5</twSrc><twDest BELType='FF'>cmp_fmc_adc_100Ms_core/i2c_master_si570/mstr_dout_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_c_BUFG</twSrcClk><twPathDel><twSite>SLICE_X5Y187.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data&lt;7&gt;</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y187.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.149</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y187.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.062</twDelInfo><twComp>cmp_fmc_adc_100Ms_core/status_iic&lt;3&gt;</twComp><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data&lt;5&gt;_rt</twBEL><twBEL>cmp_fmc_adc_100Ms_core/i2c_master_si570/mstr_dout_5</twBEL></twPathDel><twLogDel>0.079</twLogDel><twRouteDel>0.149</twRouteDel><twTotDel>0.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_c_BUFG</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="130"><twPinLimitBanner>Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="131" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="8.408" period="10.000" constraintValue="10.000" deviceLimit="1.592" freqLimit="628.141" physResource="sys_clk_c_BUFG/I0" logResource="sys_clk_c_BUFG/I0" locationPin="BUFGCTRL_X0Y27.I0" clockNet="sys_clk_c"/><twPinLimit anchorID="132" type="MINPERIOD" name="Tgtpper_GTGREFCLK0" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0" locationPin="GTPE2_COMMON_X0Y1.GTGREFCLK0" clockNet="sys_clk_c_BUFG"/><twPinLimit anchorID="133" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ack_mstr/CLK" logResource="cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ack_mstr/CK" locationPin="SLICE_X1Y191.CLK" clockNet="sys_clk_c_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="134" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC TS_CLK_250 = PERIOD &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50 % PRIORITY 1;" ScopeName="">TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;</twConstName><twItemCnt>6998</twItemCnt><twErrCntSetup>3</twErrCntSetup><twErrCntEndPt>3</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3397</twEndPtCnt><twPathErrCnt>3</twPathErrCnt><twMinPer>4.314</twMinPer></twConstHead><twPathRptBanner iPaths="7" iCriticalPaths="1" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (SLICE_X59Y193.C6), 7 paths
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.314</twSlack><twSrc BELType="OTHER">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twTotPathDel>3.630</twTotPathDel><twClkSkew dest = "1.163" src = "1.656">0.493</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>GTPE2_CHANNEL_X0Y6.RXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>GTPE2_CHANNEL_X0Y6.RXVALID</twSite><twDelType>Tgtpcko_RXVALID</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y194.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_rxvalid&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y194.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_active_lane&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/USER_RXVALID_OUT1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y194.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y194.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_active_lane&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/USER_RXVALID_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y193.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y193.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_rx1_elec_idle_gt</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twBEL></twPathDel><twLogDel>1.237</twLogDel><twRouteDel>2.393</twRouteDel><twTotDel>3.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.535</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twTotPathDel>2.228</twTotPathDel><twClkSkew dest = "0.677" src = "0.723">0.046</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X54Y194.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rate_idle_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y194.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y194.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_active_lane&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/USER_RXVALID_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y193.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y193.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_rx1_elec_idle_gt</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twBEL></twPathDel><twLogDel>0.663</twLogDel><twRouteDel>1.565</twRouteDel><twTotDel>2.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.923</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxvalid_cnt_1</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twTotPathDel>1.846</twTotPathDel><twClkSkew dest = "0.677" src = "0.717">0.040</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxvalid_cnt_1</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X62Y192.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y192.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxvalid_cnt&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxvalid_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y194.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxvalid_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y194.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_active_lane&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/USER_RXVALID_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y193.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y193.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_rx1_elec_idle_gt</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twBEL></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.140</twRouteDel><twTotDel>1.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="1" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (SLICE_X51Y190.C6), 7 paths
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.132</twSlack><twSrc BELType="OTHER">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twTotPathDel>3.443</twTotPathDel><twClkSkew dest = "1.165" src = "1.663">0.498</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>GTPE2_CHANNEL_X0Y7.RXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>GTPE2_CHANNEL_X0Y7.RXVALID</twSite><twDelType>Tgtpcko_RXVALID</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y189.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.657</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_rxvalid&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y189.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxcdrlock_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y189.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y189.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxcdrlock_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y190.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y190.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_rx0_elec_idle_gt</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twBEL></twPathDel><twLogDel>1.237</twLogDel><twRouteDel>2.206</twRouteDel><twTotDel>3.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.818</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twTotPathDel>1.951</twTotPathDel><twClkSkew dest = "0.679" src = "0.719">0.040</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y188.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X56Y188.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y189.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y189.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxcdrlock_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y190.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y190.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_rx0_elec_idle_gt</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twBEL></twPathDel><twLogDel>0.705</twLogDel><twRouteDel>1.246</twRouteDel><twTotDel>1.951</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.944</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twTotPathDel>1.825</twTotPathDel><twClkSkew dest = "0.679" src = "0.719">0.040</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y188.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X57Y188.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y189.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y189.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxcdrlock_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y189.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y189.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxcdrlock_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y190.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y190.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pipe_rx0_elec_idle_gt</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twBEL></twPathDel><twLogDel>0.662</twLogDel><twRouteDel>1.163</twRouteDel><twTotDel>1.825</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg1_0 (SLICE_X83Y196.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.024</twSlack><twSrc BELType="OTHER">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg1_0</twDest><twTotPathDel>3.305</twTotPathDel><twClkSkew dest = "1.135" src = "1.663">0.528</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="28" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>GTPE2_CHANNEL_X0Y7.RXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>GTPE2_CHANNEL_X0Y7.PHYSTATUS</twSite><twDelType>Tgtpcko_PHYSTATUS</twDelType><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y196.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.337</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_phystatus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y196.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.039</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/Mmux_RST_PHYSTATUS[3]_GND_397_o_mux_6_OUT11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg1_0</twBEL></twPathDel><twLogDel>0.968</twLogDel><twRouteDel>2.337</twRouteDel><twTotDel>3.305</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX1DATA9), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_rx_data_q_9</twSrc><twDest BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.398</twTotPathDel><twClkSkew dest = "0.924" src = "0.529">-0.395</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_rx_data_q_9</twSrc><twDest BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y189.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X57Y189.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pipe_rx1_data&lt;7&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_rx_data_q_9</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERX1DATA9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.740</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pipe_rx1_data&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.PIPECLK</twSite><twDelType>Tpcickc_MGT1</twDelType><twDelInfo twEdge="twFalling">-0.523</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.342</twLogDel><twRouteDel>0.740</twRouteDel><twTotDel>0.398</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>-85.9</twPctLog><twPctRoute>185.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_2 (SLICE_X83Y196.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/done</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_2</twDest><twTotPathDel>0.509</twTotPathDel><twClkSkew dest = "1.457" src = "1.144">-0.313</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/done</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X88Y197.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twSrcClk><twPathDel><twSite>SLICE_X88Y197.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_done&lt;2&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/done</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y196.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.410</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_done&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X83Y196.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.065</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/Mmux_RST_DRP_DONE[3]_GND_397_o_mux_1_OUT31</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_2</twBEL></twPathDel><twLogDel>0.099</twLogDel><twRouteDel>0.410</twRouteDel><twTotDel>0.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX0DATA2), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.006</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_rx_data_q_2</twSrc><twDest BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.406</twTotPathDel><twClkSkew dest = "0.924" src = "0.524">-0.400</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_rx_data_q_2</twSrc><twDest BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X66Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X66Y194.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pipe_rx0_data&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_rx_data_q_2</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERX0DATA2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.715</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pipe_rx0_data&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.PIPECLK</twSite><twDelType>Tpcickc_MGT0</twDelType><twDelInfo twEdge="twFalling">-0.473</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.309</twLogDel><twRouteDel>0.715</twRouteDel><twTotDel>0.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>-76.1</twPctLog><twPctRoute>176.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="155"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="156" type="MINPERIOD" name="Tpciper_PIPECLK(Fpipeclk)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" logResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" locationPin="PCIE_X0Y0.PIPECLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/pipe_clk"/><twPinLimit anchorID="157" type="MINPERIOD" name="Tgtpper_RXUSRCLK" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK" locationPin="GTPE2_CHANNEL_X0Y4.RXUSRCLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/pipe_clk"/><twPinLimit anchorID="158" type="MINPERIOD" name="Tgtpper_RXUSRCLK2" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2" locationPin="GTPE2_CHANNEL_X0Y4.RXUSRCLK2" clockNet="make4Lanes.pcieCore/v7_pcie_i/pipe_clk"/></twPinLimitRpt></twConst><twConst anchorID="159" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC TS_CLK_125 = PERIOD &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50 % PRIORITY 2;" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;</twConstName><twItemCnt>959</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>896</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.778</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/di_3 (SLICE_X77Y196.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.222</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/di_3</twDest><twTotPathDel>6.673</twTotPathDel><twClkSkew dest = "0.662" src = "0.696">0.034</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/di_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X81Y191.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twSrcClk><twPathDel><twSite>SLICE_X81Y191.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_dclk_reset</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y191.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_dclk_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_dclk_reset_INV_251_o</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_dclk_reset_INV_251_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y198.D1</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">2.211</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_dclk_reset_INV_251_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y198.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/DRP_RST_N_0</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/DRP_RST_N_01_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y196.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.517</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/DRP_RST_N_0</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y196.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/qdrp_di&lt;11&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/di_3</twBEL></twPathDel><twLogDel>0.941</twLogDel><twRouteDel>5.732</twRouteDel><twTotDel>6.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/di_8 (SLICE_X77Y196.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.222</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/di_8</twDest><twTotPathDel>6.673</twTotPathDel><twClkSkew dest = "0.662" src = "0.696">0.034</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/di_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X81Y191.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twSrcClk><twPathDel><twSite>SLICE_X81Y191.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_dclk_reset</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y191.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_dclk_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_dclk_reset_INV_251_o</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_dclk_reset_INV_251_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y198.D1</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">2.211</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_dclk_reset_INV_251_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y198.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/DRP_RST_N_0</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/DRP_RST_N_01_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y196.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.517</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/DRP_RST_N_0</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y196.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/qdrp_di&lt;11&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/di_8</twBEL></twPathDel><twLogDel>0.941</twLogDel><twRouteDel>5.732</twRouteDel><twTotDel>6.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/di_10 (SLICE_X77Y196.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.222</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/di_10</twDest><twTotPathDel>6.673</twTotPathDel><twClkSkew dest = "0.662" src = "0.696">0.034</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/di_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X81Y191.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twSrcClk><twPathDel><twSite>SLICE_X81Y191.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_dclk_reset</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y191.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_dclk_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_dclk_reset_INV_251_o</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_dclk_reset_INV_251_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y198.D1</twSite><twDelType>net</twDelType><twFanCnt>103</twFanCnt><twDelInfo twEdge="twRising">2.211</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_dclk_reset_INV_251_o</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y198.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/DRP_RST_N_0</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/DRP_RST_N_01_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y196.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.517</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/DRP_RST_N_0</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y196.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/qdrp_di&lt;11&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/di_10</twBEL></twPathDel><twLogDel>0.941</twLogDel><twRouteDel>5.732</twRouteDel><twTotDel>6.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_14 (SLICE_X85Y198.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.061</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_14</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_14</twDest><twTotPathDel>0.326</twTotPathDel><twClkSkew dest = "0.778" src = "0.513">-0.265</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_14</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twSrcClk><twPathDel><twSite>SLICE_X78Y198.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2&lt;14&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y198.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.241</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y198.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_mux_di&lt;23&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2&lt;14&gt;_rt</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_14</twBEL></twPathDel><twLogDel>0.085</twLogDel><twRouteDel>0.241</twRouteDel><twTotDel>0.326</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1 (SLICE_X83Y197.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.071</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd3</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twDest><twTotPathDel>0.464</twTotPathDel><twClkSkew dest = "1.458" src = "1.136">-0.322</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd3</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X80Y197.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X80Y197.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd3</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y197.C1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twFalling">0.358</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X83Y197.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.058</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_fsm[4]_GND_397_o_equal_75_o1</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>0.358</twRouteDel><twTotDel>0.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_12 (SLICE_X85Y198.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.075</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_12</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_12</twDest><twTotPathDel>0.340</twTotPathDel><twClkSkew dest = "0.778" src = "0.513">-0.265</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_12</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twSrcClk><twPathDel><twSite>SLICE_X78Y198.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2&lt;14&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y198.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y198.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_mux_di&lt;23&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2&lt;12&gt;_rt</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_12</twBEL></twPathDel><twLogDel>0.082</twLogDel><twRouteDel>0.258</twRouteDel><twTotDel>0.340</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="172"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;</twPinLimitBanner><twPinLimit anchorID="173" type="MINPERIOD" name="Tgtpper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" locationPin="GTPE2_CHANNEL_X0Y4.DRPCLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk"/><twPinLimit anchorID="174" type="MINPERIOD" name="Tgtpper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" locationPin="GTPE2_CHANNEL_X0Y5.DRPCLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk"/><twPinLimit anchorID="175" type="MINPERIOD" name="Tgtpper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" logResource="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" locationPin="GTPE2_CHANNEL_X0Y6.DRPCLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk"/></twPinLimitRpt></twConst><twConst anchorID="176" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC TS_CLK_USERCLK = PERIOD &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50 %;" ScopeName="">TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;</twConstName><twItemCnt>933</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>658</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ADDRBWRADDRL14), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.412</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>3.514</twTotPathDel><twClkSkew dest = "0.802" src = "0.811">0.009</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXRADDR10</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y45.ADDRBWRADDRL14</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.440</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y45.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>2.440</twRouteDel><twTotDel>3.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ADDRBWRADDRU14), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.412</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>3.514</twTotPathDel><twClkSkew dest = "0.802" src = "0.811">0.009</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXRADDR10</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y45.ADDRBWRADDRU14</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.440</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y45.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>2.440</twRouteDel><twTotDel>3.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ENBWRENL), 1 path
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.428</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>3.498</twTotPathDel><twClkSkew dest = "0.802" src = "0.811">0.009</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXREN</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y45.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.524</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_ren</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y45.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>2.524</twRouteDel><twTotDel>3.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI3), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.113</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>0.196</twTotPathDel><twClkSkew dest = "0.416" src = "0.333">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMTXWDATA57</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twFalling">0.035</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y41.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.457</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;57&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y41.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>-0.261</twLogDel><twRouteDel>0.457</twRouteDel><twTotDel>0.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>-133.2</twPctLog><twPctRoute>233.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI5), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>0.203</twTotPathDel><twClkSkew dest = "0.416" src = "0.333">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMTXWDATA59</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twFalling">0.042</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y41.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.457</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;59&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y41.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>-0.254</twLogDel><twRouteDel>0.457</twRouteDel><twTotDel>0.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>-125.1</twPctLog><twPctRoute>225.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI12), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.123</twSlack><twSrc BELType="CPU">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>0.206</twTotPathDel><twClkSkew dest = "0.416" src = "0.333">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMTXWDATA66</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twFalling">0.047</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y41.DIADI12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.455</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;66&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y41.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>-0.249</twLogDel><twRouteDel>0.455</twRouteDel><twTotDel>0.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/user_clk</twDestClk><twPctLog>-120.9</twPctLog><twPctRoute>220.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="189"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="190" type="MINPERIOD" name="Tpciper_USERCLK(Fuserclk)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" logResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" locationPin="PCIE_X0Y0.USERCLK" clockNet="make4Lanes.pcieCore/v7_pcie_i/user_clk"/><twPinLimit anchorID="191" type="MINPERIOD" name="Trper_CLKA" slack="1.830" period="4.000" constraintValue="4.000" deviceLimit="2.170" freqLimit="460.829" physResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL" logResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL" locationPin="RAMB36_X2Y46.CLKARDCLKL" clockNet="make4Lanes.pcieCore/v7_pcie_i/user_clk"/><twPinLimit anchorID="192" type="MINPERIOD" name="Trper_CLKA" slack="1.830" period="4.000" constraintValue="4.000" deviceLimit="2.170" freqLimit="460.829" physResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU" logResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU" locationPin="RAMB36_X2Y46.CLKARDCLKU" clockNet="make4Lanes.pcieCore/v7_pcie_i/user_clk"/></twPinLimitRpt></twConst><twConst anchorID="193" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC TS_CLK_USERCLK2 = PERIOD &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50 %;" ScopeName="">TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;</twConstName><twItemCnt>74360</twItemCnt><twErrCntSetup>327</twErrCntSetup><twErrCntEndPt>327</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>29509</twEndPtCnt><twPathErrCnt>1769</twPathErrCnt><twMinPer>5.033</twMinPer></twConstHead><twPathRptBanner iPaths="21" iCriticalPaths="17" sType="EndPoint">Paths for end point theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19 (SLICE_X65Y149.CX), 21 paths
</twPathRptBanner><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.033</twSlack><twSrc BELType="RAM">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19</twDest><twTotPathDel>4.998</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X6Y31.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y31.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y149.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y149.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>eb_dout&lt;19&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_39</twBEL><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y149.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>eb_dout&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y149.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_Write_mbuf</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19</twBEL></twPathDel><twLogDel>2.608</twLogDel><twRouteDel>2.390</twRouteDel><twTotDel>4.998</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.033</twSlack><twSrc BELType="RAM">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19</twDest><twTotPathDel>4.998</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X6Y31.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y31.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y149.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y149.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>eb_dout&lt;19&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_39</twBEL><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y149.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>eb_dout&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y149.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_Write_mbuf</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19</twBEL></twPathDel><twLogDel>2.608</twLogDel><twRouteDel>2.390</twRouteDel><twTotDel>4.998</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.905</twSlack><twSrc BELType="RAM">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19</twDest><twTotPathDel>4.870</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X4Y30.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>RAMB36_X4Y30.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y149.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y149.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>eb_dout&lt;19&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_39</twBEL><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y149.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>eb_dout&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y149.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_Write_mbuf</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19</twBEL></twPathDel><twLogDel>2.608</twLogDel><twRouteDel>2.262</twRouteDel><twTotDel>4.870</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>53.6</twPctLog><twPctRoute>46.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="541" iCriticalPaths="231" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tlast (SLICE_X45Y190.D6), 541 paths
</twPathRptBanner><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.852</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0_30</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tlast</twDest><twTotPathDel>4.817</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0_30</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tlast</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X37Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X37Y194.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>trn_rd&lt;28&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y195.B2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>trn_rd&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y195.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_lut&lt;1&gt;</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y196.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;7&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y197.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter11</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y190.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/new_pkt_len&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N34</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_IS_EOF&lt;1&gt;12_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y191.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter8</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/null_rx_tlast_xhdl012</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y190.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rdst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y190.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>make4Lanes.pcieCore/m_axis_rx_tlast</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/Mmux_TRN_REOF_NULL_RX_TLAST_MUX_412_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tlast</twBEL></twPathDel><twLogDel>1.811</twLogDel><twRouteDel>3.006</twRouteDel><twTotDel>4.817</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.760</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0_30</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tlast</twDest><twTotPathDel>4.725</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0_30</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tlast</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X37Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X37Y194.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>trn_rd&lt;28&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y195.B2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>trn_rd&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y195.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_lut&lt;1&gt;</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y196.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;7&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y192.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/new_pkt_len&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y192.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter7</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y190.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_len_counter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N34</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_IS_EOF&lt;1&gt;12_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y191.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter8</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/null_rx_tlast_xhdl012</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y190.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rdst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y190.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>make4Lanes.pcieCore/m_axis_rx_tlast</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/Mmux_TRN_REOF_NULL_RX_TLAST_MUX_412_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tlast</twBEL></twPathDel><twLogDel>1.730</twLogDel><twRouteDel>2.995</twRouteDel><twTotDel>4.725</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.742</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_7</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tlast</twDest><twTotPathDel>4.707</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_7</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tlast</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X41Y191.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X41Y191.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter&lt;6&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y191.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N35</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y191.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N35</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y192.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y192.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter6</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y190.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_len_counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N34</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_IS_EOF&lt;1&gt;12_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y191.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter8</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/null_rx_tlast_xhdl012</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y190.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rdst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y190.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>make4Lanes.pcieCore/m_axis_rx_tlast</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/Mmux_TRN_REOF_NULL_RX_TLAST_MUX_412_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tlast</twBEL></twPathDel><twLogDel>0.976</twLogDel><twRouteDel>3.731</twRouteDel><twTotDel>4.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="522" iCriticalPaths="206" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_4 (SLICE_X37Y191.B6), 522 paths
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.677</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0_30</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_4</twDest><twTotPathDel>4.642</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0_30</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X37Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X37Y194.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>trn_rd&lt;28&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y195.B2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>trn_rd&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y195.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_lut&lt;1&gt;</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y196.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;7&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y197.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter11</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y190.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/new_pkt_len&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N34</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_IS_EOF&lt;1&gt;12_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y191.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y191.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N35</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_RX_tkeep&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y191.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rx_tkeep&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y191.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>make4Lanes.pcieCore/m_axis_rx_tkeep&lt;6&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/Mmux_tkeep[7]_NULL_RX_tkeep[7]_mux_14_OUT51</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_4</twBEL></twPathDel><twLogDel>1.812</twLogDel><twRouteDel>2.830</twRouteDel><twTotDel>4.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.585</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0_30</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_4</twDest><twTotPathDel>4.550</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0_30</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X37Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X37Y194.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>trn_rd&lt;28&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y195.B2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>trn_rd&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y195.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_lut&lt;1&gt;</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y196.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;7&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y192.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/new_pkt_len&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y192.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter7</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y190.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_len_counter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N34</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_IS_EOF&lt;1&gt;12_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y191.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y191.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N35</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_RX_tkeep&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y191.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rx_tkeep&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y191.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>make4Lanes.pcieCore/m_axis_rx_tkeep&lt;6&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/Mmux_tkeep[7]_NULL_RX_tkeep[7]_mux_14_OUT51</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_4</twBEL></twPathDel><twLogDel>1.731</twLogDel><twRouteDel>2.819</twRouteDel><twTotDel>4.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.567</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_7</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_4</twDest><twTotPathDel>4.532</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_7</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X41Y191.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X41Y191.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter&lt;6&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y191.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N35</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y191.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N35</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y192.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_done</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y192.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter6</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y190.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_len_counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N34</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_IS_EOF&lt;1&gt;12_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y191.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y191.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/N35</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_RX_tkeep&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y191.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rx_tkeep&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y191.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>make4Lanes.pcieCore/m_axis_rx_tkeep&lt;6&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/Mmux_tkeep[7]_NULL_RX_tkeep[7]_mux_14_OUT51</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_4</twBEL></twPathDel><twLogDel>0.977</twLogDel><twRouteDel>3.555</twRouteDel><twTotDel>4.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X2Y30.DIBDI6), 1 path
</twPathRptBanner><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_42</twSrc><twDest BELType="RAM">theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twDest><twTotPathDel>0.003</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_42</twSrc><twDest BELType='RAM'>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X45Y151.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>theTlpControl/tx_Itf/mbuf_Din&lt;42&gt;</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_42</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y30.DIBDI6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.321</twDelInfo><twComp>theTlpControl/tx_Itf/mbuf_Din&lt;42&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y30.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.622</twDelInfo><twComp>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twBEL></twPathDel><twLogDel>-0.318</twLogDel><twRouteDel>0.321</twRouteDel><twTotDel>0.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>-10600.0</twPctLog><twPctRoute>10700.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X2Y30.DIBDI5), 1 path
</twPathRptBanner><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.014</twSlack><twSrc BELType="FF">theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_41</twSrc><twDest BELType="RAM">theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twDest><twTotPathDel>0.014</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_41</twSrc><twDest BELType='RAM'>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X45Y151.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>theTlpControl/tx_Itf/mbuf_Din&lt;42&gt;</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_41</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y30.DIBDI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.169</twDelInfo><twComp>theTlpControl/tx_Itf/mbuf_Din&lt;41&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y30.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twBEL></twPathDel><twLogDel>-0.155</twLogDel><twRouteDel>0.169</twRouteDel><twTotDel>0.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>-1107.1</twPctLog><twPctRoute>1207.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X2Y30.DIBDI2), 1 path
</twPathRptBanner><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.030</twSlack><twSrc BELType="FF">theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_38</twSrc><twDest BELType="RAM">theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twDest><twTotPathDel>0.030</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_38</twSrc><twDest BELType='RAM'>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twSrcClk><twPathDel><twSite>SLICE_X44Y150.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.347</twDelInfo><twComp>theTlpControl/tx_Itf/mbuf_Din&lt;38&gt;</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_38</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y30.DIBDI2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.305</twDelInfo><twComp>theTlpControl/tx_Itf/mbuf_Din&lt;38&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y30.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.622</twDelInfo><twComp>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twBEL></twPathDel><twLogDel>-0.275</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>0.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">trn_clk</twDestClk><twPctLog>-916.7</twPctLog><twPctRoute>1016.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="218"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="219" type="MINPERIOD" name="Tpciper_USERCLK2(Fuserclk2)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" logResource="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" locationPin="PCIE_X0Y0.USERCLK2" clockNet="trn_clk"/><twPinLimit anchorID="220" type="MINPERIOD" name="Trper_CLKB" slack="1.830" period="4.000" constraintValue="4.000" deviceLimit="2.170" freqLimit="460.829" physResource="theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKL" logResource="theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKL" locationPin="RAMB36_X2Y30.CLKARDCLKL" clockNet="trn_clk"/><twPinLimit anchorID="221" type="MINPERIOD" name="Trper_CLKA" slack="1.830" period="4.000" constraintValue="4.000" deviceLimit="2.170" freqLimit="460.829" physResource="theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKU" logResource="theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKU" locationPin="RAMB36_X2Y30.CLKARDCLKU" clockNet="trn_clk"/></twPinLimitRpt></twConst><twConst anchorID="222" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC TS_PIPE_RATE = FROM &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;" ScopeName="">TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;</twConstName><twItemCnt>726</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>420</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.745</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (SLICE_X80Y194.A1), 3 paths
</twPathRptBanner><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathFromToDelay"><twSlack>3.255</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twTotPathDel>4.470</twTotPathDel><twClkSkew dest = "2.827" src = "3.031">0.204</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X48Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y185.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y188.B1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y188.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_400_o_wide_mux_36_OUT511</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y194.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.788</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_start&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y194.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/reset_n_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y194.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_402_o_MUX_776_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twBEL></twPathDel><twLogDel>0.676</twLogDel><twRouteDel>3.794</twRouteDel><twTotDel>4.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathFromToDelay"><twSlack>3.796</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twTotPathDel>3.929</twTotPathDel><twClkSkew dest = "2.827" src = "3.031">0.204</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X48Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y185.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y188.B5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y188.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_400_o_wide_mux_36_OUT511</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y194.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.788</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_start&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y194.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/reset_n_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y194.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_402_o_MUX_776_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twBEL></twPathDel><twLogDel>0.676</twLogDel><twRouteDel>3.253</twRouteDel><twTotDel>3.929</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathFromToDelay"><twSlack>3.916</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twTotPathDel>3.807</twTotPathDel><twClkSkew dest = "2.827" src = "3.033">0.206</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X54Y188.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X54Y188.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y188.B2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y188.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_400_o_wide_mux_36_OUT511</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y194.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.788</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_start&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y194.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/reset_n_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y194.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_402_o_MUX_776_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twBEL></twPathDel><twLogDel>0.622</twLogDel><twRouteDel>3.185</twRouteDel><twTotDel>3.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (SLICE_X79Y197.A2), 3 paths
</twPathRptBanner><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathFromToDelay"><twSlack>3.409</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twTotPathDel>4.299</twTotPathDel><twClkSkew dest = "2.827" src = "3.048">0.221</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X104Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X104Y194.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y195.D1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y195.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_400_o_wide_mux_36_OUT511</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y194.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_start&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y194.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/reset_n_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[3]_OR_350_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y197.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[3]_OR_350_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y197.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_402_o_MUX_776_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twBEL></twPathDel><twLogDel>0.904</twLogDel><twRouteDel>3.395</twRouteDel><twTotDel>4.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathFromToDelay"><twSlack>4.467</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twTotPathDel>3.268</twTotPathDel><twClkSkew dest = "2.827" src = "3.021">0.194</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X77Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X77Y195.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y195.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y195.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_400_o_wide_mux_36_OUT511</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y194.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_start&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y194.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/reset_n_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[3]_OR_350_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y197.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[3]_OR_350_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y197.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_402_o_MUX_776_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twBEL></twPathDel><twLogDel>0.850</twLogDel><twRouteDel>2.418</twRouteDel><twTotDel>3.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathFromToDelay"><twSlack>4.812</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twTotPathDel>2.932</twTotPathDel><twClkSkew dest = "2.827" src = "3.012">0.185</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X78Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X78Y195.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y195.D3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y195.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_400_o_wide_mux_36_OUT511</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y194.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_start&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y194.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/reset_n_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[3]_OR_350_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y197.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[3]_OR_350_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y197.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_402_o_MUX_776_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twBEL></twPathDel><twLogDel>0.850</twLogDel><twRouteDel>2.082</twRouteDel><twTotDel>2.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (SLICE_X80Y194.C4), 4 paths
</twPathRptBanner><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathFromToDelay"><twSlack>3.709</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twDest><twTotPathDel>4.016</twTotPathDel><twClkSkew dest = "2.827" src = "3.031">0.204</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X48Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y185.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y191.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.496</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_idle&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/RATE_DRP_X161</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y194.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y194.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/reset_n_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y194.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_402_o_MUX_774_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>3.342</twRouteDel><twTotDel>4.016</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathFromToDelay"><twSlack>3.732</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twDest><twTotPathDel>3.993</twTotPathDel><twClkSkew dest = "2.827" src = "3.031">0.204</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X48Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y185.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y191.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_idle&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/RATE_DRP_X161</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y194.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y194.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/reset_n_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y194.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_402_o_MUX_774_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>3.319</twRouteDel><twTotDel>3.993</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathFromToDelay"><twSlack>4.182</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twDest><twTotPathDel>3.541</twTotPathDel><twClkSkew dest = "2.827" src = "3.033">0.206</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X54Y188.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X54Y188.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y191.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_idle&lt;0&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/RATE_DRP_X161</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y194.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y194.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/reset_n_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y194.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_402_o_MUX_774_o11</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twBEL></twPathDel><twLogDel>0.620</twLogDel><twRouteDel>2.921</twRouteDel><twTotDel>3.541</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_2 (SLICE_X83Y188.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="241"><twSlack>0.054</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/pclk_sel</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_2</twDest><twClkSkew dest = "0.774" src = "0.510">0.264</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/pclk_sel</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y189.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X84Y189.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/PIPE_PCLK_SEL_OUT&lt;2&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/pclk_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y188.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/PIPE_PCLK_SEL_OUT&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X83Y188.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.070</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_2</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.224</twRouteDel><twTotDel>0.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 (SLICE_X60Y192.A5), 1 path
</twPathRptBanner><twRacePath anchorID="242"><twSlack>0.204</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twDest><twClkSkew dest = "0.071" src = "0.058">0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y192.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y192.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/PIPE_PCLK_SEL_OUT&lt;1&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y192.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y192.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.075</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_rate&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0_rstpot</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.066</twLogDel><twRouteDel>0.151</twRouteDel><twTotDel>0.217</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 (SLICE_X54Y188.A6), 1 path
</twPathRptBanner><twRacePath anchorID="243"><twSlack>0.206</twSlack><twSrc BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2</twSrc><twDest BELType="FF">make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2</twDest><twClkSkew dest = "0.329" src = "0.293">0.036</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2</twSrc><twDest BELType='FF'>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y188.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X53Y188.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y188.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y188.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.046</twDelInfo><twComp>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_400_o_wide_mux_36_OUT41</twBEL><twBEL>make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2</twBEL></twPathDel><twLogDel>0.095</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.242</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">make4Lanes.pcieCore/v7_pcie_i/pipe_clk</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="244" twConstType="CLOCK_SKEW_LIMITS" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">Pin to Pin Skew Constraint;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twClkSkewLimit anchorID="245" slack="0.039" skew="0.560" arrv1name="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" arrv1="1.605" arrv2name="make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" arrv2="1.275" uncert="0.191"/></twConst><twConstRollupTable uID="10" anchorID="246"><twConstRollup name="TS_SYSCLK" fullName="TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="9.955" actualRollup="12.582" errors="0" errorRollup="330" items="9615" itemsRollup="83976"/><twConstRollup name="TS_CLK_250" fullName="TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;" type="child" depth="1" requirement="4.000" prefType="period" actual="4.314" actualRollup="N/A" errors="3" errorRollup="0" items="6998" itemsRollup="0"/><twConstRollup name="TS_CLK_125" fullName="TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;" type="child" depth="1" requirement="8.000" prefType="period" actual="6.778" actualRollup="N/A" errors="0" errorRollup="0" items="959" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK" fullName="TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="4.000" actualRollup="2.373" errors="0" errorRollup="0" items="933" itemsRollup="726"/><twConstRollup name="TS_PIPE_RATE" fullName="TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;" type="child" depth="2" requirement="8.000" prefType="maxdelay" actual="4.745" actualRollup="N/A" errors="0" errorRollup="0" items="726" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK2" fullName="TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="5.033" actualRollup="N/A" errors="327" errorRollup="0" items="74360" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="247">2</twUnmetConstCnt><twDataSheet anchorID="248" twNameLen="15"><twClk2SUList anchorID="249" twDestWidth="9"><twDest>sys_clk_n</twDest><twClk2SU><twSrc>sys_clk_n</twSrc><twRiseRise>4.655</twRiseRise></twClk2SU><twClk2SU><twSrc>sys_clk_p</twSrc><twRiseRise>4.655</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="250" twDestWidth="9"><twDest>sys_clk_p</twDest><twClk2SU><twSrc>sys_clk_n</twSrc><twRiseRise>4.655</twRiseRise></twClk2SU><twClk2SU><twSrc>sys_clk_p</twSrc><twRiseRise>4.655</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="251"><twErrCnt>330</twErrCnt><twScore>57686</twScore><twSetupScore>57686</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>96632</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>39798</twConnCnt></twConstCov><twStats anchorID="252"><twMinPer>9.955</twMinPer><twFootnote number="1" /><twMaxFreq>100.452</twMaxFreq><twMaxFromToDel>4.745</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Jan 13 15:15:23 2015 </twTimestamp></twFoot><twClientInfo anchorID="253"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1124 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
