{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771545783914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771545783915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 19 19:03:03 2026 " "Processing started: Thu Feb 19 19:03:03 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771545783915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771545783915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771545783915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1771545784197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1771545784197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_R vga_r top.sv(14) " "Verilog HDL Declaration information at top.sv(14): object \"VGA_R\" differs only in case from object \"vga_r\" in the same scope" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1771545789860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_G vga_g top.sv(15) " "Verilog HDL Declaration information at top.sv(15): object \"VGA_G\" differs only in case from object \"vga_g\" in the same scope" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1771545789860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_B vga_b top.sv(16) " "Verilog HDL Declaration information at top.sv(16): object \"VGA_B\" differs only in case from object \"vga_b\" in the same scope" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1771545789860 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.sv 8 8 " "Using design file top.sv, which is not specified as a design file for the current project, but contains definitions for 8 design units and 8 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771545789862 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_uart " "Found entity 2: vga_uart" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771545789862 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_double_buf " "Found entity 3: vga_double_buf" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771545789862 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga " "Found entity 4: vga" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771545789862 ""} { "Info" "ISGN_ENTITY_NAME" "5 dp_ram_sync_read " "Found entity 5: dp_ram_sync_read" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771545789862 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_wrapper " "Found entity 6: uart_wrapper" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 567 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771545789862 ""} { "Info" "ISGN_ENTITY_NAME" "7 UART_RX " "Found entity 7: UART_RX" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 631 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771545789862 ""} { "Info" "ISGN_ENTITY_NAME" "8 UART_TX " "Found entity 8: UART_TX" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771545789862 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1771545789862 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1771545789863 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 top.sv(6) " "Output port \"HEX5\" at top.sv(6) has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771545789864 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 top.sv(7) " "Output port \"HEX4\" at top.sv(7) has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771545789864 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 top.sv(8) " "Output port \"HEX3\" at top.sv(8) has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771545789864 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 top.sv(9) " "Output port \"HEX2\" at top.sv(9) has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771545789864 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 top.sv(10) " "Output port \"HEX1\" at top.sv(10) has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771545789864 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 top.sv(11) " "Output port \"HEX0\" at top.sv(11) has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771545789864 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_uart vga_uart:VGA_UART " "Elaborating entity \"vga_uart\" for hierarchy \"vga_uart:VGA_UART\"" {  } { { "top.sv" "VGA_UART" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771545789871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 top.sv(172) " "Verilog HDL assignment warning at top.sv(172): truncated value with size 32 to match size of target (17)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545789872 "|top|vga_uart:VGA_UART"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx top.sv(89) " "Output port \"tx\" at top.sv(89) has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771545789873 "|top|vga_uart:VGA_UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_double_buf vga_uart:VGA_UART\|vga_double_buf:VGA " "Elaborating entity \"vga_double_buf\" for hierarchy \"vga_uart:VGA_UART\|vga_double_buf:VGA\"" {  } { { "top.sv" "VGA" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771545789880 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 top.sv(338) " "Verilog HDL assignment warning at top.sv(338): truncated value with size 32 to match size of target (9)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545789881 "|top|vga_uart:VGA_UART|vga_double_buf:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(339) " "Verilog HDL assignment warning at top.sv(339): truncated value with size 32 to match size of target (8)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545789881 "|top|vga_uart:VGA_UART|vga_double_buf:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 top.sv(340) " "Verilog HDL assignment warning at top.sv(340): truncated value with size 32 to match size of target (17)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545789881 "|top|vga_uart:VGA_UART|vga_double_buf:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(353) " "Verilog HDL assignment warning at top.sv(353): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545789882 "|top|vga_uart:VGA_UART|vga_double_buf:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(354) " "Verilog HDL assignment warning at top.sv(354): truncated value with size 32 to match size of target (8)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545789882 "|top|vga_uart:VGA_UART|vga_double_buf:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 top.sv(355) " "Verilog HDL assignment warning at top.sv(355): truncated value with size 32 to match size of target (17)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545789882 "|top|vga_uart:VGA_UART|vga_double_buf:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(357) " "Verilog HDL assignment warning at top.sv(357): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545789882 "|top|vga_uart:VGA_UART|vga_double_buf:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(358) " "Verilog HDL assignment warning at top.sv(358): truncated value with size 32 to match size of target (8)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545789882 "|top|vga_uart:VGA_UART|vga_double_buf:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 top.sv(359) " "Verilog HDL assignment warning at top.sv(359): truncated value with size 32 to match size of target (17)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545789882 "|top|vga_uart:VGA_UART|vga_double_buf:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(377) " "Verilog HDL assignment warning at top.sv(377): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545789882 "|top|vga_uart:VGA_UART|vga_double_buf:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga_uart:VGA_UART\|vga_double_buf:VGA\|vga:VGA " "Elaborating entity \"vga\" for hierarchy \"vga_uart:VGA_UART\|vga_double_buf:VGA\|vga:VGA\"" {  } { { "top.sv" "VGA" { Text "C:/Github/SVML/Quartus_Project/top.sv" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771545789888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(478) " "Verilog HDL assignment warning at top.sv(478): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545789889 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|vga:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top.sv(502) " "Verilog HDL assignment warning at top.sv(502): truncated value with size 32 to match size of target (10)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545789889 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|vga:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top.sv(506) " "Verilog HDL assignment warning at top.sv(506): truncated value with size 32 to match size of target (10)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545789889 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|vga:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(512) " "Verilog HDL assignment warning at top.sv(512): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545789889 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|vga:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(513) " "Verilog HDL assignment warning at top.sv(513): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545789890 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|vga:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(516) " "Verilog HDL assignment warning at top.sv(516): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545789890 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|vga:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(518) " "Verilog HDL assignment warning at top.sv(518): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545789890 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|vga:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(519) " "Verilog HDL assignment warning at top.sv(519): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545789890 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|vga:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(520) " "Verilog HDL assignment warning at top.sv(520): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545789890 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|vga:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top.sv(523) " "Verilog HDL assignment warning at top.sv(523): truncated value with size 32 to match size of target (10)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545789890 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|vga:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top.sv(524) " "Verilog HDL assignment warning at top.sv(524): truncated value with size 32 to match size of target (10)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545789890 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|vga:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_ram_sync_read vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0 " "Elaborating entity \"dp_ram_sync_read\" for hierarchy \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\"" {  } { { "top.sv" "RAM_0" { Text "C:/Github/SVML/Quartus_Project/top.sv" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771545789897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wrapper vga_uart:VGA_UART\|uart_wrapper:UART " "Elaborating entity \"uart_wrapper\" for hierarchy \"vga_uart:VGA_UART\|uart_wrapper:UART\"" {  } { { "top.sv" "UART" { Text "C:/Github/SVML/Quartus_Project/top.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771545790181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX vga_uart:VGA_UART\|uart_wrapper:UART\|UART_TX:UART_TX1 " "Elaborating entity \"UART_TX\" for hierarchy \"vga_uart:VGA_UART\|uart_wrapper:UART\|UART_TX:UART_TX1\"" {  } { { "top.sv" "UART_TX1" { Text "C:/Github/SVML/Quartus_Project/top.sv" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771545790185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(852) " "Verilog HDL assignment warning at top.sv(852): truncated value with size 32 to match size of target (8)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545790186 "|top|vga_uart:VGA_UART|uart_wrapper:UART|UART_TX:UART_TX1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(862) " "Verilog HDL assignment warning at top.sv(862): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545790186 "|top|vga_uart:VGA_UART|uart_wrapper:UART|UART_TX:UART_TX1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX vga_uart:VGA_UART\|uart_wrapper:UART\|UART_RX:UART_RX1 " "Elaborating entity \"UART_RX\" for hierarchy \"vga_uart:VGA_UART\|uart_wrapper:UART\|UART_RX:UART_RX1\"" {  } { { "top.sv" "UART_RX1" { Text "C:/Github/SVML/Quartus_Project/top.sv" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771545790193 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(710) " "Verilog HDL assignment warning at top.sv(710): truncated value with size 32 to match size of target (8)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545790194 "|top|vga_uart:VGA_UART|uart_wrapper:UART|UART_RX:UART_RX1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(719) " "Verilog HDL assignment warning at top.sv(719): truncated value with size 32 to match size of target (8)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545790194 "|top|vga_uart:VGA_UART|uart_wrapper:UART|UART_RX:UART_RX1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(727) " "Verilog HDL assignment warning at top.sv(727): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545790195 "|top|vga_uart:VGA_UART|uart_wrapper:UART|UART_RX:UART_RX1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(742) " "Verilog HDL assignment warning at top.sv(742): truncated value with size 32 to match size of target (8)" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771545790195 "|top|vga_uart:VGA_UART|uart_wrapper:UART|UART_RX:UART_RX1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|mem " "RAM logic \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|mem\" is uninferred due to asynchronous read logic" {  } { { "top.sv" "mem" { Text "C:/Github/SVML/Quartus_Project/top.sv" 549 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1771545790368 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|mem " "RAM logic \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|mem\" is uninferred due to asynchronous read logic" {  } { { "top.sv" "mem" { Text "C:/Github/SVML/Quartus_Project/top.sv" 549 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1771545790368 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1771545790368 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76800 " "Parameter NUMWORDS_B set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76800 " "Parameter NUMWORDS_B set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771545790415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771545790415 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1771545790415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771545790461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771545790461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771545790461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771545790461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771545790461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771545790461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771545790461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771545790461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771545790461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771545790461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771545790461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771545790461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771545790461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771545790461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771545790461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771545790461 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771545790461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ghg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ghg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ghg1 " "Found entity 1: altsyncram_ghg1" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771545790497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771545790497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_r8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_r8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_r8a " "Found entity 1: decode_r8a" {  } { { "db/decode_r8a.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/decode_r8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771545790527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771545790527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b3b " "Found entity 1: mux_b3b" {  } { { "db/mux_b3b.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/mux_b3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771545790556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771545790556 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a6 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 432 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_1|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a7 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 432 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_1|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a14 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 432 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_1|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a15 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 465 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 432 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_1|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a22 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 432 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_1|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a23 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 432 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_1|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a30 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 885 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 432 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_1|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a31 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 432 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_1|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a38 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 1109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 432 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_1|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a39 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 1137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 432 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_1|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a46 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 1333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 432 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_1|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a47 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 1361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 432 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_1|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a54 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 432 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_1|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a55 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 1585 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 432 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_1|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a62 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 1781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 432 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_1|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a63 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 1809 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 432 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_1|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a70 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 2005 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 432 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_1|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a71 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 2033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 432 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_1|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a78 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 2229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 432 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_1|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a79 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_1\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 2257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 432 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_1|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a6 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 417 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_0|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a7 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 417 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_0|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a14 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 417 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_0|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a15 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 465 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 417 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_0|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a22 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 417 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_0|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a23 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 417 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_0|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a30 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 885 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 417 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_0|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a31 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 417 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_0|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a38 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 1109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 417 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_0|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a39 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 1137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 417 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_0|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a46 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 1333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 417 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_0|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a47 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 1361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 417 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_0|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a54 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 417 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_0|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a55 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 1585 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 417 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_0|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a62 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 1781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 417 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_0|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a63 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 1809 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 417 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_0|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a70 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 2005 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 417 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_0|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a71 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 2033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 417 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_0|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a78 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 2229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 417 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_0|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a79 " "Synthesized away node \"vga_uart:VGA_UART\|vga_double_buf:VGA\|dp_ram_sync_read:RAM_0\|altsyncram:mem_rtl_0\|altsyncram_ghg1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_ghg1.tdf" "" { Text "C:/Github/SVML/Quartus_Project/db/altsyncram_ghg1.tdf" 2257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 417 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 202 0 0 } } { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545790700 "|top|vga_uart:VGA_UART|vga_double_buf:VGA|dp_ram_sync_read:RAM_0|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ram_block1a79"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1771545790700 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1771545790700 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1771545790737 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771545790748 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771545790748 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771545790748 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771545790748 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771545790748 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771545790748 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771545790748 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771545790748 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771545790748 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771545790748 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771545790748 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771545790748 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771545790748 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771545790748 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771545790748 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771545790748 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1771545790748 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771545790848 "|top|VGA_B[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1771545790848 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1771545790909 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771545791342 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_Lite 185 " "Ignored 185 assignments for entity \"DE10_Lite\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_RESET_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_RESET_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_ADC_10 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_ADC_10 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_CS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_CS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SCLK -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SCLK -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDI -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDI -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDO -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDO -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1771545791370 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1771545791370 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Github/SVML/Quartus_Project/output_files/top.map.smsg " "Generated suppressed messages file C:/Github/SVML/Quartus_Project/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771545791402 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1771545791552 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771545791552 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545791614 "|top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545791614 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545791614 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545791614 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545791614 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545791614 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545791614 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545791614 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545791614 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545791614 "|top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top.sv" "" { Text "C:/Github/SVML/Quartus_Project/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771545791614 "|top|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1771545791614 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "598 " "Implemented 598 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1771545791615 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1771545791615 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1771545791615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "383 " "Implemented 383 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1771545791615 ""} { "Info" "ICUT_CUT_TM_RAMS" "120 " "Implemented 120 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1771545791615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1771545791615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 344 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 344 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4945 " "Peak virtual memory: 4945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771545791660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 19 19:03:11 2026 " "Processing ended: Thu Feb 19 19:03:11 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771545791660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771545791660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771545791660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771545791660 ""}
