Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.89 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.90 secs
 
--> Reading design: DrumHero.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DrumHero.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DrumHero"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : DrumHero
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "vga_sync.v" in library work
Compiling verilog file "Tubo.v" in library work
Module <vga_sync> compiled
Compiling verilog file "SelectorM.v" in library work
Module <Tubo> compiled
Compiling verilog file "Puntuacion.v" in library work
Module <SelectorM> compiled
Compiling verilog file "Maquina_pintar.v" in library work
Module <Puntuacion> compiled
Compiling verilog file "MaquinaNivel1.v" in library work
Module <Maquina_pintar> compiled
Compiling verilog file "Filtro.v" in library work
Module <MaquinaNivel1> compiled
Compiling verilog file "DoubleDabbing.v" in library work
Module <Filtro> compiled
Compiling verilog file "ControladorSiete.v" in library work
Module <DoubleDabbing> compiled
Compiling verilog file "clock32pps.v" in library work
Module <ControladorSiete> compiled
Compiling verilog file "DrumHero.v" in library work
Module <clock32pps> compiled
Module <DrumHero> compiled
No errors in compilation
Analysis of file <"DrumHero.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <DrumHero> in library <work> with parameters.
	posicionBandaStatic = "00000000000000000000000110000000"

Analyzing hierarchy for module <MaquinaNivel1> in library <work> with parameters.
	Inicial = "00000000000000000000000000000000"
	Jugando = "00000000000000000000000000000001"

Analyzing hierarchy for module <Maquina_pintar> in library <work> with parameters.
	Inicial = "00000000000000000000000000000000"
	pintar = "00000000000000000000000000000001"
	pintarBanda1 = "00000000000000000000000000000011"
	pintarBanda2 = "00000000000000000000000000000100"
	pintarBanda3 = "00000000000000000000000000000101"
	pintarBanda4 = "00000000000000000000000000000110"
	pintarBanda5 = "00000000000000000000000000000111"
	pintarBandaEstatica = "00000000000000000000000000000010"

Analyzing hierarchy for module <vga_sync> in library <work> with parameters.
	HB = "00000000000000000000000000010000"
	HD = "00000000000000000000001010000000"
	HF = "00000000000000000000000000110000"
	HR = "00000000000000000000000001100000"
	VB = "00000000000000000000000000100001"
	VD = "00000000000000000000000111100000"
	VF = "00000000000000000000000000001010"
	VR = "00000000000000000000000000000010"

Analyzing hierarchy for module <Tubo> in library <work> with parameters.
	colorC1 = "00000000000000000000000000000001"
	colorC2 = "00000000000000000000000000000100"
	colorC3 = "00000000000000000000000000000101"
	colorC4 = "00000000000000000000000000000010"
	colorC5 = "00000000000000000000000000000110"
	cuadro1 = "00000000000000000000000001010000"
	cuadro2 = "00000000000000000000000010110000"
	cuadro3 = "00000000000000000000000100010000"
	cuadro4 = "00000000000000000000000101110000"
	cuadro5 = "00000000000000000000000111010000"
	fondoT = "00000000000000000000000000000111"

Analyzing hierarchy for module <clock32pps> in library <work>.

Analyzing hierarchy for module <Puntuacion> in library <work>.

Analyzing hierarchy for module <DoubleDabbing> in library <work>.

Analyzing hierarchy for module <Filtro> in library <work>.

Analyzing hierarchy for module <SelectorM> in library <work> with parameters.
	Cuarto = "00000000000000000000011001000000"
	Primero = "00000000000000000000000110010000"
	Segundo = "00000000000000000000001100100000"
	Tercero = "00000000000000000000010010110000"

Analyzing hierarchy for module <ControladorSiete> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <DrumHero>.
	posicionBandaStatic = 32'sb00000000000000000000000110000000
WARNING:Xst:852 - "DrumHero.v" line 114: Unconnected input port 'posL1' of instance 'puntuar' is tied to GND.
WARNING:Xst:852 - "DrumHero.v" line 114: Unconnected input port 'posL2' of instance 'puntuar' is tied to GND.
WARNING:Xst:852 - "DrumHero.v" line 114: Unconnected input port 'posL3' of instance 'puntuar' is tied to GND.
WARNING:Xst:852 - "DrumHero.v" line 114: Unconnected input port 'posL4' of instance 'puntuar' is tied to GND.
WARNING:Xst:852 - "DrumHero.v" line 114: Unconnected input port 'posL5' of instance 'puntuar' is tied to GND.
Module <DrumHero> is correct for synthesis.
 
Analyzing module <MaquinaNivel1> in library <work>.
	Inicial = 32'sb00000000000000000000000000000000
	Jugando = 32'sb00000000000000000000000000000001
Module <MaquinaNivel1> is correct for synthesis.
 
Analyzing module <Maquina_pintar> in library <work>.
	Inicial = 32'sb00000000000000000000000000000000
	pintar = 32'sb00000000000000000000000000000001
	pintarBanda1 = 32'sb00000000000000000000000000000011
	pintarBanda2 = 32'sb00000000000000000000000000000100
	pintarBanda3 = 32'sb00000000000000000000000000000101
	pintarBanda4 = 32'sb00000000000000000000000000000110
	pintarBanda5 = 32'sb00000000000000000000000000000111
	pintarBandaEstatica = 32'sb00000000000000000000000000000010
Module <Maquina_pintar> is correct for synthesis.
 
Analyzing module <vga_sync> in library <work>.
	HB = 32'sb00000000000000000000000000010000
	HD = 32'sb00000000000000000000001010000000
	HF = 32'sb00000000000000000000000000110000
	HR = 32'sb00000000000000000000000001100000
	VB = 32'sb00000000000000000000000000100001
	VD = 32'sb00000000000000000000000111100000
	VF = 32'sb00000000000000000000000000001010
	VR = 32'sb00000000000000000000000000000010
Module <vga_sync> is correct for synthesis.
 
Analyzing module <Tubo> in library <work>.
	colorC1 = 32'sb00000000000000000000000000000001
	colorC2 = 32'sb00000000000000000000000000000100
	colorC3 = 32'sb00000000000000000000000000000101
	colorC4 = 32'sb00000000000000000000000000000010
	colorC5 = 32'sb00000000000000000000000000000110
	cuadro1 = 32'sb00000000000000000000000001010000
	cuadro2 = 32'sb00000000000000000000000010110000
	cuadro3 = 32'sb00000000000000000000000100010000
	cuadro4 = 32'sb00000000000000000000000101110000
	cuadro5 = 32'sb00000000000000000000000111010000
	fondoT = 32'sb00000000000000000000000000000111
Module <Tubo> is correct for synthesis.
 
Analyzing module <clock32pps> in library <work>.
Module <clock32pps> is correct for synthesis.
 
Analyzing module <Puntuacion> in library <work>.
Module <Puntuacion> is correct for synthesis.
 
Analyzing module <DoubleDabbing> in library <work>.
Module <DoubleDabbing> is correct for synthesis.
 
Analyzing module <Filtro> in library <work>.
Module <Filtro> is correct for synthesis.
 
Analyzing module <SelectorM> in library <work>.
	Cuarto = 32'sb00000000000000000000011001000000
	Primero = 32'sb00000000000000000000000110010000
	Segundo = 32'sb00000000000000000000001100100000
	Tercero = 32'sb00000000000000000000010010110000
Module <SelectorM> is correct for synthesis.
 
Analyzing module <ControladorSiete> in library <work>.
Module <ControladorSiete> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MaquinaNivel1>.
    Related source file is "MaquinaNivel1.v".
    Found 1-bit register for signal <state>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <MaquinaNivel1> synthesized.


Synthesizing Unit <Maquina_pintar>.
    Related source file is "Maquina_pintar.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 25                                             |
    | Inputs             | 12                                             |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Maquina_pintar> synthesized.


Synthesizing Unit <vga_sync>.
    Related source file is "vga_sync.v".
    Found 10-bit adder for signal <h_count_next$addsub0000> created at line 91.
    Found 10-bit register for signal <h_count_reg>.
    Found 10-bit comparator greatequal for signal <h_sync_next$cmp_ge0000> created at line 108.
    Found 10-bit comparator lessequal for signal <h_sync_next$cmp_le0000> created at line 108.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 10-bit adder for signal <v_count_next$addsub0000> created at line 101.
    Found 10-bit register for signal <v_count_reg>.
    Found 10-bit comparator greatequal for signal <v_sync_next$cmp_ge0000> created at line 111.
    Found 10-bit comparator lessequal for signal <v_sync_next$cmp_le0000> created at line 111.
    Found 1-bit register for signal <v_sync_reg>.
    Found 11-bit comparator less for signal <video_on$cmp_lt0000> created at line 114.
    Found 10-bit comparator less for signal <video_on$cmp_lt0001> created at line 114.
    Summary:
	inferred  23 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <vga_sync> synthesized.


Synthesizing Unit <Tubo>.
    Related source file is "Tubo.v".
WARNING:Xst:1780 - Signal <posXI> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit up counter for signal <posicionYS>.
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 62.
    Found 1-bit register for signal <cuadrado1>.
    Found 10-bit comparator greater for signal <cuadrado1$cmp_gt0000> created at line 62.
    Found 10-bit comparator greater for signal <cuadrado1$cmp_gt0001> created at line 62.
    Found 10-bit comparator lessequal for signal <cuadrado1$cmp_le0000> created at line 62.
    Found 11-bit comparator lessequal for signal <cuadrado1$cmp_le0001> created at line 62.
    Found 1-bit register for signal <cuadrado2>.
    Found 10-bit comparator greater for signal <cuadrado2$cmp_gt0000> created at line 65.
    Found 10-bit comparator lessequal for signal <cuadrado2$cmp_le0000> created at line 65.
    Found 1-bit register for signal <cuadrado3>.
    Found 10-bit comparator greater for signal <cuadrado3$cmp_gt0000> created at line 68.
    Found 10-bit comparator lessequal for signal <cuadrado3$cmp_le0000> created at line 68.
    Found 1-bit register for signal <cuadrado4>.
    Found 10-bit comparator greater for signal <cuadrado4$cmp_gt0000> created at line 71.
    Found 10-bit comparator lessequal for signal <cuadrado4$cmp_le0000> created at line 71.
    Found 1-bit register for signal <cuadrado5>.
    Found 10-bit comparator greater for signal <cuadrado5$cmp_gt0000> created at line 74.
    Found 10-bit comparator lessequal for signal <cuadrado5$cmp_le0000> created at line 74.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  12 Comparator(s).
Unit <Tubo> synthesized.


Synthesizing Unit <clock32pps>.
    Related source file is "clock32pps.v".
    Found 22-bit comparator equal for signal <clk32>.
    Found 21-bit adder for signal <$sub0000> created at line 41.
    Found 21-bit subtractor for signal <$sub0001> created at line 41.
    Found 19-bit adder for signal <contador$addsub0000> created at line 42.
    Found 22-bit comparator equal for signal <contador$cmp_eq0000> created at line 41.
    Found 19-bit register for signal <sigcontador>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <clock32pps> synthesized.


Synthesizing Unit <Puntuacion>.
    Related source file is "Puntuacion.v".
WARNING:Xst:647 - Input <posL5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 13-bit register for signal <puntuacion>.
    Found 4-bit up counter for signal <teclasPasadas>.
    Summary:
	inferred   1 Counter(s).
	inferred  13 D-type flip-flop(s).
Unit <Puntuacion> synthesized.


Synthesizing Unit <DoubleDabbing>.
    Related source file is "DoubleDabbing.v".
    Found 4-bit adder for signal <$add0000> created at line 49.
    Found 4-bit adder for signal <$add0001> created at line 50.
    Found 4-bit adder for signal <$add0002> created at line 51.
    Found 4-bit adder for signal <$add0003> created at line 52.
    Found 5-bit up counter for signal <contador>.
    Found 13-bit register for signal <EntradaTemp>.
    Found 30-bit register for signal <Registro>.
    Found 4-bit comparator greater for signal <Registro$cmp_gt0000> created at line 49.
    Found 4-bit comparator greater for signal <Registro$cmp_gt0001> created at line 50.
    Found 4-bit comparator greater for signal <Registro$cmp_gt0002> created at line 51.
    Found 4-bit comparator greater for signal <Registro$cmp_gt0003> created at line 52.
    Found 13-bit comparator not equal for signal <Registro_29$cmp_ne0000> created at line 39.
    Summary:
	inferred   1 Counter(s).
	inferred  43 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <DoubleDabbing> synthesized.


Synthesizing Unit <Filtro>.
    Related source file is "Filtro.v".
Unit <Filtro> synthesized.


Synthesizing Unit <SelectorM>.
    Related source file is "SelectorM.v".
    Found 4-bit register for signal <Activadores>.
    Found 11-bit up counter for signal <contador>.
    Summary:
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <SelectorM> synthesized.


Synthesizing Unit <ControladorSiete>.
    Related source file is "ControladorSiete.v".
    Found 16x7-bit ROM for signal <Salida>.
    Summary:
	inferred   1 ROM(s).
Unit <ControladorSiete> synthesized.


Synthesizing Unit <DrumHero>.
    Related source file is "DrumHero.v".
WARNING:Xst:647 - Input <boton1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <boton2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <boton3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <boton4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <boton5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <posicionBandaPrincipal> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SalidaMaquinaPintar<5:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <EntradaMaquinaPintar<5:3>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <EntradaMaquinaPintar<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <DrumHero> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 2
 10-bit adder carry out                                : 2
 19-bit adder                                          : 1
 21-bit adder                                          : 1
 21-bit subtractor                                     : 1
 4-bit adder                                           : 4
# Counters                                             : 5
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 50
 1-bit register                                        : 44
 10-bit register                                       : 2
 13-bit register                                       : 2
 19-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 37
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 12
 10-bit comparator less                                : 1
 10-bit comparator lessequal                           : 12
 11-bit comparator less                                : 1
 11-bit comparator lessequal                           : 2
 13-bit comparator not equal                           : 1
 22-bit comparator equal                               : 2
 4-bit comparator greater                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <segundaEtapa/state/FSM> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00000001
 0001  | 00000010
 0010  | 10000000
 0011  | 00000100
 0100  | 00001000
 0101  | 00010000
 0110  | 00100000
 0111  | 01000000
-------------------
INFO:Xst:2261 - The FF/Latch <FFd2> in Unit <FSM> is equivalent to the following 2 FFs/Latches, which will be removed : <FFd3> <FFd4> 
INFO:Xst:2261 - The FF/Latch <puntuacion_0> in Unit <puntuar> is equivalent to the following 12 FFs/Latches, which will be removed : <puntuacion_1> <puntuacion_2> <puntuacion_3> <puntuacion_4> <puntuacion_5> <puntuacion_6> <puntuacion_7> <puntuacion_8> <puntuacion_9> <puntuacion_10> <puntuacion_11> <puntuacion_12> 
WARNING:Xst:1293 - FF/Latch <EntradaTemp_12> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <EntradaTemp_11> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <EntradaTemp_10> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <EntradaTemp_9> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <EntradaTemp_8> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <EntradaTemp_7> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <EntradaTemp_6> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <EntradaTemp_5> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <EntradaTemp_4> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <EntradaTemp_3> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <EntradaTemp_2> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <EntradaTemp_1> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <EntradaTemp_0> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Registro_0> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Registro_2> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Registro_3> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Registro_1> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Registro_4> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Registro_5> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Registro_7> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Registro_8> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Registro_6> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Registro_9> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Registro_10> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Registro_12> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Registro_11> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <puntuacion_0> has a constant value of 0 in block <puntuar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <FFd2> has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Registro_13> has a constant value of 0 in block <CBD>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 2
 10-bit adder carry out                                : 2
 19-bit adder                                          : 1
 21-bit adder                                          : 1
 21-bit subtractor                                     : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 3
# Counters                                             : 5
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 112
 Flip-Flops                                            : 112
# Comparators                                          : 37
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 12
 10-bit comparator less                                : 1
 10-bit comparator lessequal                           : 12
 11-bit comparator less                                : 1
 11-bit comparator lessequal                           : 2
 13-bit comparator not equal                           : 1
 22-bit comparator equal                               : 2
 4-bit comparator greater                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <puntuacion_0> has a constant value of 0 in block <Puntuacion>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <puntuacion_1> has a constant value of 0 in block <Puntuacion>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <puntuacion_2> has a constant value of 0 in block <Puntuacion>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <puntuacion_3> has a constant value of 0 in block <Puntuacion>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <puntuacion_4> has a constant value of 0 in block <Puntuacion>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <puntuacion_5> has a constant value of 0 in block <Puntuacion>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <puntuacion_6> has a constant value of 0 in block <Puntuacion>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <puntuacion_7> has a constant value of 0 in block <Puntuacion>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <puntuacion_8> has a constant value of 0 in block <Puntuacion>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <puntuacion_9> has a constant value of 0 in block <Puntuacion>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <puntuacion_10> has a constant value of 0 in block <Puntuacion>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <puntuacion_11> has a constant value of 0 in block <Puntuacion>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <puntuacion_12> has a constant value of 0 in block <Puntuacion>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <EntradaTemp_0> in Unit <DoubleDabbing> is equivalent to the following 12 FFs/Latches, which will be removed : <EntradaTemp_1> <EntradaTemp_2> <EntradaTemp_3> <EntradaTemp_4> <EntradaTemp_5> <EntradaTemp_6> <EntradaTemp_7> <EntradaTemp_8> <EntradaTemp_9> <EntradaTemp_10> <EntradaTemp_11> <EntradaTemp_12> 
WARNING:Xst:1293 - FF/Latch <Registro_11> has a constant value of 0 in block <DoubleDabbing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Registro_12> has a constant value of 0 in block <DoubleDabbing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Registro_10> has a constant value of 0 in block <DoubleDabbing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Registro_9> has a constant value of 0 in block <DoubleDabbing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Registro_6> has a constant value of 0 in block <DoubleDabbing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Registro_8> has a constant value of 0 in block <DoubleDabbing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Registro_7> has a constant value of 0 in block <DoubleDabbing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Registro_5> has a constant value of 0 in block <DoubleDabbing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Registro_4> has a constant value of 0 in block <DoubleDabbing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Registro_1> has a constant value of 0 in block <DoubleDabbing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Registro_3> has a constant value of 0 in block <DoubleDabbing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Registro_2> has a constant value of 0 in block <DoubleDabbing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Registro_0> has a constant value of 0 in block <DoubleDabbing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <EntradaTemp_0> has a constant value of 0 in block <DoubleDabbing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Registro_13> has a constant value of 0 in block <DoubleDabbing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <state_FSM_FFd2> has a constant value of 0 in block <Maquina_pintar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_FSM_FFd3> has a constant value of 0 in block <Maquina_pintar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_FSM_FFd4> has a constant value of 0 in block <Maquina_pintar>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <DrumHero> ...

Optimizing unit <Maquina_pintar> ...

Optimizing unit <vga_sync> ...

Optimizing unit <clock32pps> ...

Optimizing unit <DoubleDabbing> ...

Optimizing unit <SelectorM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DrumHero, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 117
 Flip-Flops                                            : 117

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : DrumHero.ngr
Top Level Output File Name         : DrumHero
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 544
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 33
#      LUT2                        : 72
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 44
#      LUT3_D                      : 2
#      LUT4                        : 151
#      LUT4_D                      : 7
#      LUT4_L                      : 7
#      MUXCY                       : 120
#      MUXF5                       : 22
#      VCC                         : 1
#      XORCY                       : 66
# FlipFlops/Latches                : 117
#      FDC                         : 23
#      FDE                         : 20
#      FDR                         : 49
#      FDRE                        : 15
#      FDRS                        : 4
#      FDS                         : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 3
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                      182  out of   7680     2%  
 Number of Slice Flip Flops:            117  out of  15360     0%  
 Number of 4 input LUTs:                334  out of  15360     2%  
 Number of IOs:                          25
 Number of bonded IOBs:                  20  out of    173    11%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 117   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------+-------------------------------------+-------+
Control Signal                      | Buffer(FF name)                     | Load  |
------------------------------------+-------------------------------------+-------+
reiniciar(primeraEtapa/Reiniciar1:O)| NONE(SincronizadorVga/h_count_reg_0)| 23    |
------------------------------------+-------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.292ns (Maximum Frequency: 97.159MHz)
   Minimum input arrival time before clock: 13.524ns
   Maximum output required time after clock: 11.295ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.292ns (frequency: 97.159MHz)
  Total number of paths / destination ports: 9086 / 219
-------------------------------------------------------------------------
Delay:               10.292ns (Levels of Logic = 15)
  Source:            reloj32/sigcontador_0 (FF)
  Destination:       tubo2/posicionYS_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: reloj32/sigcontador_0 to tubo2/posicionYS_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.626   1.040  reloj32/sigcontador_0 (reloj32/sigcontador_0)
     LUT3:I0->O            1   0.479   0.000  reloj32/Mcompar_contador_cmp_eq0000_lut<0> (reloj32/Mcompar_contador_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  reloj32/Mcompar_contador_cmp_eq0000_cy<0> (reloj32/Mcompar_contador_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  reloj32/Mcompar_contador_cmp_eq0000_cy<1> (reloj32/Mcompar_contador_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  reloj32/Mcompar_contador_cmp_eq0000_cy<2> (reloj32/Mcompar_contador_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  reloj32/Mcompar_contador_cmp_eq0000_cy<3> (reloj32/Mcompar_contador_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  reloj32/Mcompar_contador_cmp_eq0000_cy<4> (reloj32/Mcompar_contador_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  reloj32/Mcompar_contador_cmp_eq0000_cy<5> (reloj32/Mcompar_contador_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  reloj32/Mcompar_contador_cmp_eq0000_cy<6> (reloj32/Mcompar_contador_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  reloj32/Mcompar_contador_cmp_eq0000_cy<7> (reloj32/Mcompar_contador_cmp_eq0000_cy<7>)
     MUXCY:CI->O          34   0.265   1.880  reloj32/Mcompar_contador_cmp_eq0000_cy<8> (reloj32/Mcompar_contador_cmp_eq0000_cy<8>)
     LUT4:I0->O            1   0.479   0.851  reloj32/Mcompar_clk32_lut<7>_SW1 (N95)
     LUT3:I1->O            1   0.479   0.000  reloj32/Mcompar_clk32_lut<7> (reloj32/Mcompar_clk32_lut<7>)
     MUXCY:S->O            1   0.435   0.000  reloj32/Mcompar_clk32_cy<7> (reloj32/Mcompar_clk32_cy<7>)
     MUXCY:CI->O           1   0.265   0.704  reloj32/Mcompar_clk32_cy<8> (reloj32/Mcompar_clk32_cy<8>)
     LUT4:I3->O           10   0.479   0.964  tubo2/posicionYS_not00011 (tubo2/posicionYS_not0001)
     FDE:CE                    0.524          tubo2/posicionYS_0
    ----------------------------------------
    Total                     10.292ns (4.854ns logic, 5.439ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 22647 / 65
-------------------------------------------------------------------------
Offset:              13.524ns (Levels of Logic = 22)
  Source:            nivel2 (PAD)
  Destination:       tubo2/posicionYS_0 (FF)
  Destination Clock: clk rising

  Data Path: nivel2 to tubo2/posicionYS_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.715   1.250  nivel2_IBUF (nivel2_IBUF)
     LUT1:I0->O            1   0.479   0.000  reloj32/Msub__sub0001_cy<4>_rt (reloj32/Msub__sub0001_cy<4>_rt)
     MUXCY:S->O            1   0.435   0.000  reloj32/Msub__sub0001_cy<4> (reloj32/Msub__sub0001_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  reloj32/Msub__sub0001_cy<5> (reloj32/Msub__sub0001_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  reloj32/Msub__sub0001_cy<6> (reloj32/Msub__sub0001_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  reloj32/Msub__sub0001_cy<7> (reloj32/Msub__sub0001_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  reloj32/Msub__sub0001_cy<8> (reloj32/Msub__sub0001_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  reloj32/Msub__sub0001_cy<9> (reloj32/Msub__sub0001_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  reloj32/Msub__sub0001_cy<10> (reloj32/Msub__sub0001_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  reloj32/Msub__sub0001_cy<11> (reloj32/Msub__sub0001_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  reloj32/Msub__sub0001_cy<12> (reloj32/Msub__sub0001_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  reloj32/Msub__sub0001_cy<13> (reloj32/Msub__sub0001_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  reloj32/Msub__sub0001_cy<14> (reloj32/Msub__sub0001_cy<14>)
     XORCY:CI->O           3   0.786   1.066  reloj32/Msub__sub0001_xor<15> (reloj32/_sub0001<16>)
     LUT4:I0->O            1   0.479   0.000  reloj32/Mcompar_contador_cmp_eq0000_lut<7> (reloj32/Mcompar_contador_cmp_eq0000_lut<7>)
     MUXCY:S->O            1   0.435   0.000  reloj32/Mcompar_contador_cmp_eq0000_cy<7> (reloj32/Mcompar_contador_cmp_eq0000_cy<7>)
     MUXCY:CI->O          34   0.265   1.880  reloj32/Mcompar_contador_cmp_eq0000_cy<8> (reloj32/Mcompar_contador_cmp_eq0000_cy<8>)
     LUT4:I0->O            1   0.479   0.851  reloj32/Mcompar_clk32_lut<7>_SW1 (N95)
     LUT3:I1->O            1   0.479   0.000  reloj32/Mcompar_clk32_lut<7> (reloj32/Mcompar_clk32_lut<7>)
     MUXCY:S->O            1   0.435   0.000  reloj32/Mcompar_clk32_cy<7> (reloj32/Mcompar_clk32_cy<7>)
     MUXCY:CI->O           1   0.265   0.704  reloj32/Mcompar_clk32_cy<8> (reloj32/Mcompar_clk32_cy<8>)
     LUT4:I3->O           10   0.479   0.964  tubo2/posicionYS_not00011 (tubo2/posicionYS_not0001)
     FDE:CE                    0.524          tubo2/posicionYS_0
    ----------------------------------------
    Total                     13.524ns (6.809ns logic, 6.715ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 391 / 16
-------------------------------------------------------------------------
Offset:              11.295ns (Levels of Logic = 5)
  Source:            selectro/Activadores_1 (FF)
  Destination:       SalidaSiete<6> (PAD)
  Source Clock:      clk rising

  Data Path: selectro/Activadores_1 to SalidaSiete<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              8   0.626   1.216  selectro/Activadores_1 (selectro/Activadores_1)
     LUT2:I0->O            6   0.479   0.912  filtro/Salida<3>19 (filtro/Salida<1>19)
     LUT3:I2->O            1   0.479   0.000  filtro/Salida<3>60_F (N133)
     MUXF5:I0->O           7   0.314   1.201  filtro/Salida<3>60 (dataSieteSegmentos<3>)
     LUT4:I0->O            1   0.479   0.681  siete/Mrom_Salida41 (SalidaSiete_4_OBUF)
     OBUF:I->O                 4.909          SalidaSiete_4_OBUF (SalidaSiete<4>)
    ----------------------------------------
    Total                     11.295ns (7.286ns logic, 4.009ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 32.38 secs
 
--> 

Total memory usage is 224568 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   79 (   0 filtered)
Number of infos    :    3 (   0 filtered)

