Fitter Place Stage Report for add
Thu Nov  3 05:18:09 2022
Quartus Prime Version 22.3.0 Build 104 09/14/2022 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Resource Usage Summary
  3. Fitter Resource Utilization by Entity
  4. Fitter Partition Statistics
  5. Non-Global High Fan-Out Signals
  6. Fitter RAM Summary
  7. Fitter Physical RAM Information
  8. Place Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                             ;
+-------------------------------------------------------------+---------------------+-------+
; Resource                                                    ; Usage               ; %     ;
+-------------------------------------------------------------+---------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,132 / 251,680     ; < 1 % ;
; ALMs needed [=A-B+C]                                        ; 2,132               ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,707 / 251,680     ; 1 %   ;
;         [a] ALMs used for LUT logic and registers           ; 1,013               ;       ;
;         [b] ALMs used for LUT logic                         ; 531                 ;       ;
;         [c] ALMs used for registers                         ; 1,083               ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 80                  ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 585 / 251,680       ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 10 / 251,680        ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                   ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                   ;       ;
;         [c] Due to LAB input limits                         ; 9                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                   ;       ;
;                                                             ;                     ;       ;
; Difficulty packing design                                   ; Low                 ;       ;
;                                                             ;                     ;       ;
; Total LABs:  partially or completely used                   ; 343 / 25,168        ; 1 %   ;
;     -- Logic LABs                                           ; 335                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 8                   ;       ;
;                                                             ;                     ;       ;
; Combinational ALUT usage for logic                          ; 2,728               ;       ;
;     -- 7 input functions                                    ; 4                   ;       ;
;     -- 6 input functions                                    ; 360                 ;       ;
;     -- 5 input functions                                    ; 223                 ;       ;
;     -- 4 input functions                                    ; 329                 ;       ;
;     -- <=3 input functions                                  ; 1,812               ;       ;
; Combinational ALUT usage for route-throughs                 ; 2,066               ;       ;
; Memory ALUT usage                                           ; 152                 ;       ;
;     -- 64-address deep                                      ; 0                   ;       ;
;     -- 32-address deep                                      ; 152                 ;       ;
;                                                             ;                     ;       ;
;                                                             ;                     ;       ;
; Dedicated logic registers                                   ; 5,002               ;       ;
;     -- By type:                                             ;                     ;       ;
;         -- Primary logic registers                          ; 4,191 / 503,360     ; < 1 % ;
;         -- Secondary logic registers                        ; 811 / 503,360       ; < 1 % ;
;     -- By function:                                         ;                     ;       ;
;         -- Design implementation registers                  ; 5,002               ;       ;
;         -- Routing optimization registers                   ; 0                   ;       ;
;                                                             ;                     ;       ;
; ALMs adjustment for power estimation                        ; 277                 ;       ;
;                                                             ;                     ;       ;
; Virtual pins                                                ; 0                   ;       ;
; I/O pins                                                    ; 4 / 812             ; < 1 % ;
;     -- Clock pins                                           ; 1 / 41              ; 2 %   ;
;     -- Dedicated input pins                                 ; 0 / 107             ; 0 %   ;
;                                                             ;                     ;       ;
; Hard processor system peripheral utilization                ;                     ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )       ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )       ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )       ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )       ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )       ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )       ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )       ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )       ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )       ;       ;
;     -- EMAC                                                 ; 0 / 3 ( 0 % )       ;       ;
;     -- I2C                                                  ; 0 / 5 ( 0 % )       ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )       ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )       ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )       ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )       ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )       ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )       ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )       ;       ;
;                                                             ;                     ;       ;
; M20K blocks                                                 ; 1 / 2,131           ; < 1 % ;
; Total MLAB memory bits                                      ; 608                 ;       ;
; Total block memory bits                                     ; 512 / 43,642,880    ; < 1 % ;
; Total block memory implementation bits                      ; 20,480 / 43,642,880 ; < 1 % ;
;                                                             ;                     ;       ;
; DSP Blocks Needed [=A+B-C]                                  ; 0 / 1,687           ; 0 %   ;
;     [A] Total Fixed Point DSP Blocks                        ; 0                   ;       ;
;     [B] Total Floating Point DSP Blocks                     ; 0                   ;       ;
;     [C] Estimate of DSP Blocks recoverable by dense merging ; 0                   ;       ;
;                                                             ;                     ;       ;
; IOPLLs                                                      ; 0 / 16              ; 0 %   ;
; FPLLs                                                       ; 0 / 16              ; 0 %   ;
; Global signals                                              ; 0                   ;       ;
;     -- Global clocks                                        ; 0 / 32              ; 0 %   ;
;     -- Regional clocks                                      ; 0 / 16              ; 0 %   ;
;     -- Periphery clocks                                     ; 0 / 288             ; 0 %   ;
; JTAGs                                                       ; 1 / 1               ; 100 % ;
; ASMI blocks                                                 ; 0 / 1               ; 0 %   ;
; CRC blocks                                                  ; 0 / 1               ; 0 %   ;
; Remote update blocks                                        ; 0 / 1               ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1               ; 0 %   ;
; PCIe Hard IPs                                               ; 0 / 2               ; 0 %   ;
; HSSI RX PCSs                                                ; 0 / 48              ; 0 %   ;
; HSSI PMA RX DESERs                                          ; 0 / 48              ; 0 %   ;
; HSSI TX PCSs                                                ; 0 / 48              ; 0 %   ;
; HSSI PMA TX SERs                                            ; 0 / 48              ; 0 %   ;
; HSSI CDR PLL                                                ; 0 / 48              ; 0 %   ;
;     -- CDR PLLs for Unused RX Clock Workaround              ; 0 / 48              ; 0 %   ;
; HSSI ATX PLL                                                ; 0 / 16              ; 0 %   ;
; Impedance control blocks                                    ; 0 / 14              ; 0 %   ;
; Maximum fan-out                                             ; 645                 ;       ;
; Highest non-global fan-out                                  ; 645                 ;       ;
; Total fan-out                                               ; 19396               ;       ;
; Average fan-out                                             ; 2.51                ;       ;
+-------------------------------------------------------------+---------------------+-------+
The Fitter Resource Usage Summary report displays a detailed analysis of logic utilization based on calculations of ALM usage. Refer to <a class="xref" href="https://www.intel.com/content/www/us/en/programmable/quartushelp/current/index.htm#mapIdTopics/mwh1465496451103.htm" target="_blank">Fitter Resource Usage Summary Report</a> in the <i>Intel® Quartus® Prime Pro Edition Help</i> for more information.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------+
; Compilation Hierarchy Node                                                                                                                                                                                                                                 ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Entity Name                                                           ; Library Name                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------+
; |                                                                                                                                                                                                                                                          ; 2132.0 (2.3)         ; 2706.5 (2.6)                     ; 584.0 (0.2)                                       ; 9.5 (0.0)                        ; 80.0 (0.0)           ; 2728 (4)            ; 5002 (3)                  ; 0 (0)         ; 512               ; 1     ; 0          ; 4    ; 0            ; 0 (0)  ; |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; add                                                                   ; altera_work                            ;
;    |auto_fab_0|                                                                                                                                                                                                                                            ; 58.5 (0.5)           ; 66.0 (0.5)                       ; 8.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 95 (1)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; alt_sld_fab_0                                                         ; N/A                                    ;
;       |alt_sld_fab_0|                                                                                                                                                                                                                                      ; 58.0 (0.0)           ; 65.5 (0.0)                       ; 8.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 94 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq                                ; N/A                                    ;
;          |alt_sld_fab_0|                                                                                                                                                                                                                                   ; 58.0 (0.0)           ; 65.5 (0.0)                       ; 8.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 94 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; alt_sld_fab_0_alt_sld_fab_1920_cz3ykji                                ; N/A                                    ;
;             |configresetfabric|                                                                                                                                                                                                                            ; 0.0 (0.0)            ; 0.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_n4xfcwi ; N/A                                    ;
;                |conf_reset_src|                                                                                                                                                                                                                            ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; intel_configuration_reset_release_for_debug                           ; N/A                                    ;
;             |jtagpins|                                                                                                                                                                                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_jtag_wys_atom                                                  ; N/A                                    ;
;                |atom_inst|                                                                                                                                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_jtag_wys_atom_bare                                             ; N/A                                    ;
;             |sldfabric|                                                                                                                                                                                                                                    ; 57.7 (0.0)           ; 64.7 (0.0)                       ; 7.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 93 (0)              ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_sld_fab_0_altera_sld_jtag_hub_1920_qpopszi                        ; N/A                                    ;
;                |jtag_hub_gen.real_sld_jtag_hub|                                                                                                                                                                                                            ; 57.7 (38.7)          ; 64.7 (46.2)                      ; 7.5 (7.9)                                         ; 0.5 (0.3)                        ; 0.0 (0.0)            ; 93 (60)             ; 76 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_jtag_hub                                                          ; N/A                                    ;
;                   |hub_info_reg|                                                                                                                                                                                                                           ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; sld_rom_sr                                                            ; N/A                                    ;
;                   |shadow_jsm|                                                                                                                                                                                                                             ; 9.5 (9.5)            ; 10.2 (10.2)                      ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; sld_shadow_jsm                                                        ; N/A                                    ;
;    |u0|                                                                                                                                                                                                                                                    ; 2071.2 (0.0)         ; 2637.9 (0.0)                     ; 575.8 (0.0)                                       ; 9.0 (0.0)                        ; 80.0 (0.0)           ; 2629 (0)            ; 4922 (0)                  ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; add_kernels                                                           ; add_kernels                            ;
;       |add_fpga_split_1_di_0|                                                                                                                                                                                                                              ; 790.5 (0.0)          ; 1049.2 (0.0)                     ; 261.6 (0.0)                                       ; 2.9 (0.0)                        ; 40.0 (0.0)           ; 943 (0)             ; 2148 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; add_kernels_add_fpga_split_1_di_0                                     ; add_kernels_add_fpga_split_1_di_0      ;
;          |add_fpga_split_1_di_0|                                                                                                                                                                                                                           ; 790.5 (0.0)          ; 1049.2 (0.0)                     ; 261.6 (0.0)                                       ; 2.9 (0.0)                        ; 40.0 (0.0)           ; 943 (0)             ; 2148 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; add_fpga_split_1_di                                                   ; add_fpga_split_1_di_10                 ;
;             |ZTS11AddCSRPipes_std_ic_inst|                                                                                                                                                                                                                 ; 729.0 (0.0)          ; 949.2 (0.0)                      ; 222.7 (0.0)                                       ; 2.4 (0.0)                        ; 40.0 (0.0)           ; 940 (0)             ; 1859 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; ZTS11AddCSRPipes_std_ic_partition_wrapper                             ; add_fpga_split_1_di_10                 ;
;                |ZTS11AddCSRPipes_csr_agent_inst|                                                                                                                                                                                                           ; 131.8 (131.8)        ; 271.2 (271.2)                    ; 140.4 (140.4)                                     ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 85 (85)             ; 672 (672)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_csr_agent_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; ZTS11AddCSRPipes_function_cra_agent                                   ; add_fpga_split_1_di_10                 ;
;                |ZTS11AddCSRPipes_finish_detector|                                                                                                                                                                                                          ; 270.8 (29.3)         ; 348.8 (32.0)                     ; 78.4 (2.7)                                        ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 288 (56)            ; 761 (27)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_kernel_finish_detector                                            ; add_fpga_split_1_di_10                 ;
;                   |ndrange_completed|                                                                                                                                                                                                                      ; 119.3 (94.7)         ; 153.9 (128.0)                    ; 34.5 (33.4)                                       ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 115 (107)           ; 367 (355)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_completed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_multistage_accumulator                                            ; add_fpga_split_1_di_10                 ;
;                      |pipelined_data_rtl_0|                                                                                                                                                                                                                ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 4 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_completed|pipelined_data_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altshift_taps                                                         ; work                                   ;
;                         |auto_generated|                                                                                                                                                                                                                   ; 12.5 (0.8)           ; 12.5 (0.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 4 (2)               ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; shift_taps_aev                                                        ; work                                   ;
;                            |altera_syncram4|                                                                                                                                                                                                               ; 10.4 (0.0)           ; 10.4 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated|altera_syncram4                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_syncram_db91                                                   ; altera_work                            ;
;                               |altsyncram5|                                                                                                                                                                                                                ; 10.4 (10.4)          ; 10.4 (10.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated|altera_syncram4|altsyncram5                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_9694                                                       ; altera_work                            ;
;                            |altshift_taps_counter1|                                                                                                                                                                                                        ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated|altshift_taps_counter1                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altshift_taps_counter                                                 ; altera_work                            ;
;                      |pipelined_data_rtl_1|                                                                                                                                                                                                                ; 12.2 (0.0)           ; 13.3 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 4 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_completed|pipelined_data_rtl_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altshift_taps                                                         ; work                                   ;
;                         |auto_generated|                                                                                                                                                                                                                   ; 12.2 (0.6)           ; 13.3 (1.3)                       ; 1.2 (0.8)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 4 (2)               ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_completed|pipelined_data_rtl_1|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; shift_taps_9ev                                                        ; work                                   ;
;                            |altera_syncram4|                                                                                                                                                                                                               ; 10.6 (0.0)           ; 10.7 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_completed|pipelined_data_rtl_1|auto_generated|altera_syncram4                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_syncram_db91                                                   ; altera_work                            ;
;                               |altsyncram5|                                                                                                                                                                                                                ; 10.6 (10.6)          ; 10.7 (10.7)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_completed|pipelined_data_rtl_1|auto_generated|altera_syncram4|altsyncram5                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_9694                                                       ; altera_work                            ;
;                            |altshift_taps_counter1|                                                                                                                                                                                                        ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_completed|pipelined_data_rtl_1|auto_generated|altshift_taps_counter1                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altshift_taps_counter                                                 ; altera_work                            ;
;                   |ndrange_sum|                                                                                                                                                                                                                            ; 122.3 (97.3)         ; 162.9 (137.9)                    ; 41.2 (40.7)                                       ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 117 (109)           ; 367 (355)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_sum                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_multistage_accumulator                                            ; add_fpga_split_1_di_10                 ;
;                      |pipelined_data_rtl_0|                                                                                                                                                                                                                ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 4 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altshift_taps                                                         ; work                                   ;
;                         |auto_generated|                                                                                                                                                                                                                   ; 12.5 (1.0)           ; 12.5 (0.8)                       ; 0.5 (0.0)                                         ; 0.5 (0.2)                        ; 10.0 (0.0)           ; 4 (2)               ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data_rtl_0|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; shift_taps_aev                                                        ; work                                   ;
;                            |altera_syncram4|                                                                                                                                                                                                               ; 10.5 (0.0)           ; 10.4 (0.0)                       ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data_rtl_0|auto_generated|altera_syncram4                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_syncram_db91                                                   ; altera_work                            ;
;                               |altsyncram5|                                                                                                                                                                                                                ; 10.5 (10.5)          ; 10.4 (10.4)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data_rtl_0|auto_generated|altera_syncram4|altsyncram5                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altsyncram_9694                                                       ; altera_work                            ;
;                            |altshift_taps_counter1|                                                                                                                                                                                                        ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data_rtl_0|auto_generated|altshift_taps_counter1                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altshift_taps_counter                                                 ; altera_work                            ;
;                      |pipelined_data_rtl_1|                                                                                                                                                                                                                ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 4 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data_rtl_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altshift_taps                                                         ; work                                   ;
;                         |auto_generated|                                                                                                                                                                                                                   ; 12.5 (1.0)           ; 12.5 (1.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 4 (2)               ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data_rtl_1|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; shift_taps_9ev                                                        ; work                                   ;
;                            |altera_syncram4|                                                                                                                                                                                                               ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data_rtl_1|auto_generated|altera_syncram4                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_syncram_db91                                                   ; altera_work                            ;
;                               |altsyncram5|                                                                                                                                                                                                                ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data_rtl_1|auto_generated|altera_syncram4|altsyncram5                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altsyncram_9694                                                       ; altera_work                            ;
;                            |altshift_taps_counter1|                                                                                                                                                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data_rtl_1|auto_generated|altshift_taps_counter1                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altshift_taps_counter                                                 ; altera_work                            ;
;                |ZTS11AddCSRPipes_id_iter_inst_0|                                                                                                                                                                                                           ; 169.5 (1.0)          ; 173.8 (1.0)                      ; 5.3 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 276 (2)             ; 214 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_id_iter_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_id_iterator                                                       ; add_fpga_split_1_di_10                 ;
;                   |acl_valid|                                                                                                                                                                                                                              ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_id_iter_inst_0|acl_valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_shift_register                                                    ; add_fpga_split_1_di_10                 ;
;                   |group_id_fifo|                                                                                                                                                                                                                          ; 9.2 (0.0)            ; 13.3 (0.0)                       ; 5.2 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_id_iter_inst_0|group_id_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_fifo                                                              ; add_fpga_split_1_di_10                 ;
;                      |hld_fifo_inst|                                                                                                                                                                                                                       ; 9.2 (0.0)            ; 13.3 (0.0)                       ; 5.2 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_fifo                                                              ; add_fpga_split_1_di_10                 ;
;                         |ms.acl_mid_speed_fifo_inst|                                                                                                                                                                                                       ; 9.2 (1.9)            ; 13.3 (2.5)                       ; 5.2 (0.8)                                         ; 1.0 (0.2)                        ; 0.0 (0.0)            ; 12 (2)              ; 19 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_mid_speed_fifo                                                    ; add_fpga_split_1_di_10                 ;
;                            |acl_reset_handler_inst|                                                                                                                                                                                                        ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                     ; add_fpga_split_1_di_10                 ;
;                            |addr_match_inst|                                                                                                                                                                                                               ; 4.2 (3.5)            ; 5.5 (4.0)                        ; 2.0 (0.5)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                                   ; add_fpga_split_1_di_10                 ;
;                               |acl_reset_handler_inst|                                                                                                                                                                                                     ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                     ; add_fpga_split_1_di_10                 ;
;                            |gen_real_stall_out.stall_out_inst|                                                                                                                                                                                             ; 2.5 (2.5)            ; 4.5 (3.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                                   ; add_fpga_split_1_di_10                 ;
;                               |acl_reset_handler_inst|                                                                                                                                                                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                     ; add_fpga_split_1_di_10                 ;
;                   |work_item_iterator|                                                                                                                                                                                                                     ; 157.3 (157.3)        ; 157.3 (157.3)                    ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 258 (258)           ; 192 (192)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_id_iter_inst_0|work_item_iterator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_work_item_iterator                                                ; add_fpga_split_1_di_10                 ;
;                |ZTS11AddCSRPipes_inst_0|                                                                                                                                                                                                                   ; 17.1 (0.0)           ; 17.8 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; ZTS11AddCSRPipes_top_wrapper_0                                        ; add_fpga_split_1_di_10                 ;
;                   |kernel|                                                                                                                                                                                                                                 ; 17.1 (0.0)           ; 17.8 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_inst_0|kernel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; ZTS11AddCSRPipes_function_wrapper                                     ; add_fpga_split_1_di_10                 ;
;                      |theZTS11AddCSRPipes_function|                                                                                                                                                                                                        ; 17.1 (0.0)           ; 17.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_inst_0|kernel|theZTS11AddCSRPipes_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; ZTS11AddCSRPipes_function                                             ; add_fpga_split_1_di_10                 ;
;                         |thebb_ZTS11AddCSRPipes_B0|                                                                                                                                                                                                        ; 17.1 (0.0)           ; 17.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_inst_0|kernel|theZTS11AddCSRPipes_function|thebb_ZTS11AddCSRPipes_B0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; ZTS11AddCSRPipes_bb_B0                                                ; add_fpga_split_1_di_10                 ;
;                            |thebb_ZTS11AddCSRPipes_B0_stall_region|                                                                                                                                                                                        ; 17.1 (12.3)          ; 17.3 (12.3)                      ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (42)             ; 16 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_inst_0|kernel|theZTS11AddCSRPipes_function|thebb_ZTS11AddCSRPipes_B0|thebb_ZTS11AddCSRPipes_B0_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                              ; ZTS11AddCSRPipes_bb_B0_stall_region                                   ; add_fpga_split_1_di_10                 ;
;                               |theZTS11AddCSRPipes_B0_merge_reg|                                                                                                                                                                                           ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_inst_0|kernel|theZTS11AddCSRPipes_function|thebb_ZTS11AddCSRPipes_B0|thebb_ZTS11AddCSRPipes_B0_stall_region|theZTS11AddCSRPipes_B0_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                             ; ZTS11AddCSRPipes_B0_merge_reg                                         ; add_fpga_split_1_di_10                 ;
;                               |thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_zts11addcsrpipes2_zts11addcsrpipes_24_4gr|       ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_inst_0|kernel|theZTS11AddCSRPipes_function|thebb_ZTS11AddCSRPipes_B0|thebb_ZTS11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_zts11addcsrpipes2_zts11addcsrpipes_24_4gr                                                                                                                                                                                                                         ; ZTS11AddCSRPipes_i_io_full_acl_c_zn4sycl000011addcsrpipes_72_0gr      ; add_fpga_split_1_di_10                 ;
;                                  |thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_zts11addcsrpipes2_zts11addcsrpipes_24_4gr_sr| ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_inst_0|kernel|theZTS11AddCSRPipes_function|thebb_ZTS11AddCSRPipes_B0|thebb_ZTS11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_zts11addcsrpipes2_zts11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_zts11addcsrpipes2_zts11addcsrpipes_24_4gr_sr ; ZTS11AddCSRPipes_i_io_full_acl_c_zn4sycl0000ddcsrpipes_24_4gr_sr      ; add_fpga_split_1_di_10                 ;
;                               |thei_iowr_nb_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_zts11addcsrpipes3_zts11addcsrpipes_24_5gr|       ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_inst_0|kernel|theZTS11AddCSRPipes_function|thebb_ZTS11AddCSRPipes_B0|thebb_ZTS11AddCSRPipes_B0_stall_region|thei_iowr_nb_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_zts11addcsrpipes3_zts11addcsrpipes_24_5gr                                                                                                                                                                                                                         ; ZTS11AddCSRPipes_i_iowr_nb_acl_c_zn4sycl000011addcsrpipes_87_0gr      ; add_fpga_split_1_di_10                 ;
;                                  |theiowr_nb|                                                                                                                                                                                                              ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_inst_0|kernel|theZTS11AddCSRPipes_function|thebb_ZTS11AddCSRPipes_B0|thebb_ZTS11AddCSRPipes_B0_stall_region|thei_iowr_nb_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_zts11addcsrpipes3_zts11addcsrpipes_24_5gr|theiowr_nb                                                                                                                                                                                                              ; hld_iowr                                                              ; add_fpga_split_1_di_10                 ;
;                                     |GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                                                                                                                                            ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_inst_0|kernel|theZTS11AddCSRPipes_function|thebb_ZTS11AddCSRPipes_B0|thebb_ZTS11AddCSRPipes_B0_stall_region|thei_iowr_nb_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_zts11addcsrpipes3_zts11addcsrpipes_24_5gr|theiowr_nb|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                    ; hld_iowr_stall_valid                                                  ; add_fpga_split_1_di_10                 ;
;                               |thei_llvm_fpga_pop_throttle_i1_throttle_pop_zts11addcsrpipes_24_0gr|                                                                                                                                                        ; 0.4 (0.0)            ; 0.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_inst_0|kernel|theZTS11AddCSRPipes_function|thebb_ZTS11AddCSRPipes_B0|thebb_ZTS11AddCSRPipes_B0_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_zts11addcsrpipes_24_0gr                                                                                                                                                                                                                                                                                                                                                                          ; ZTS11AddCSRPipes_i_llvm_fpga_pop_throttl000011addcsrpipes_39_0gr      ; add_fpga_split_1_di_10                 ;
;                                  |thei_llvm_fpga_pop_throttle_i1_throttle_pop_zts11addcsrpipes_24_0gr_reg|                                                                                                                                                 ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_inst_0|kernel|theZTS11AddCSRPipes_function|thebb_ZTS11AddCSRPipes_B0|thebb_ZTS11AddCSRPipes_B0_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_zts11addcsrpipes_24_0gr|thei_llvm_fpga_pop_throttle_i1_throttle_pop_zts11addcsrpipes_24_0gr_reg                                                                                                                                                                                                                                                                                                  ; ZTS11AddCSRPipes_i_llvm_fpga_pop_throttl0000dcsrpipes_24_0gr_reg      ; add_fpga_split_1_di_10                 ;
;                               |thei_llvm_fpga_push_token_i1_throttle_push_zts11addcsrpipes_24_6gr|                                                                                                                                                         ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_inst_0|kernel|theZTS11AddCSRPipes_function|thebb_ZTS11AddCSRPipes_B0|thebb_ZTS11AddCSRPipes_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_zts11addcsrpipes_24_6gr                                                                                                                                                                                                                                                                                                                                                                           ; ZTS11AddCSRPipes_i_llvm_fpga_push_token_000011addcsrpipes_96_0gr      ; add_fpga_split_1_di_10                 ;
;                                  |thei_llvm_fpga_push_token_i1_throttle_push_zts11addcsrpipes_96_1gr|                                                                                                                                                      ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_inst_0|kernel|theZTS11AddCSRPipes_function|thebb_ZTS11AddCSRPipes_B0|thebb_ZTS11AddCSRPipes_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_zts11addcsrpipes_24_6gr|thei_llvm_fpga_push_token_i1_throttle_push_zts11addcsrpipes_96_1gr                                                                                                                                                                                                                                                                                                        ; acl_push                                                              ; add_fpga_split_1_di_10                 ;
;                                     |fifo|                                                                                                                                                                                                                 ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_inst_0|kernel|theZTS11AddCSRPipes_function|thebb_ZTS11AddCSRPipes_B0|thebb_ZTS11AddCSRPipes_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_zts11addcsrpipes_24_6gr|thei_llvm_fpga_push_token_i1_throttle_push_zts11addcsrpipes_96_1gr|fifo                                                                                                                                                                                                                                                                                                   ; acl_token_fifo_counter                                                ; add_fpga_split_1_di_10                 ;
;                      |theacl_clock2x_dummy_consumer|                                                                                                                                                                                                       ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_inst_0|kernel|theacl_clock2x_dummy_consumer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_clock2x_holder                                                    ; add_fpga_split_1_di_10                 ;
;                |ZTS11AddCSRPipes_workgroup_dispatcher|                                                                                                                                                                                                     ; 137.7 (137.7)        ; 137.7 (137.7)                    ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 243 (243)           ; 195 (195)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_workgroup_dispatcher                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_work_group_dispatcher                                             ; add_fpga_split_1_di_10                 ;
;             |cra_ring_wrapper_inst|                                                                                                                                                                                                                        ; 61.4 (0.0)           ; 100.0 (0.0)                      ; 39.0 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 289 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|cra_ring_wrapper_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; cra_ring_wrapper                                                      ; add_fpga_split_1_di_10                 ;
;                |cra_root|                                                                                                                                                                                                                                  ; 32.1 (32.1)          ; 48.4 (48.4)                      ; 16.5 (16.5)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 3 (3)               ; 145 (145)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|cra_ring_wrapper_inst|cra_root                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; cra_ring_root                                                         ; add_fpga_split_1_di_10                 ;
;                |csr_ring_node_avm_wire_0_cra_ring_inst_0|                                                                                                                                                                                                  ; 29.3 (29.3)          ; 51.6 (51.6)                      ; 22.4 (22.4)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 144 (144)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|cra_ring_wrapper_inst|csr_ring_node_avm_wire_0_cra_ring_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; cra_ring_node                                                         ; add_fpga_split_1_di_10                 ;
;       |add_fpga_split_5_di_0|                                                                                                                                                                                                                              ; 836.3 (0.0)          ; 1091.1 (0.0)                     ; 259.4 (0.0)                                       ; 4.6 (0.0)                        ; 40.0 (0.0)           ; 944 (0)             ; 2211 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; add_kernels_add_fpga_split_5_di_0                                     ; add_kernels_add_fpga_split_5_di_0      ;
;          |add_fpga_split_5_di_0|                                                                                                                                                                                                                           ; 836.3 (0.0)          ; 1091.1 (0.0)                     ; 259.4 (0.0)                                       ; 4.6 (0.0)                        ; 40.0 (0.0)           ; 944 (0)             ; 2211 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; add_fpga_split_5_di                                                   ; add_fpga_split_5_di_10                 ;
;             |ZTS3Add_std_ic_inst|                                                                                                                                                                                                                          ; 770.0 (0.0)          ; 984.2 (0.0)                      ; 218.6 (0.0)                                       ; 4.4 (0.0)                        ; 40.0 (0.0)           ; 941 (0)             ; 1922 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; ZTS3Add_std_ic_partition_wrapper                                      ; add_fpga_split_5_di_10                 ;
;                |ZTS3Add_csr_agent_inst|                                                                                                                                                                                                                    ; 149.6 (149.6)        ; 296.9 (296.9)                    ; 148.7 (148.7)                                     ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 77 (77)             ; 734 (734)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_csr_agent_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ZTS3Add_function_cra_agent                                            ; add_fpga_split_5_di_10                 ;
;                |ZTS3Add_finish_detector|                                                                                                                                                                                                                   ; 286.7 (31.0)         ; 349.2 (32.0)                     ; 64.5 (1.0)                                        ; 2.0 (0.0)                        ; 40.0 (0.0)           ; 288 (56)            ; 761 (27)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_kernel_finish_detector                                            ; add_fpga_split_5_di_10                 ;
;                   |ndrange_completed|                                                                                                                                                                                                                      ; 127.9 (103.0)        ; 156.2 (131.2)                    ; 29.5 (28.7)                                       ; 1.2 (0.5)                        ; 20.0 (0.0)           ; 115 (107)           ; 367 (355)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_completed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_multistage_accumulator                                            ; add_fpga_split_5_di_10                 ;
;                      |pipelined_data_rtl_0|                                                                                                                                                                                                                ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.3 (0.0)                        ; 10.0 (0.0)           ; 4 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_completed|pipelined_data_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altshift_taps                                                         ; work                                   ;
;                         |auto_generated|                                                                                                                                                                                                                   ; 12.5 (1.0)           ; 12.5 (0.9)                       ; 0.3 (0.0)                                         ; 0.3 (0.1)                        ; 10.0 (0.0)           ; 4 (2)               ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; shift_taps_aev                                                        ; work                                   ;
;                            |altera_syncram4|                                                                                                                                                                                                               ; 10.5 (0.0)           ; 10.4 (0.0)                       ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated|altera_syncram4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_syncram_db91                                                   ; altera_work                            ;
;                               |altsyncram5|                                                                                                                                                                                                                ; 10.5 (10.5)          ; 10.4 (10.4)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated|altera_syncram4|altsyncram5                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altsyncram_9694                                                       ; altera_work                            ;
;                            |altshift_taps_counter1|                                                                                                                                                                                                        ; 0.7 (0.7)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated|altshift_taps_counter1                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altshift_taps_counter                                                 ; altera_work                            ;
;                      |pipelined_data_rtl_1|                                                                                                                                                                                                                ; 12.4 (0.0)           ; 12.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.4 (0.0)                        ; 10.0 (0.0)           ; 4 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_completed|pipelined_data_rtl_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altshift_taps                                                         ; work                                   ;
;                         |auto_generated|                                                                                                                                                                                                                   ; 12.4 (0.7)           ; 12.5 (1.0)                       ; 0.5 (0.5)                                         ; 0.4 (0.2)                        ; 10.0 (0.0)           ; 4 (2)               ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_completed|pipelined_data_rtl_1|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; shift_taps_9ev                                                        ; work                                   ;
;                            |altera_syncram4|                                                                                                                                                                                                               ; 10.6 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_completed|pipelined_data_rtl_1|auto_generated|altera_syncram4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_syncram_db91                                                   ; altera_work                            ;
;                               |altsyncram5|                                                                                                                                                                                                                ; 10.6 (10.6)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_completed|pipelined_data_rtl_1|auto_generated|altera_syncram4|altsyncram5                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altsyncram_9694                                                       ; altera_work                            ;
;                            |altshift_taps_counter1|                                                                                                                                                                                                        ; 1.2 (1.2)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_completed|pipelined_data_rtl_1|auto_generated|altshift_taps_counter1                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altshift_taps_counter                                                 ; altera_work                            ;
;                   |ndrange_sum|                                                                                                                                                                                                                            ; 127.8 (102.7)        ; 161.0 (136.0)                    ; 33.9 (34.1)                                       ; 0.7 (0.7)                        ; 20.0 (0.0)           ; 117 (109)           ; 367 (355)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_sum                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_multistage_accumulator                                            ; add_fpga_split_5_di_10                 ;
;                      |pipelined_data_rtl_0|                                                                                                                                                                                                                ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 4 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_sum|pipelined_data_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altshift_taps                                                         ; work                                   ;
;                         |auto_generated|                                                                                                                                                                                                                   ; 12.5 (1.0)           ; 12.5 (1.1)                       ; 0.0 (0.1)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 4 (2)               ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_sum|pipelined_data_rtl_0|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; shift_taps_aev                                                        ; work                                   ;
;                            |altera_syncram4|                                                                                                                                                                                                               ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_sum|pipelined_data_rtl_0|auto_generated|altera_syncram4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_syncram_db91                                                   ; altera_work                            ;
;                               |altsyncram5|                                                                                                                                                                                                                ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_sum|pipelined_data_rtl_0|auto_generated|altera_syncram4|altsyncram5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altsyncram_9694                                                       ; altera_work                            ;
;                            |altshift_taps_counter1|                                                                                                                                                                                                        ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_sum|pipelined_data_rtl_0|auto_generated|altshift_taps_counter1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altshift_taps_counter                                                 ; altera_work                            ;
;                      |pipelined_data_rtl_1|                                                                                                                                                                                                                ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 4 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_sum|pipelined_data_rtl_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altshift_taps                                                         ; work                                   ;
;                         |auto_generated|                                                                                                                                                                                                                   ; 12.5 (1.0)           ; 12.5 (1.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 4 (2)               ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_sum|pipelined_data_rtl_1|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; shift_taps_9ev                                                        ; work                                   ;
;                            |altera_syncram4|                                                                                                                                                                                                               ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_sum|pipelined_data_rtl_1|auto_generated|altera_syncram4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_syncram_db91                                                   ; altera_work                            ;
;                               |altsyncram5|                                                                                                                                                                                                                ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_sum|pipelined_data_rtl_1|auto_generated|altera_syncram4|altsyncram5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altsyncram_9694                                                       ; altera_work                            ;
;                            |altshift_taps_counter1|                                                                                                                                                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_sum|pipelined_data_rtl_1|auto_generated|altshift_taps_counter1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altshift_taps_counter                                                 ; altera_work                            ;
;                |ZTS3Add_id_iter_inst_0|                                                                                                                                                                                                                    ; 175.6 (3.0)          ; 177.4 (3.0)                      ; 2.3 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 280 (3)             ; 214 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_id_iter_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_id_iterator                                                       ; add_fpga_split_5_di_10                 ;
;                   |acl_valid|                                                                                                                                                                                                                              ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_id_iter_inst_0|acl_valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_shift_register                                                    ; add_fpga_split_5_di_10                 ;
;                   |group_id_fifo|                                                                                                                                                                                                                          ; 10.2 (0.0)           ; 15.9 (0.0)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_id_iter_inst_0|group_id_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_fifo                                                              ; add_fpga_split_5_di_10                 ;
;                      |hld_fifo_inst|                                                                                                                                                                                                                       ; 10.2 (0.0)           ; 15.9 (0.0)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                              ; add_fpga_split_5_di_10                 ;
;                         |ms.acl_mid_speed_fifo_inst|                                                                                                                                                                                                       ; 10.2 (1.8)           ; 15.9 (2.5)                       ; 5.7 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (2)              ; 19 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                                    ; add_fpga_split_5_di_10                 ;
;                            |acl_reset_handler_inst|                                                                                                                                                                                                        ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                     ; add_fpga_split_5_di_10                 ;
;                            |addr_match_inst|                                                                                                                                                                                                               ; 4.0 (4.0)            ; 5.7 (4.2)                        ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                                   ; add_fpga_split_5_di_10                 ;
;                               |acl_reset_handler_inst|                                                                                                                                                                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                     ; add_fpga_split_5_di_10                 ;
;                            |gen_real_stall_out.stall_out_inst|                                                                                                                                                                                             ; 4.5 (4.5)            ; 6.5 (5.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                                   ; add_fpga_split_5_di_10                 ;
;                               |acl_reset_handler_inst|                                                                                                                                                                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                     ; add_fpga_split_5_di_10                 ;
;                   |work_item_iterator|                                                                                                                                                                                                                     ; 156.5 (156.5)        ; 156.0 (156.0)                    ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 260 (260)           ; 192 (192)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_id_iter_inst_0|work_item_iterator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_work_item_iterator                                                ; add_fpga_split_5_di_10                 ;
;                |ZTS3Add_inst_0|                                                                                                                                                                                                                            ; 18.6 (0.0)           ; 20.4 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; ZTS3Add_top_wrapper_0                                                 ; add_fpga_split_5_di_10                 ;
;                   |kernel|                                                                                                                                                                                                                                 ; 18.6 (0.0)           ; 20.4 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_inst_0|kernel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; ZTS3Add_function_wrapper                                              ; add_fpga_split_5_di_10                 ;
;                      |theZTS3Add_function|                                                                                                                                                                                                                 ; 18.6 (0.0)           ; 19.9 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_inst_0|kernel|theZTS3Add_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; ZTS3Add_function                                                      ; add_fpga_split_5_di_10                 ;
;                         |thebb_ZTS3Add_B0|                                                                                                                                                                                                                 ; 18.6 (0.0)           ; 19.9 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_inst_0|kernel|theZTS3Add_function|thebb_ZTS3Add_B0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; ZTS3Add_bb_B0                                                         ; add_fpga_split_5_di_10                 ;
;                            |thebb_ZTS3Add_B0_stall_region|                                                                                                                                                                                                 ; 18.6 (14.3)          ; 19.9 (14.6)                      ; 1.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (46)             ; 17 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_inst_0|kernel|theZTS3Add_function|thebb_ZTS3Add_B0|thebb_ZTS3Add_B0_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; ZTS3Add_bb_B0_stall_region                                            ; add_fpga_split_5_di_10                 ;
;                               |theZTS3Add_B0_merge_reg|                                                                                                                                                                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_inst_0|kernel|theZTS3Add_function|thebb_ZTS3Add_B0|thebb_ZTS3Add_B0_stall_region|theZTS3Add_B0_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; ZTS3Add_B0_merge_reg                                                  ; add_fpga_split_5_di_10                 ;
;                               |thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi10id_pipeouteeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_zts3add0_zts3add_26_4gr|                  ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_inst_0|kernel|theZTS3Add_function|thebb_ZTS3Add_B0|thebb_ZTS3Add_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi10id_pipeouteeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_zts3add0_zts3add_26_4gr                                                                                                                                                                                                                                                                                 ; ZTS3Add_i_io_full_acl_c_zn4sycl3ext5inte00003add0_zts3add_70_0gr      ; add_fpga_split_5_di_10                 ;
;                                  |thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi10id_pipeouteeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_zts3add0_zts3add_26_4gr_sr|            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_inst_0|kernel|theZTS3Add_function|thebb_ZTS3Add_B0|thebb_ZTS3Add_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi10id_pipeouteeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_zts3add0_zts3add_26_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi10id_pipeouteeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_zts3add0_zts3add_26_4gr_sr                                                                    ; ZTS3Add_i_io_full_acl_c_zn4sycl3ext5inte0000d0_zts3add_26_4gr_sr      ; add_fpga_split_5_di_10                 ;
;                               |thei_iowr_nb_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi10id_pipeouteeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_zts3add1_zts3add_26_5gr|                  ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_inst_0|kernel|theZTS3Add_function|thebb_ZTS3Add_B0|thebb_ZTS3Add_B0_stall_region|thei_iowr_nb_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi10id_pipeouteeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_zts3add1_zts3add_26_5gr                                                                                                                                                                                                                                                                                 ; ZTS3Add_i_iowr_nb_acl_c_zn4sycl3ext5inte00003add1_zts3add_85_0gr      ; add_fpga_split_5_di_10                 ;
;                                  |theiowr_nb|                                                                                                                                                                                                              ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_inst_0|kernel|theZTS3Add_function|thebb_ZTS3Add_B0|thebb_ZTS3Add_B0_stall_region|thei_iowr_nb_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi10id_pipeouteeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_zts3add1_zts3add_26_5gr|theiowr_nb                                                                                                                                                                                                                                                                      ; hld_iowr                                                              ; add_fpga_split_5_di_10                 ;
;                                     |GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                                                                                                                                            ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_inst_0|kernel|theZTS3Add_function|thebb_ZTS3Add_B0|thebb_ZTS3Add_B0_stall_region|thei_iowr_nb_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi10id_pipeouteeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_zts3add1_zts3add_26_5gr|theiowr_nb|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                            ; hld_iowr_stall_valid                                                  ; add_fpga_split_5_di_10                 ;
;                               |thei_llvm_fpga_pop_throttle_i1_throttle_pop_zts3add_26_0gr|                                                                                                                                                                 ; 0.5 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_inst_0|kernel|theZTS3Add_function|thebb_ZTS3Add_B0|thebb_ZTS3Add_B0_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_zts3add_26_0gr                                                                                                                                                                                                                                                                                                                                                                                                                                ; ZTS3Add_i_llvm_fpga_pop_throttle_i1_throttle_pop_zts3add_41_0gr       ; add_fpga_split_5_di_10                 ;
;                                  |thei_llvm_fpga_pop_throttle_i1_throttle_pop_zts3add_26_0gr_reg|                                                                                                                                                          ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_inst_0|kernel|theZTS3Add_function|thebb_ZTS3Add_B0|thebb_ZTS3Add_B0_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_zts3add_26_0gr|thei_llvm_fpga_pop_throttle_i1_throttle_pop_zts3add_26_0gr_reg                                                                                                                                                                                                                                                                                                                                                                 ; ZTS3Add_i_llvm_fpga_pop_throttle_i1_thro0000p_zts3add_26_0gr_reg      ; add_fpga_split_5_di_10                 ;
;                               |thei_llvm_fpga_push_token_i1_throttle_push_zts3add_26_6gr|                                                                                                                                                                  ; 2.2 (0.0)            ; 2.8 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_inst_0|kernel|theZTS3Add_function|thebb_ZTS3Add_B0|thebb_ZTS3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_zts3add_26_6gr                                                                                                                                                                                                                                                                                                                                                                                                                                 ; ZTS3Add_i_llvm_fpga_push_token_i1_throttle_push_zts3add_94_0gr        ; add_fpga_split_5_di_10                 ;
;                                  |thei_llvm_fpga_push_token_i1_throttle_push_zts3add_94_1gr|                                                                                                                                                               ; 2.2 (0.0)            ; 2.8 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_inst_0|kernel|theZTS3Add_function|thebb_ZTS3Add_B0|thebb_ZTS3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_zts3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_zts3add_94_1gr                                                                                                                                                                                                                                                                                                                                                                       ; acl_push                                                              ; add_fpga_split_5_di_10                 ;
;                                     |fifo|                                                                                                                                                                                                                 ; 2.2 (2.2)            ; 2.8 (2.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_inst_0|kernel|theZTS3Add_function|thebb_ZTS3Add_B0|thebb_ZTS3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_zts3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_zts3add_94_1gr|fifo                                                                                                                                                                                                                                                                                                                                                                  ; acl_token_fifo_counter                                                ; add_fpga_split_5_di_10                 ;
;                      |theacl_clock2x_dummy_consumer|                                                                                                                                                                                                       ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_inst_0|kernel|theacl_clock2x_dummy_consumer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_clock2x_holder                                                    ; add_fpga_split_5_di_10                 ;
;                |ZTS3Add_workgroup_dispatcher|                                                                                                                                                                                                              ; 139.5 (139.5)        ; 140.4 (140.4)                    ; 1.4 (1.4)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 243 (243)           ; 195 (195)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_workgroup_dispatcher                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_work_group_dispatcher                                             ; add_fpga_split_5_di_10                 ;
;             |cra_ring_wrapper_inst|                                                                                                                                                                                                                        ; 66.3 (0.0)           ; 106.8 (0.0)                      ; 40.8 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 289 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|cra_ring_wrapper_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; cra_ring_wrapper                                                      ; add_fpga_split_5_di_10                 ;
;                |cra_root|                                                                                                                                                                                                                                  ; 30.8 (30.8)          ; 53.6 (53.6)                      ; 22.9 (22.9)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 145 (145)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|cra_ring_wrapper_inst|cra_root                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; cra_ring_root                                                         ; add_fpga_split_5_di_10                 ;
;                |csr_ring_node_avm_wire_0_cra_ring_inst_0|                                                                                                                                                                                                  ; 35.5 (35.5)          ; 53.2 (53.2)                      ; 17.9 (17.9)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 144 (144)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|cra_ring_wrapper_inst|csr_ring_node_avm_wire_0_cra_ring_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; cra_ring_node                                                         ; add_fpga_split_5_di_10                 ;
;       |master_0|                                                                                                                                                                                                                                           ; 363.0 (0.0)          ; 406.8 (0.0)                      ; 45.2 (0.0)                                        ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 556 (0)             ; 451 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; add_kernels_master_0                                                  ; add_kernels_master_0                   ;
;          |master_0|                                                                                                                                                                                                                                        ; 363.0 (0.0)          ; 406.8 (0.0)                      ; 45.2 (0.0)                                        ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 556 (0)             ; 451 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; add_kernels_master_0_altera_jtag_avalon_master_191_3zppvky            ; altera_jtag_avalon_master_191          ;
;             |b2p|                                                                                                                                                                                                                                          ; 7.9 (7.9)            ; 9.1 (9.1)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|b2p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_st_bytes_to_packets                                     ; altera_avalon_st_bytes_to_packets_1920 ;
;             |b2p_adapter|                                                                                                                                                                                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|b2p_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; add_kernels_master_0_channel_adapter_1921_5wnzrci                     ; channel_adapter_1921                   ;
;             |fifo|                                                                                                                                                                                                                                         ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 28 (28)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; add_kernels_master_0_altera_avalon_sc_fifo_1931_fzgstwy               ; altera_avalon_sc_fifo_1931             ;
;                |gen_blk9.gen_blk10_else.altera_syncram_component|                                                                                                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|fifo|gen_blk9.gen_blk10_else.altera_syncram_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_syncram                                                        ; altera_avalon_sc_fifo_1931             ;
;                   |auto_generated|                                                                                                                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|fifo|gen_blk9.gen_blk10_else.altera_syncram_component|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_syncram_8m42                                                   ; altera_avalon_sc_fifo_1931             ;
;                      |altsyncram1|                                                                                                                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|fifo|gen_blk9.gen_blk10_else.altera_syncram_component|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altsyncram_gu84                                                       ; altera_work                            ;
;             |jtag_phy_embedded_in_jtag_master|                                                                                                                                                                                                             ; 187.2 (0.0)          ; 219.4 (0.0)                      ; 33.2 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 277 (0)             ; 264 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_jtag_interface                                       ; altera_jtag_dc_streaming_191           ;
;                |node|                                                                                                                                                                                                                                      ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_jtag_sld_node                                                  ; altera_jtag_dc_streaming_191           ;
;                   |sld_virtual_jtag_component|                                                                                                                                                                                                             ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_virtual_jtag_basic                                                ; altera_work                            ;
;                      |sld_virtual_jtag_impl_inst|                                                                                                                                                                                                          ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_virtual_jtag_impl                                                 ; altera_work                            ;
;                |normal.jtag_dc_streaming|                                                                                                                                                                                                                  ; 186.2 (0.0)          ; 218.1 (0.0)                      ; 32.9 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 274 (0)             ; 264 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_jtag_dc_streaming                                              ; altera_jtag_dc_streaming_191           ;
;                   |jtag_streaming|                                                                                                                                                                                                                         ; 171.6 (164.8)        ; 184.3 (172.3)                    ; 12.7 (7.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 266 (257)           ; 187 (168)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_jtag_streaming                                                 ; altera_jtag_dc_streaming_191           ;
;                      |clock_sense_reset_n_synchronizer|                                                                                                                                                                                                    ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_std_synchronizer                                               ; altera_work                            ;
;                      |clock_sensor_synchronizer|                                                                                                                                                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_std_synchronizer                                               ; altera_work                            ;
;                      |clock_to_sample_div2_synchronizer|                                                                                                                                                                                                   ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_std_synchronizer                                               ; altera_work                            ;
;                      |idle_inserter|                                                                                                                                                                                                                       ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_idle_inserter                                        ; altera_jtag_dc_streaming_191           ;
;                      |idle_remover|                                                                                                                                                                                                                        ; 2.3 (2.3)            ; 2.4 (2.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_st_idle_remover                                         ; altera_jtag_dc_streaming_191           ;
;                      |reset_to_sample_synchronizer|                                                                                                                                                                                                        ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_std_synchronizer                                               ; altera_work                            ;
;                   |sink_crosser|                                                                                                                                                                                                                           ; 13.5 (4.3)           ; 20.6 (7.9)                       ; 8.1 (3.6)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 7 (4)               ; 47 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                                        ; altera_jtag_dc_streaming_191           ;
;                      |in_to_out_synchronizer|                                                                                                                                                                                                              ; -0.2 (-0.2)          ; 1.0 (1.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                                         ; altera_jtag_dc_streaming_191           ;
;                      |out_to_in_synchronizer|                                                                                                                                                                                                              ; 1.3 (1.3)            ; 2.9 (2.9)                        ; 2.6 (2.6)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                                         ; altera_jtag_dc_streaming_191           ;
;                      |output_stage|                                                                                                                                                                                                                        ; 8.0 (8.0)            ; 8.8 (8.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_st_pipeline_base                                        ; altera_jtag_dc_streaming_191           ;
;                   |source_crosser|                                                                                                                                                                                                                         ; 1.1 (0.8)            ; 11.8 (8.3)                       ; 10.7 (7.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_jtag_src_crosser                                               ; altera_jtag_dc_streaming_191           ;
;                      |crosser|                                                                                                                                                                                                                             ; 0.2 (0.5)            ; 3.5 (0.7)                        ; 3.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_jtag_control_signal_crosser                                    ; altera_jtag_dc_streaming_191           ;
;                         |synchronizer|                                                                                                                                                                                                                     ; -0.2 (-0.2)          ; 2.8 (2.8)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_std_synchronizer                                               ; altera_work                            ;
;                   |synchronizer|                                                                                                                                                                                                                           ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_std_synchronizer                                               ; altera_work                            ;
;             |p2b|                                                                                                                                                                                                                                          ; 14.8 (14.8)          ; 15.3 (15.3)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|p2b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_st_packets_to_bytes                                     ; altera_avalon_st_packets_to_bytes_1920 ;
;             |rst_controller|                                                                                                                                                                                                                               ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                                               ; altera_reset_controller_1921           ;
;                |alt_rst_sync_uq1|                                                                                                                                                                                                                          ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                                             ; altera_reset_controller_1921           ;
;             |transacto|                                                                                                                                                                                                                                    ; 132.5 (0.0)          ; 141.5 (0.0)                      ; 9.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 206 (0)             ; 129 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|transacto                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_packets_to_master                                       ; altera_avalon_packets_to_master_1920   ;
;                |p2m|                                                                                                                                                                                                                                       ; 132.5 (132.5)        ; 141.5 (141.5)                    ; 9.2 (9.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 206 (206)           ; 129 (129)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|master_0|master_0|transacto|p2m                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; packets_to_master                                                     ; altera_avalon_packets_to_master_1920   ;
;       |mm_interconnect_0|                                                                                                                                                                                                                                  ; 80.2 (0.0)           ; 87.8 (0.0)                       ; 7.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 185 (0)             ; 106 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; add_kernels_altera_mm_interconnect_1920_zjriowy                       ; altera_mm_interconnect_1920            ;
;          |add_fpga_split_1_di_0_csr_ring_root_avs_agent_rsp_fifo|                                                                                                                                                                                          ; 7.1 (7.1)            ; 8.7 (8.7)                        ; 1.7 (1.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|mm_interconnect_0|add_fpga_split_1_di_0_csr_ring_root_avs_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; add_kernels_altera_avalon_sc_fifo_1931_fzgstwy                        ; altera_avalon_sc_fifo_1931             ;
;          |add_fpga_split_1_di_0_csr_ring_root_avs_cmd_width_adapter|                                                                                                                                                                                       ; 17.6 (17.6)          ; 18.0 (18.0)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|mm_interconnect_0|add_fpga_split_1_di_0_csr_ring_root_avs_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; add_kernels_altera_merlin_width_adapter_1920_qo37njq                  ; altera_merlin_width_adapter_1920       ;
;          |add_fpga_split_5_di_0_csr_ring_root_avs_agent_rsp_fifo|                                                                                                                                                                                          ; 7.1 (7.1)            ; 8.7 (8.7)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|mm_interconnect_0|add_fpga_split_5_di_0_csr_ring_root_avs_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; add_kernels_altera_avalon_sc_fifo_1931_fzgstwy                        ; altera_avalon_sc_fifo_1931             ;
;          |add_fpga_split_5_di_0_csr_ring_root_avs_cmd_width_adapter|                                                                                                                                                                                       ; 16.5 (16.5)          ; 16.5 (16.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|mm_interconnect_0|add_fpga_split_5_di_0_csr_ring_root_avs_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; add_kernels_altera_merlin_width_adapter_1920_qo37njq                  ; altera_merlin_width_adapter_1920       ;
;          |cmd_demux|                                                                                                                                                                                                                                       ; 5.2 (5.2)            ; 5.5 (5.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|mm_interconnect_0|cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; add_kernels_altera_merlin_demultiplexer_1921_72smspi                  ; altera_merlin_demultiplexer_1921       ;
;          |master_0_master_agent|                                                                                                                                                                                                                           ; 2.1 (2.1)            ; 3.6 (3.6)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|mm_interconnect_0|master_0_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; add_kernels_altera_merlin_master_agent_191_mpbm6tq                    ; altera_merlin_master_agent_191         ;
;          |master_0_master_limiter|                                                                                                                                                                                                                         ; 5.8 (5.8)            ; 6.0 (6.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|mm_interconnect_0|master_0_master_limiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; add_kernels_altera_merlin_traffic_limiter_191_kcba44q                 ; altera_merlin_traffic_limiter_191      ;
;          |rsp_mux|                                                                                                                                                                                                                                         ; 18.8 (18.8)          ; 20.8 (20.8)                      ; 2.1 (2.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 73 (73)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|mm_interconnect_0|rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; add_kernels_altera_merlin_multiplexer_1921_mycvn4a                    ; altera_merlin_multiplexer_1921         ;
;       |rst_controller|                                                                                                                                                                                                                                     ; 0.7 (0.3)            ; 2.0 (0.5)                        ; 1.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                                               ; altera_reset_controller_1921           ;
;          |alt_rst_sync_uq1|                                                                                                                                                                                                                                ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|rst_controller|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                                             ; altera_reset_controller_1921           ;
;       |rst_controller_001|                                                                                                                                                                                                                                 ; 0.5 (0.0)            ; 1.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                                               ; altera_reset_controller_1921           ;
;          |alt_rst_sync_uq1|                                                                                                                                                                                                                                ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; u0|rst_controller_001|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                                             ; altera_reset_controller_1921           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                 ;
+-------------------------------------------------------+---------------------------+-------------------------+
; Statistic                                             ; |                         ; auto_fab_0              ;
+-------------------------------------------------------+---------------------------+-------------------------+
; ALMs needed [=A-B+C]                                  ; 2132.0 / 251680 ( < 1 % ) ; 58.5 / 251680 ( < 1 % ) ;
;     [A] ALMs used in final placement                  ; 2706.5 / 251680 ( 1 % )   ; 66.0 / 251680 ( < 1 % ) ;
;     [B] Estimate of ALMs recoverable by dense packing ; 584.0 / 251680 ( < 1 % )  ; 8.0 / 251680 ( < 1 % )  ;
;     [C] Estimate of ALMs unavailable                  ; 9.5 / 251680 ( < 1 % )    ; 0.5 / 251680 ( < 1 % )  ;
; ALMs used for memory                                  ; 80.0                      ; 0.0                     ;
; Combinational ALUTs                                   ; 2728                      ; 95                      ;
; Dedicated Logic Registers                             ; 5002 / 1006720 ( < 1 % )  ; 77 / 1006720 ( < 1 % )  ;
; I/O Registers                                         ; 0                         ; 0                       ;
; Block Memory Bits                                     ; 512                       ; 0                       ;
; M20Ks                                                 ; 1 / 2131 ( < 1 % )        ; 0 / 2131 ( 0 % )        ;
; DSP Blocks                                            ; 0 / 1687 ( 0 % )          ; 0 / 1687 ( 0 % )        ;
; Pins                                                  ; 4                         ; 0                       ;
; Virtual Pins                                          ; 0                         ; 0                       ;
; IOPLLs                                                ; 0                         ; 0                       ;
;                                                       ;                           ;                         ;
; Region Placement                                      ; -                         ; -                       ;
;                                                       ;                           ;                         ;
; Partition Ports                                       ;                           ;                         ;
;     -- Input Ports                                    ; 5                         ; 8                       ;
;     -- Output Ports                                   ; 2                         ; 27                      ;
;                                                       ;                           ;                         ;
; Connections                                           ;                           ;                         ;
;     -- Input Connections                              ; 8                         ; 347                     ;
;     -- Registered Input Connections                   ; 0                         ; 108                     ;
;     -- Output Connections                             ; 347                       ; 8                       ;
;     -- Registered Output Connections                  ; 224                       ; 0                       ;
;                                                       ;                           ;                         ;
; Internal Connections                                  ;                           ;                         ;
;     -- Total Connections                              ; 27400                     ; 939                     ;
;     -- Registered Connections                         ; 11624                     ; 432                     ;
;                                                       ;                           ;                         ;
; External Connections                                  ;                           ;                         ;
;     -- |                                              ; 0                         ; 355                     ;
;     -- auto_fab_0                                     ; 355                       ; 0                       ;
+-------------------------------------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+------------------+
; Name                                                                                                                                ; Fan-Out ; Physical Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+------------------+
; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_csr_agent_inst|start_NO_SHIFT_REG_q[0]                   ; 645     ; 84               ;
; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_csr_agent_inst|start_NO_SHIFT_REG_q[0] ; 645     ; 79               ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; Name                                                                                                                                                                                                      ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF  ; Location        ; Mixed Port RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated|altera_syncram4|altsyncram5|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Single Clock ; 4            ; 19           ; 4            ; 19           ; yes                    ; no                      ; no                     ; yes                     ; 76   ; 4                           ; 19                          ; 4                           ; 19                          ; 76                  ; 0           ; 1     ; None ; LAB_X49_Y13_N0  ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_completed|pipelined_data_rtl_1|auto_generated|altera_syncram4|altsyncram5|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Single Clock ; 4            ; 19           ; 4            ; 19           ; yes                    ; no                      ; no                     ; yes                     ; 76   ; 4                           ; 19                          ; 4                           ; 19                          ; 76                  ; 0           ; 1     ; None ; LAB_X55_Y11_N0  ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data_rtl_0|auto_generated|altera_syncram4|altsyncram5|ALTSYNCRAM       ; AUTO       ; Simple Dual Port ; Single Clock ; 4            ; 19           ; 4            ; 19           ; yes                    ; no                      ; no                     ; yes                     ; 76   ; 4                           ; 19                          ; 4                           ; 19                          ; 76                  ; 0           ; 1     ; None ; LAB_X59_Y15_N0  ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; u0|add_fpga_split_1_di_0|add_fpga_split_1_di_0|ZTS11AddCSRPipes_std_ic_inst|ZTS11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data_rtl_1|auto_generated|altera_syncram4|altsyncram5|ALTSYNCRAM       ; AUTO       ; Simple Dual Port ; Single Clock ; 4            ; 19           ; 4            ; 19           ; yes                    ; no                      ; no                     ; yes                     ; 76   ; 4                           ; 19                          ; 4                           ; 19                          ; 76                  ; 0           ; 1     ; None ; LAB_X55_Y14_N0  ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated|altera_syncram4|altsyncram5|ALTSYNCRAM                   ; AUTO       ; Simple Dual Port ; Single Clock ; 4            ; 19           ; 4            ; 19           ; yes                    ; no                      ; no                     ; yes                     ; 76   ; 4                           ; 19                          ; 4                           ; 19                          ; 76                  ; 0           ; 1     ; None ; LAB_X65_Y21_N0  ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_completed|pipelined_data_rtl_1|auto_generated|altera_syncram4|altsyncram5|ALTSYNCRAM                   ; AUTO       ; Simple Dual Port ; Single Clock ; 4            ; 19           ; 4            ; 19           ; yes                    ; no                      ; no                     ; yes                     ; 76   ; 4                           ; 19                          ; 4                           ; 19                          ; 76                  ; 0           ; 1     ; None ; LAB_X60_Y22_N0  ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_sum|pipelined_data_rtl_0|auto_generated|altera_syncram4|altsyncram5|ALTSYNCRAM                         ; AUTO       ; Simple Dual Port ; Single Clock ; 4            ; 19           ; 4            ; 19           ; yes                    ; no                      ; no                     ; yes                     ; 76   ; 4                           ; 19                          ; 4                           ; 19                          ; 76                  ; 0           ; 1     ; None ; LAB_X62_Y23_N0  ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; u0|add_fpga_split_5_di_0|add_fpga_split_5_di_0|ZTS3Add_std_ic_inst|ZTS3Add_finish_detector|ndrange_sum|pipelined_data_rtl_1|auto_generated|altera_syncram4|altsyncram5|ALTSYNCRAM                         ; AUTO       ; Simple Dual Port ; Single Clock ; 4            ; 19           ; 4            ; 19           ; yes                    ; no                      ; no                     ; yes                     ; 76   ; 4                           ; 19                          ; 4                           ; 19                          ; 76                  ; 0           ; 1     ; None ; LAB_X62_Y24_N0  ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; u0|master_0|master_0|fifo|gen_blk9.gen_blk10_else.altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM                                                                                          ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 7                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None ; M20K_X70_Y10_N0 ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Physical RAM Information                                                                                                                                                                    ;
+-----------------------+-------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------+
; Physical RAM Location ; Physical RAM Usage Bits ; Physical RAM Usage Percentage ; Logical RAM Name                                                                                                 ;
+-----------------------+-------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------+
; M20K_X70_Y10_N0       ; 512                     ; 2.5                           ; u0|master_0|master_0|fifo|gen_blk9.gen_blk10_else.altera_syncram_component|auto_generated|altsyncram1|ALTSYNCRAM ;
+-----------------------+-------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------+
Note: This table shows up to 500 physical rams that are least utilized. You can change this number by setting PHYSICAL_RAM_RPT_MAX_ROW in qsf file.


+----------------+
; Place Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 22.3.0 Build 104 09/14/2022 SC Pro Edition
    Info: Processing started: Thu Nov  3 05:16:32 2022
    Info: System process ID: 19735
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off AddCSRDemo -c add
Info: qfit2_default_script.tcl version: #1
Info: Project  = AddCSRDemo
Info: Revision = add
Info (11165): Fitter preparation operations ending: elapsed time is 00:00:43
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:11
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:10
Info (11888): Total time spent on timing analysis during Placement is 1.42 seconds.


