

================================================================
== Vitis HLS Report for 'rdc_mont_4_Pipeline_VITIS_LOOP_185_3'
================================================================
* Date:           Tue May 20 14:35:52 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        2|       17|  20.000 ns|  0.170 us|    1|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_185_3  |        0|       15|        10|          1|          1|  0 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1440|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|    1310|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1374|   1703|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                             Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503p1_1_U  |rdc_mont_14183_Pipeline_VITIS_LOOP_185_3_p503p1_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                               |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln123_fu_376_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_6_fu_424_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln130_fu_412_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln185_2_fu_222_p2   |         +|   0|  0|  11|           3|           1|
    |add_ln189_fu_474_p2     |         +|   0|  0|  71|          64|          64|
    |t_8_fu_660_p2           |         +|   0|  0|  71|          64|          64|
    |tempReg_6_fu_544_p2     |         +|   0|  0|  71|          64|          64|
    |temp_6_fu_433_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_386_p2          |         +|   0|  0|  41|          34|          34|
    |u_16_fu_564_p2          |         +|   0|  0|  71|          64|          64|
    |v_18_fu_502_p2          |         +|   0|  0|  71|          64|          64|
    |sub_ln187_fu_247_p2     |         -|   0|  0|  11|           3|           3|
    |and_ln105_fu_638_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln185_fu_216_p2    |      icmp|   0|  0|  11|           3|           3|
    |icmp_ln186_fu_228_p2    |      icmp|   0|  0|  13|           4|           4|
    |carry_9_fu_651_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln105_5_fu_579_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_520_p2      |        or|   0|  0|  64|          64|          64|
    |t_2_fu_666_p3           |    select|   0|  0|  64|           1|          64|
    |u_2_fu_599_p3           |    select|   0|  0|  64|           1|          64|
    |v_2_fu_549_p3           |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_25_fu_508_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_26_fu_514_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_27_fu_526_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_28_fu_569_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_29_fu_574_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_30_fu_585_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_621_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln189_fu_480_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1440|        1145|        1334|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_4     |   9|          2|    3|          6|
    |j_fu_92                  |   9|          2|    3|          6|
    |t_fu_80                  |   9|          2|   64|        128|
    |u_15_fu_84               |   9|          2|   64|        128|
    |v_17_fu_88               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  200|        400|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln130_reg_837                    |  33|   0|   33|          0|
    |ah_reg_752                           |  32|   0|   32|          0|
    |al_reg_742                           |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |bh_reg_757                           |  32|   0|   32|          0|
    |bl_reg_747                           |  32|   0|   32|          0|
    |icmp_ln185_reg_721                   |   1|   0|    1|          0|
    |icmp_ln186_reg_725                   |   1|   0|    1|          0|
    |j_fu_92                              |   3|   0|    3|          0|
    |t_fu_80                              |  64|   0|   64|          0|
    |tempReg_6_reg_858                    |  64|   0|   64|          0|
    |tempReg_6_reg_858_pp0_iter8_reg      |  64|   0|   64|          0|
    |tmp_20_reg_826                       |   2|   0|    2|          0|
    |tmp_21_reg_811                       |  32|   0|   32|          0|
    |tmp_22_reg_821                       |  32|   0|   32|          0|
    |tmp_23_reg_847                       |   2|   0|    2|          0|
    |tmp_25_reg_867                       |   1|   0|    1|          0|
    |tmp_s_reg_806                        |  32|   0|   32|          0|
    |trunc_ln105_reg_842                  |  32|   0|   32|          0|
    |trunc_ln106_17_reg_791               |  32|   0|   32|          0|
    |trunc_ln106_18_reg_796               |  32|   0|   32|          0|
    |trunc_ln106_19_reg_801               |  32|   0|   32|          0|
    |trunc_ln106_8_reg_816                |  32|   0|   32|          0|
    |trunc_ln106_8_reg_816_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_786                  |  32|   0|   32|          0|
    |trunc_ln125_reg_831                  |  32|   0|   32|          0|
    |u_15_fu_84                           |  64|   0|   64|          0|
    |v_17_fu_88                           |  64|   0|   64|          0|
    |xor_ln189_reg_852                    |  64|   0|   64|          0|
    |icmp_ln185_reg_721                   |  64|  32|    1|          0|
    |icmp_ln186_reg_725                   |  64|  32|    1|          0|
    |tmp_22_reg_821                       |  64|  32|   32|          0|
    |trunc_ln106_reg_786                  |  64|  32|   32|          0|
    |trunc_ln125_reg_831                  |  64|  32|   32|          0|
    |xor_ln189_reg_852                    |  64|  32|   64|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1310| 192| 1088|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_837_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_837_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_837_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_837_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_841_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_841_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_841_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_841_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_845_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_845_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_845_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_845_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_849_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_849_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_849_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_849_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_185_3|  return value|
|v                   |   in|   64|     ap_none|                                     v|        scalar|
|u                   |   in|   64|     ap_none|                                     u|        scalar|
|i_3                 |   in|    3|     ap_none|                                   i_3|        scalar|
|add_ln185           |   in|    4|     ap_none|                             add_ln185|        scalar|
|R_Z_address0        |  out|    4|   ap_memory|                                   R_Z|         array|
|R_Z_ce0             |  out|    1|   ap_memory|                                   R_Z|         array|
|R_Z_q0              |   in|   64|   ap_memory|                                   R_Z|         array|
|empty               |   in|    3|     ap_none|                                 empty|        scalar|
|v_18_out            |  out|   64|      ap_vld|                              v_18_out|       pointer|
|v_18_out_ap_vld     |  out|    1|      ap_vld|                              v_18_out|       pointer|
|u_16_out            |  out|   64|      ap_vld|                              u_16_out|       pointer|
|u_16_out_ap_vld     |  out|    1|      ap_vld|                              u_16_out|       pointer|
|t_out               |  out|   64|      ap_vld|                                 t_out|       pointer|
|t_out_ap_vld        |  out|    1|      ap_vld|                                 t_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

