LIB_SUBTOPICS = [
    {
        "id": 1,
        "name": "Cell Count Analysis",
        "description": "Counting the total number of cells in different standard cell libraries to understand the distribution of cells across libraries."
    },
    {
        "id": 2,
        "name": "Cell Area Comparison",
        "description": "Analyzing and comparing the area of specific cells within different standard cell libraries to determine size variations."
    },
    {
        "id": 3,
        "name": "Leakage Power Analysis",
        "description": "Examining leakage power values of individual cells and calculating the average leakage power across various standard cell libraries."
    },
    {
        "id": 4,
        "name": "Smallest and Largest Cells",
        "description": "Identifying the cells with the smallest and largest area in different standard cell libraries to determine the most compact and extensive cells."
    },
    {
        "id": 5,
        "name": "Buffer and Inverter Cell Analysis",
        "description": "Investigating whether a cell is a buffer or an inverter and analyzing their presence across different libraries."
    },
    {
        "id": 6,
        "name": "Flip-Flop and Scan Flip-Flop Properties",
        "description": "Examining flip-flops and scan-enabled flip-flops in different standard cell libraries to understand their distribution."
    },
    {
        "id": 7,
        "name": "Library Operating Conditions",
        "description": "Filtering and analyzing cells under specific operating conditions, including temperature, voltage, and process parameters."
    },
    {
        "id": 8,
        "name": "Drive Strength Distribution",
        "description": "Analyzing the distribution of drive strengths in different libraries to understand the range of available cell strengths."
    },
    {
        "id": 9,
        "name": "Cell Footprint Examination",
        "description": "Extracting and comparing cell footprints within and across libraries to analyze how different cells are structured."
    },
    {
        "id": 10,
        "name": "Input Pin Analysis",
        "description": "Examining the number of input pins in different cells, their names, and capacitance characteristics."
    },
    {
        "id": 11,
        "name": "Clock Pin Characteristics",
        "description": "Analyzing input pins that serve as clock pins, including their count and average capacitance compared to non-clock pins."
    },
    {
        "id": 12,
        "name": "Cell Count by Library",
        "description": "Counting the number of cells in different standard cell libraries to understand the distribution across technology variants."
    },
    {
        "id": 13,
        "name": "Cell Area and Size Analysis",
        "description": "Comparing the area of different cells, identifying the smallest and largest cells within specific standard cell libraries."
    },
    {
        "id": 14,
        "name": "Leakage Power Distribution",
        "description": "Analyzing the leakage power of individual cells and computing the average leakage power across standard cell libraries."
    },
    {
        "id": 15,
        "name": "Operating Condition Influence",
        "description": "Investigating how temperature and voltage conditions affect different cell properties, including area, leakage power, and capacitance."
    },
    {
        "id": 16,
        "name": "Capacitance Analysis of Input Pins",
        "description": "Examining the rise and fall capacitance values of input pins and identifying the input pin with the lowest fall capacitance."
    },
    {
        "id": 17,
        "name": "Largest Input Pin Capacitance",
        "description": "Identifying the cell with the largest input pin capacitance within a given library and analyzing capacitance variations."
    },
    {
        "id": 18,
        "name": "Comparison of Capacitance by Pin Type",
        "description": "Comparing the capacitance of clock pins versus non-clock pins and evaluating average capacitance differences."
    },
    {
        "id": 19,
        "name": "Output Pin Transition Analysis",
        "description": "Examining the maximum transition times of output pins in different standard cell libraries and identifying the cells with the lowest and highest values."
    },
    {
        "id": 20,
        "name": "Boolean Function Analysis of Output Pins",
        "description": "Extracting and analyzing the Boolean functions of output pins to understand their logical behavior."
    },
    {
        "id": 21,
        "name": "Output Pin Capacitance Analysis",
        "description": "Examining the maximum capacitance of output pins across different standard cell libraries and identifying the cells with the highest and lowest values."
    },
    {
        "id": 22,
        "name": "Cells with Multiple Output Pins",
        "description": "Counting and analyzing the number of cells that have more than one output pin within a given PDK."
    },
    {
        "id": 23,
        "name": "Largest Max Capacitance Output Pin",
        "description": "Identifying the cell with the highest maximum output capacitance in a given standard cell library."
    },
    {
        "id": 24,
        "name": "Smallest Max Transition Time Output Pin",
        "description": "Determining the cell with the lowest maximum transition time for its output pin within a specific standard cell library."
    },
    {
        "id": 25,
        "name": "Power and Ground Pin Relationships",
        "description": "Investigating the power and ground pins associated with output pins in various standard cell libraries."
    },
    {
        "id": 26,
        "name": "Power Down Function Analysis",
        "description": "Examining the Boolean function of output pins when powered down and analyzing how different cells behave during power-down conditions."
    },
    {
        "id": 27,
        "name": "Cross-Library Comparison of Output Pins",
        "description": "Comparing the maximum capacitance and transition times of output pins across different standard cell libraries."
    },
    {
        "id": 28,
        "name": "Functionality and Timing of High-Speed Cells",
        "description": "Analyzing the Boolean functions, max capacitance, and transition times of output pins in high-speed standard cell libraries."
    },
    {
        "id": 29,
        "name": "Propagation Delay Analysis",
        "description": "Examining the propagation delay of cells, including fall and rise delays, under different input transition times and output loads."
    },
    {
        "id": 30,
        "name": "Timing Comparison Across Input Pins",
        "description": "Comparing the propagation delay of different input pins driving the same output pin to determine the fastest and slowest paths."
    },
    {
        "id": 31,
        "name": "Minimum and Maximum Propagation Delays",
        "description": "Identifying the minimum and maximum propagation delays for specific cells to understand their worst-case and best-case timing characteristics."
    },
    {
        "id": 32,
        "name": "Cross-Library Timing Comparison",
        "description": "Comparing the propagation delay characteristics of the same cell across different standard cell libraries."
    },
    {
        "id": 33,
        "name": "Impact of Load and Input Transition on Delay",
        "description": "Analyzing how output capacitance and input transition times affect propagation delay for various cells."
    },
    {
        "id": 34,
        "name": "Timing Characteristics of Multiplexers",
        "description": "Investigating the propagation delay of multiplexer cells and their response to different input transition and output capacitance conditions."
    },
    {
        "id": 35,
        "name": "NAND and AND Gate Timing Behavior",
        "description": "Examining the propagation delay of NAND and AND gates under varying load and transition conditions."
    },
    {
        "id": 36,
        "name": "Comparison of Rise and Fall Delays",
        "description": "Analyzing the differences between rise and fall propagation delays for specific cells and input-to-output paths."
    },
    {
        "id": 37,
        "name": "Minimum Propagation Delay Paths",
        "description": "Identifying the fastest timing paths by finding input-output pairs with the lowest propagation delay in a given cell."
    },
    {
        "id": 38,
        "name": "Delay-Based Optimization for Circuit Design",
        "description": "Utilizing propagation delay data to optimize circuit performance and improve timing closure in ASIC and FPGA designs."
    }


]   