Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'o_state' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'type_gate' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:123]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 18 for port 'pre_sum' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:130]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_1145791285
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
