
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   360138000                       # Number of ticks simulated
final_tick                               2267563866500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              171806213                       # Simulator instruction rate (inst/s)
host_op_rate                                171801925                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              332246274                       # Simulator tick rate (ticks/s)
host_mem_usage                                 835228                       # Number of bytes of host memory used
host_seconds                                     1.08                       # Real time elapsed on the host
sim_insts                                   186220179                       # Number of instructions simulated
sim_ops                                     186220179                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus04.inst       109824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data        87040                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst        34112                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data        10496                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst       106752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data       393856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            742080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       109824                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst        34112                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst       106752                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       250688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       171008                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         171008                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         1716                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data         1360                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst          533                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data          164                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst         1668                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data         6154                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              11595                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         2672                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2672                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus04.inst    304949769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data    241685132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst     94719247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data     29144384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst    296419706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data   1093625221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           2060543458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst    304949769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst     94719247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst    296419706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       696088722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      474840200                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           474840200                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      474840200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst    304949769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data    241685132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst     94719247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data     29144384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst    296419706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data   1093625221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          2535383658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus04.inst        14272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data       119616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst          704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data        69760                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst          960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data       199936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            405312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst        14272                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        15936                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       401856                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         401856                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst          223                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data         1869                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data         1090                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data         3124                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               6333                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         6279                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              6279                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus04.inst     39629253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data    332139347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst      1954806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data    193703525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst      2665645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data    555164965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data       177710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1125435250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst     39629253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst      1954806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst      2665645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        44249704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1115838928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1115838928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1115838928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst     39629253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data    332139347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst      1954806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data    193703525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst      2665645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data    555164965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data       177710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          2241274178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                    1                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               2                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         436.856251                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   436.281324                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data     0.574927                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.852112                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.001123                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.853235                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data           75                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data           54                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data            3                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data            2                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data          129                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data          129                       # number of overall hits
system.cpu00.dcache.overall_hits::total           129                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data            3                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            1                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.cpu00.dcache.overall_misses::total            3                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data          132                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data          132                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements               0                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst          370                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst          370                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst          370                       # number of overall hits
system.cpu00.icache.overall_hits::total           370                       # number of overall hits
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst          370                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst          370                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                    1                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 1                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               1                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         312.428344                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   311.853771                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data     0.574573                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.609089                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.001122                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.610212                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data           75                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data           54                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            2                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          129                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          129                       # number of overall hits
system.cpu01.dcache.overall_hits::total           129                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            3                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            1                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            2                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.cpu01.dcache.overall_misses::total            3                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          132                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          132                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          497                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst          370                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst          370                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst          370                       # number of overall hits
system.cpu01.icache.overall_hits::total           370                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst          370                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst          370                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                    1                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements               1                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         231.026129                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   230.451910                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data     0.574219                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.450101                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.001122                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.451223                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          149                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.291016                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data           75                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data           54                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data            3                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            2                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data          129                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data          129                       # number of overall hits
system.cpu02.dcache.overall_hits::total           129                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data            3                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            1                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            2                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.cpu02.dcache.overall_misses::total            3                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data          132                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data          132                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu02.dcache.writebacks::total               1                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst          370                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst          370                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst          370                       # number of overall hits
system.cpu02.icache.overall_hits::total           370                       # number of overall hits
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst          370                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst          370                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              362980500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          363145000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                    1                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements               2                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         450.730680                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs                14                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   450.156815                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data     0.573865                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.879213                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.001121                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.880333                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          440                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data           75                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data           54                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            2                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data          129                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data          129                       # number of overall hits
system.cpu03.dcache.overall_hits::total           129                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data            3                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            1                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            2                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data            3                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data            3                       # number of overall misses
system.cpu03.dcache.overall_misses::total            3                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data          132                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data          132                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu03.dcache.writebacks::total               1                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst          370                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst          370                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst          370                       # number of overall hits
system.cpu03.icache.overall_hits::total           370                       # number of overall hits
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst          370                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst          370                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    162     47.65%     47.65% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.29%     47.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   177     52.06%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                340                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 324                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              141488000     91.49%     91.49% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.11%     91.60% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              12994000      8.40%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          154646500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.28%      0.28% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      3.31%      3.58% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.28%      3.86% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 321     88.43%     92.29% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.28%     92.56% # number of callpals executed
system.cpu04.kern.callpal::rti                     18      4.96%     97.52% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      2.48%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  363                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                18                      
system.cpu04.kern.mode_good::user                  17                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel         62924000     75.72%     75.72% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           20181500     24.28%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            4902                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         466.328659                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             67127                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            4902                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           13.693798                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    23.846574                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   442.482085                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.046575                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.864223                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.910798                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          131602                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         131602                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        31335                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31335                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        25798                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        25798                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          505                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          505                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          585                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        57133                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          57133                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        57133                       # number of overall hits
system.cpu04.dcache.overall_hits::total         57133                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         2866                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2866                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         2126                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2126                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          102                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          102                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           21                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         4992                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4992                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         4992                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4992                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        34201                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        34201                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        27924                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27924                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        62125                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        62125                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        62125                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        62125                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.083799                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.083799                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.076135                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.076135                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.168040                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.168040                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.034653                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.034653                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.080354                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.080354                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.080354                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.080354                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2994                       # number of writebacks
system.cpu04.dcache.writebacks::total            2994                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2448                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999374                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            270135                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            2448                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          110.349265                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    26.383328                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   485.616046                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.051530                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.948469                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          344099                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         344099                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       168376                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        168376                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       168376                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         168376                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       168376                       # number of overall hits
system.cpu04.icache.overall_hits::total        168376                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         2449                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2449                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         2449                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2449                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         2449                       # number of overall misses
system.cpu04.icache.overall_misses::total         2449                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       170825                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       170825                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       170825                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       170825                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       170825                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       170825                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.014336                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.014336                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.014336                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.014336                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.014336                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.014336                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         2448                       # number of writebacks
system.cpu04.icache.writebacks::total            2448                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      791                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     98     47.57%     47.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     2      0.97%     48.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   106     51.46%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      98     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      2      1.02%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     96     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              356240500     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                330500      0.09%     98.15% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               6724500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          363295500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.905660                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.951456                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     20.86%     21.22% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      1.44%     22.66% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 135     48.56%     71.22% # number of callpals executed
system.cpu05.kern.callpal::rdps                     1      0.36%     71.58% # number of callpals executed
system.cpu05.kern.callpal::rti                     69     24.82%     96.40% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      3.24%     99.64% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.36%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  278                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             127                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       1947751000     99.58%     99.58% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user            8194500      0.42%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1869                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.624580                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             39802                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1869                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           21.295880                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    64.996444                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   359.628136                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.126946                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.702399                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829345                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           81942                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          81942                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        23770                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         23770                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        12960                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        12960                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          443                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          443                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          455                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        36730                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          36730                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        36730                       # number of overall hits
system.cpu05.dcache.overall_hits::total         36730                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1548                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1548                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          644                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          644                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           33                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         2192                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2192                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         2192                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2192                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        25318                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        25318                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        38922                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        38922                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        38922                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        38922                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.061142                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.061142                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.056318                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.056318                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.056318                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.056318                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          814                       # number of writebacks
system.cpu05.dcache.writebacks::total             814                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1283                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            109548                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1283                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           85.384256                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   196.156052                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   315.843948                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.383117                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.616883                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          286357                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         286357                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       141254                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        141254                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       141254                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         141254                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       141254                       # number of overall hits
system.cpu05.icache.overall_hits::total        141254                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1283                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1283                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1283                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1283                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1283                       # number of overall misses
system.cpu05.icache.overall_misses::total         1283                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       142537                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       142537                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       142537                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       142537                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       142537                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       142537                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.009001                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009001                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.009001                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009001                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.009001                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009001                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1283                       # number of writebacks
system.cpu05.icache.writebacks::total            1283                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      0                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1220                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    250     50.20%     50.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.20%     50.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   247     49.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                498                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 496                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              558976000     98.28%     98.28% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                112000      0.02%     98.30% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               9664000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          568752000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.57%      2.57% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  53      9.08%     11.64% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 397     67.98%     79.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                     1      0.17%     79.79% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.17%     79.97% # number of callpals executed
system.cpu06.kern.callpal::rti                    100     17.12%     97.09% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.57%     99.66% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  584                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  97                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       1735708000     95.83%     95.83% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           75510000      4.17%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           12306                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.842002                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            155646                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           12306                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           12.647977                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   107.579471                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   318.262532                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.210116                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.621607                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.831723                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0          457                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          357252                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         357252                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        77202                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         77202                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        80089                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        80089                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1250                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       157291                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         157291                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       157291                       # number of overall hits
system.cpu06.dcache.overall_hits::total        157291                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         5624                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         5624                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         6860                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6860                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          127                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           29                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        12484                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        12484                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        12484                       # number of overall misses
system.cpu06.dcache.overall_misses::total        12484                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        82826                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        82826                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        86949                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        86949                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       169775                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       169775                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       169775                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       169775                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.067901                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.067901                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.078897                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.078897                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.073533                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.073533                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.073533                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.073533                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         8100                       # number of writebacks
system.cpu06.dcache.writebacks::total            8100                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4454                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.875896                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            348236                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4454                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           78.185002                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   206.417500                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst   305.458396                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.403159                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst     0.596598                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999758                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          917866                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         917866                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       452249                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        452249                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       452249                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         452249                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       452249                       # number of overall hits
system.cpu06.icache.overall_hits::total        452249                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4456                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4456                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4456                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4456                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4456                       # number of overall misses
system.cpu06.icache.overall_misses::total         4456                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       456705                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       456705                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       456705                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       456705                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       456705                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       456705                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.009757                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009757                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.009757                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009757                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.009757                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009757                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4454                       # number of writebacks
system.cpu06.icache.writebacks::total            4454                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                    1                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         352.188736                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   351.044433                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data     1.144303                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.685634                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.002235                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.687869                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data           75                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data           52                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            1                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          127                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          127                       # number of overall hits
system.cpu07.dcache.overall_hits::total           127                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data            3                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            2                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            1                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data            5                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data            5                       # number of overall misses
system.cpu07.dcache.overall_misses::total            5                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          132                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          132                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          506                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst          370                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst          370                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst          370                       # number of overall hits
system.cpu07.icache.overall_hits::total           370                       # number of overall hits
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst          370                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst          370                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                    1                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements               2                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         363.475061                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   362.331026                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data     1.144035                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.707678                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.002234                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.709912                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data           75                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data           54                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            3                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            2                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          129                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          129                       # number of overall hits
system.cpu08.dcache.overall_hits::total           129                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data            3                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            1                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data            3                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data            3                       # number of overall misses
system.cpu08.dcache.overall_misses::total            3                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          132                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          132                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          511                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst          370                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst          370                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst          370                       # number of overall hits
system.cpu08.icache.overall_hits::total           370                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                    1                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               1                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         406.266903                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   405.123222                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data     1.143681                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.791256                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.002234                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.793490                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data           75                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data           54                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data            3                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            2                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          129                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          129                       # number of overall hits
system.cpu09.dcache.overall_hits::total           129                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data            3                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            1                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            2                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.cpu09.dcache.overall_misses::total            3                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          132                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          132                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu09.dcache.writebacks::total               1                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst          370                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst          370                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst          370                       # number of overall hits
system.cpu09.icache.overall_hits::total           370                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst          370                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst          370                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                    1                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               1                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.091772                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   396.948445                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data     1.143327                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.775290                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.002233                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777523                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data           75                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data           54                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data            3                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            2                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          129                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          129                       # number of overall hits
system.cpu10.dcache.overall_hits::total           129                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data            3                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            1                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.cpu10.dcache.overall_misses::total            3                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          132                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          132                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          425                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst          370                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst          370                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst          370                       # number of overall hits
system.cpu10.icache.overall_hits::total           370                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst          370                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst          370                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                    1                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               1                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.998789                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   391.855816                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data     1.142973                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.765343                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.002232                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767576                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data           75                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data           54                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data            3                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            2                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          129                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          129                       # number of overall hits
system.cpu11.dcache.overall_hits::total           129                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data            3                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            1                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.cpu11.dcache.overall_misses::total            3                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          132                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          132                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          425                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst          370                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst          370                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst          370                       # number of overall hits
system.cpu11.icache.overall_hits::total           370                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst          370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst          370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                    1                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               1                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         398.998659                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   397.856040                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data     1.142619                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.777063                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.002232                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.779294                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data           75                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data           54                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            3                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            2                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          129                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          129                       # number of overall hits
system.cpu12.dcache.overall_hits::total           129                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data            3                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            1                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            2                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.cpu12.dcache.overall_misses::total            3                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          132                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          132                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          425                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst          370                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst          370                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst          370                       # number of overall hits
system.cpu12.icache.overall_hits::total           370                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst          370                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst          370                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                    1                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               1                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         408.998528                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   407.856263                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data     1.142265                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.796594                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.002231                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.798825                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data           75                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data           52                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            1                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          127                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          127                       # number of overall hits
system.cpu13.dcache.overall_hits::total           127                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data            3                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            2                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            1                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data            5                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data            5                       # number of overall misses
system.cpu13.dcache.overall_misses::total            5                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          132                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          132                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          425                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst          370                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst          370                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst          370                       # number of overall hits
system.cpu13.icache.overall_hits::total           370                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst          370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst          370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                    1                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               1                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         403.998398                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   402.856487                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data     1.141911                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.786829                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.002230                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.789059                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data           75                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data           53                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total           53                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            1                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          128                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            128                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          128                       # number of overall hits
system.cpu14.dcache.overall_hits::total           128                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data            3                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            1                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.cpu14.dcache.overall_misses::total            4                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          132                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          132                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          425                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst          370                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst          370                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst          370                       # number of overall hits
system.cpu14.icache.overall_hits::total           370                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst          370                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst          370                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                        4                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      1     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2     50.00%     75.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                     1     25.00%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                  4                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       1     25.00%     25.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     50.00%     75.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      1     25.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                   4                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              362989500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                 14500      0.00%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                   2     66.67%     66.67% # number of callpals executed
system.cpu15.kern.callpal::rti                      1     33.33%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                    3                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               1                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.131569                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   456.708080                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data     3.423489                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.892008                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.006687                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898694                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses             342                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses            342                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data           89                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total            89                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data           59                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total           59                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            1                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          148                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            148                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          148                       # number of overall hits
system.cpu15.dcache.overall_hits::total           148                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data            3                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            7                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           10                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           10                       # number of overall misses
system.cpu15.dcache.overall_misses::total           10                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          158                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          158                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          158                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          158                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          431                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses             920                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses            920                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst          460                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           460                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst          460                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            460                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst          460                       # number of overall hits
system.cpu15.icache.overall_hits::total           460                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst          460                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          460                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst          460                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          460                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         55489                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        24465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         8735                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            8812                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         6863                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         1949                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp              18508                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                 26                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                26                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        11910                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         5068                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             5319                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              236                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             81                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             317                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              9396                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             9396                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           8188                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         10320                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side         6527                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        14552                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side         3121                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side         5893                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side        11796                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side        36821                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  78791                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       260992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side       506896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side       117632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side       192664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side       469760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side      1323264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 2872656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            37595                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             93086                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.484498                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.280607                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   73410     78.86%     78.86% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   10720     11.52%     90.38% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    3146      3.38%     93.76% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    1829      1.96%     95.72% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    1081      1.16%     96.88% # Request fanout histogram
system.l2bus0.snoop_fanout::5                     770      0.83%     97.71% # Request fanout histogram
system.l2bus0.snoop_fanout::6                     535      0.57%     98.29% # Request fanout histogram
system.l2bus0.snoop_fanout::7                    1543      1.66%     99.94% # Request fanout histogram
system.l2bus0.snoop_fanout::8                      52      0.06%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               93086                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests            72                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests           34                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            1374                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          867                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          507                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp                 33                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  8                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 8                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty            1                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict                3                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq                9                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             20                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp              29                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq                 1                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp                1                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq            33                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                    146                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                    2304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            34867                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             34835                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.123238                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.839779                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   33428     95.96%     95.96% # Request fanout histogram
system.l2bus1.snoop_fanout::1                     885      2.54%     98.50% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      44      0.13%     98.63% # Request fanout histogram
system.l2bus1.snoop_fanout::3                      21      0.06%     98.69% # Request fanout histogram
system.l2bus1.snoop_fanout::4                      34      0.10%     98.79% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       3      0.01%     98.79% # Request fanout histogram
system.l2bus1.snoop_fanout::6                      78      0.22%     99.02% # Request fanout histogram
system.l2bus1.snoop_fanout::7                      98      0.28%     99.30% # Request fanout histogram
system.l2bus1.snoop_fanout::8                     244      0.70%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               34835                       # Request fanout histogram
system.l2cache0.tags.replacements               18834                       # number of replacements
system.l2cache0.tags.tagsinuse            4007.724907                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 21412                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               18834                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.136880                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1727.480713                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu02.inst     1.279086                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu02.data     1.472187                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu03.inst     0.679241                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.inst    17.599356                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data    38.272411                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst     1.064295                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.data     2.629818                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu07.inst     0.010364                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu07.data     1.003213                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst   398.949478                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   338.710990                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst   130.947716                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data   149.108037                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst   436.884428                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   761.633574                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.421748                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu02.inst     0.000312                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu02.data     0.000359                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu03.inst     0.000166                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.inst     0.004297                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.009344                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000260                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.data     0.000642                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu07.inst     0.000003                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu07.data     0.000245                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.097400                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.082693                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.031970                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.036403                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.106661                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.185946                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.978448                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4041                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0         1012                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2938                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.986572                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              425437                       # Number of tag accesses
system.l2cache0.tags.data_accesses             425437                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        11910                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        11910                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         5068                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         5068                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data          103                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            109                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data          222                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data           70                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data          502                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             794                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst          510                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst          737                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst         2773                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         4020                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data            1                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data         1068                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data          720                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data         2445                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         4235                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.data            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst          510                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data         1290                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst          737                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data          790                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst         2773                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data         2947                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               9049                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.data            1                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst          510                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data         1290                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst          737                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data          790                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst         2773                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data         2947                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.l2cache0.overall_hits::total              9049                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus04.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total           15                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data           10                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           14                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data         1713                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data          542                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data         6169                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          8424                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst         1939                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst          546                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst         1683                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         4168                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data         1608                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data          757                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data         3206                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         5571                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus04.inst         1939                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data         3321                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst          546                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data         1299                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst         1683                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data         9375                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            18163                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus04.inst         1939                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data         3321                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst          546                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data         1299                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst         1683                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data         9375                       # number of overall misses
system.l2cache0.overall_misses::total           18163                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        11910                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        11910                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         5068                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         5068                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          124                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data         1935                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data          612                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data         6671                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         9218                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         2449                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst         1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst         4456                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         8188                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data         2676                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data         1477                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data         5651                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         9806                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.data            1                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         2449                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data         4611                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst         1283                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data         2089                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst         4456                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data        12322                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          27212                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data            1                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         2449                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data         4611                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst         1283                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data         2089                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst         4456                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data        12322                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         27212                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.046296                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.120968                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.885271                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.885621                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.924749                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.913864                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.791752                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.425565                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.377693                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.509038                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.600897                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.512525                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.567333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.568122                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.791752                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.720234                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.425565                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.621829                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.377693                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.760834                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.667463                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.791752                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.720234                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.425565                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.621829                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.377693                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.760834                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.667463                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           8961                       # number of writebacks
system.l2cache0.writebacks::total                8961                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                   2                       # number of replacements
system.l2cache1.tags.tagsinuse            3719.633277                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                    60                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                   2                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                      30                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   619.258009                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst           26                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data           29                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst  2005.857289                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.data  1033.374988                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu10.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu14.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu15.inst            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu15.data            2                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data     0.572394                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data     0.570579                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.151186                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.006348                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.007080                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.489711                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.data     0.252289                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu10.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu14.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu15.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu15.data     0.000488                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.000140                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.000139                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.908114                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3717                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         2993                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3          720                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.907471                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses                 439                       # Number of tag accesses
system.l2cache1.tags.data_accesses                439                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total           13                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus09.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total                 13                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus09.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data            1                       # number of overall hits
system.l2cache1.overall_hits::total                13                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data            1                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data            6                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total            9                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           13                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total             1                       # number of ReadExReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data            3                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total           13                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total               14                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.data            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data            4                       # number of overall misses
system.l2cache1.overall_misses::total              14                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.data            4                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data            5                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total             27                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data            4                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data            5                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total            27                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.750000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.800000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.518519                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.800000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.518519                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              9749                       # Transaction distribution
system.membus0.trans_dist::WriteReq                34                       # Transaction distribution
system.membus0.trans_dist::WriteResp               34                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         8961                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            6339                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             133                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq            89                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             44                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             8597                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            8419                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         9749                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        30235                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        21804                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave           52                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        52091                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port           41                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           16                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total           57                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 52148                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       919360                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       816256                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave          208                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1735824                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1736528                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           18710                       # Total snoops (count)
system.membus0.snoop_fanout::samples            53510                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.349580                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.476842                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  34804     65.04%     65.04% # Request fanout histogram
system.membus0.snoop_fanout::3                  18706     34.96%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              53510                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              3081                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 8                       # Transaction distribution
system.membus1.trans_dist::WriteResp                8                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         6279                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            2053                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             109                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            52                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp             35                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             3430                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            3387                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         3081                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port           41                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side           59                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total          100                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        21423                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        21423                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 21523                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       814912                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       814912                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                 815872                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           19558                       # Total snoops (count)
system.membus1.snoop_fanout::samples            34809                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.558735                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.496545                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  15360     44.13%     44.13% # Request fanout histogram
system.membus1.snoop_fanout::2                  19449     55.87%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              34809                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         9344                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.824712                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            6                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         9344                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000642                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    11.243632                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::cpu04.data     0.000425                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.160386                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.645877                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.059044                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.799671                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.076618                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     2.839059                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.702727                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::cpu04.data     0.000027                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.010024                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.040367                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.003690                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.049979                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.004789                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.177441                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.989044                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       134061                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       134061                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         6289                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         6289                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus06.data            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            3                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data            4                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            5                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data            4                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            5                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            1                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data         1178                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data          539                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data         1672                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         3389                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst          223                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data          755                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst           13                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data          589                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst           15                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data         1476                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         3071                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst          223                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data         1933                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst           13                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data         1128                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst           15                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data         3148                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         6460                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst          223                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data         1933                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst           13                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data         1128                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst           15                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data         3148                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         6460                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         6289                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         6289                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data         1178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data          540                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data         1674                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         3392                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst          223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data          755                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data          589                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data         1478                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         3073                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst          223                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data         1933                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst           13                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data         1129                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst           15                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data         3152                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         6465                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst          223                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data         1933                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst           13                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data         1129                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst           15                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data         3152                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         6465                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.998148                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data     0.998805                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999116                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.998647                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999349                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.999114                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.998731                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999227                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.999114                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.998731                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999227                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         6285                       # number of writebacks
system.numa_caches_downward0.writebacks::total         6285                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements            1                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.429562                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs            1                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::cpu08.inst     1.428593                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu09.inst           11                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu09.data            1                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.000945                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.000007                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::cpu08.inst     0.089287                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu09.inst     0.687500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu09.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.000059                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.839348                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses          194                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses          194                       # Number of data accesses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data            1                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total           10                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total           10                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::total           10                       # number of overall misses
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total           10                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total           10                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements            1                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.429562                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs            1                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::cpu08.inst     1.428593                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu09.inst           11                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu09.data            1                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.000945                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.000007                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::cpu08.inst     0.089287                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu09.inst     0.687500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu09.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.000059                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.839348                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses          194                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses          194                       # Number of data accesses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data            1                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total           10                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total           10                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::total           10                       # number of overall misses
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total           10                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total           10                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         9337                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.825488                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            6                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         9337                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000643                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    11.155111                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::cpu04.data     0.001123                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.157573                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.664805                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.045574                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.807354                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.071939                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     2.922008                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.697194                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::cpu04.data     0.000070                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.009848                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.041550                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.002848                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.050460                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.004496                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.182625                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.989093                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       133971                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       133971                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         6285                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         6285                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data            5                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            6                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data            5                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            6                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            1                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data         1177                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data          539                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data         1670                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         3386                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst          223                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data          755                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst           13                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data          589                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst           15                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data         1473                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         3068                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst          223                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data         1932                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst           13                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data         1128                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst           15                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data         3143                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         6454                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst          223                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data         1932                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst           13                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data         1128                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst           15                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data         3143                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         6454                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         6285                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         6285                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data         1178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data          539                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data         1672                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         3389                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst          223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data          755                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data          589                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data         1476                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         3071                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst          223                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data         1933                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst           13                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data         1128                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst           15                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data         3148                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         6460                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst          223                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data         1933                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst           13                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data         1128                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst           15                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data         3148                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         6460                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999151                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.998804                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999115                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.997967                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999023                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.999483                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.998412                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999071                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.999483                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.998412                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999071                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         6279                       # number of writebacks
system.numa_caches_upward1.writebacks::total         6279                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits                59                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits                141                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits                79                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             4534715727                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts               370                       # Number of instructions committed
system.switch_cpus00.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts                351                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs                 142                       # number of memory refs
system.switch_cpus00.num_load_insts                82                       # Number of load instructions
system.switch_cpus00.num_store_insts               60                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4532392575.737682                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2323151.262317                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus00.Branches                      48                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total              370                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits                59                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                141                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits                79                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             4534715812                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts               370                       # Number of instructions committed
system.switch_cpus01.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts                351                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 142                       # number of memory refs
system.switch_cpus01.num_load_insts                82                       # Number of load instructions
system.switch_cpus01.num_store_insts               60                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     4532392660.694137                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2323151.305863                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus01.Branches                      48                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total              370                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits                59                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits                141                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits                79                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             4534715897                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts               370                       # Number of instructions committed
system.switch_cpus02.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts                351                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                 142                       # number of memory refs
system.switch_cpus02.num_load_insts                82                       # Number of load instructions
system.switch_cpus02.num_store_insts               60                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     4532392745.650591                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2323151.349409                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus02.Branches                      48                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total              370                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits                59                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits                141                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits                79                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             4534715982                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts               370                       # Number of instructions committed
system.switch_cpus03.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts                351                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                 142                       # number of memory refs
system.switch_cpus03.num_load_insts                82                       # Number of load instructions
system.switch_cpus03.num_store_insts               60                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4532392830.607045                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2323151.392955                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus03.Branches                      48                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total              370                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              34694                       # DTB read hits
system.switch_cpus04.dtb.read_misses               90                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           8159                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             28512                       # DTB write hits
system.switch_cpus04.dtb.write_misses              15                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          4603                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              63206                       # DTB hits
system.switch_cpus04.dtb.data_misses              105                       # DTB misses
system.switch_cpus04.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          12762                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             43718                       # ITB hits
system.switch_cpus04.itb.fetch_misses              94                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         43812                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                 308610                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            170713                       # Number of instructions committed
system.switch_cpus04.committedOps              170713                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       164889                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          245                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              4341                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        17826                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             164889                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 245                       # number of float instructions
system.switch_cpus04.num_int_register_reads       227411                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       116833                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               63470                       # number of memory refs
system.switch_cpus04.num_load_insts             34898                       # Number of load instructions
system.switch_cpus04.num_store_insts            28572                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     235378.344588                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     73231.655412                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.237295                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.762705                       # Percentage of idle cycles
system.switch_cpus04.Branches                   23507                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         2833      1.66%      1.66% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           99874     58.47%     60.12% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            169      0.10%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            30      0.02%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          35851     20.99%     81.23% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         28852     16.89%     98.12% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         3216      1.88%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           170825                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              25248                       # DTB read hits
system.switch_cpus05.dtb.read_misses              327                       # DTB read misses
system.switch_cpus05.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses           1826                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             13974                       # DTB write hits
system.switch_cpus05.dtb.write_misses              38                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              39222                       # DTB hits
system.switch_cpus05.dtb.data_misses              365                       # DTB misses
system.switch_cpus05.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus05.dtb.data_accesses           2701                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             23185                       # ITB hits
system.switch_cpus05.itb.fetch_misses             125                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         23310                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             4534716261                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            142151                       # Number of instructions committed
system.switch_cpus05.committedOps              142151                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       136802                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2883                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        17899                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             136802                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 297                       # number of float instructions
system.switch_cpus05.num_int_register_reads       181285                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       103648                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               40331                       # number of memory refs
system.switch_cpus05.num_load_insts             26133                       # Number of load instructions
system.switch_cpus05.num_store_insts            14198                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3636556916.529351                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     898159344.470649                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.198063                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.801937                       # Percentage of idle cycles
system.switch_cpus05.Branches                   21879                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         2793      1.96%      1.96% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           91810     64.41%     66.37% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            111      0.08%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            25      0.02%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             3      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          27180     19.07%     85.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         14207      9.97%     95.50% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6408      4.50%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           142537                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              83643                       # DTB read hits
system.switch_cpus06.dtb.read_misses              372                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          34097                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             88169                       # DTB write hits
system.switch_cpus06.dtb.write_misses             106                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         15517                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             171812                       # DTB hits
system.switch_cpus06.dtb.data_misses              478                       # DTB misses
system.switch_cpus06.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          49614                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            162056                       # ITB hits
system.switch_cpus06.itb.fetch_misses             152                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        162208                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             4535127734                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            456222                       # Number of instructions committed
system.switch_cpus06.committedOps              456222                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       439224                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              8675                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        48500                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             439224                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3618                       # number of float instructions
system.switch_cpus06.num_int_register_reads       631089                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       298260                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              172938                       # number of memory refs
system.switch_cpus06.num_load_insts             84483                       # Number of load instructions
system.switch_cpus06.num_store_insts            88455                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1658591073.939848                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     2876536660.060152                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.634279                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.365721                       # Percentage of idle cycles
system.switch_cpus06.Branches                   60070                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9721      2.13%      2.13% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          260805     57.11%     59.23% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            513      0.11%     59.35% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.35% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd          1172      0.26%     59.60% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           227      0.05%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          86730     18.99%     78.64% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         88534     19.39%     98.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         9003      1.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           456705                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits                59                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                141                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits                79                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             4534716237                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts               370                       # Number of instructions committed
system.switch_cpus07.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts                351                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 142                       # number of memory refs
system.switch_cpus07.num_load_insts                82                       # Number of load instructions
system.switch_cpus07.num_store_insts               60                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     4532393085.476408                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2323151.523592                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus07.Branches                      48                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total              370                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits                59                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                141                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits                79                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             4534716322                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts               370                       # Number of instructions committed
system.switch_cpus08.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts                351                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 142                       # number of memory refs
system.switch_cpus08.num_load_insts                82                       # Number of load instructions
system.switch_cpus08.num_store_insts               60                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     4532393170.432862                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2323151.567138                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus08.Branches                      48                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total              370                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits                59                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits                79                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             4534716407                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts               370                       # Number of instructions committed
system.switch_cpus09.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts                351                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 142                       # number of memory refs
system.switch_cpus09.num_load_insts                82                       # Number of load instructions
system.switch_cpus09.num_store_insts               60                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     4532393255.389317                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2323151.610684                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus09.Branches                      48                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total              370                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits                59                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                141                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits                79                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             4534716492                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts               370                       # Number of instructions committed
system.switch_cpus10.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts                351                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 142                       # number of memory refs
system.switch_cpus10.num_load_insts                82                       # Number of load instructions
system.switch_cpus10.num_store_insts               60                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     4532393340.345771                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2323151.654229                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus10.Branches                      48                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total              370                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits                59                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                141                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits                79                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             4534716577                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts               370                       # Number of instructions committed
system.switch_cpus11.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts                351                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 142                       # number of memory refs
system.switch_cpus11.num_load_insts                82                       # Number of load instructions
system.switch_cpus11.num_store_insts               60                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     4532393425.302225                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2323151.697775                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus11.Branches                      48                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total              370                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits                59                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                141                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits                79                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             4534716662                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts               370                       # Number of instructions committed
system.switch_cpus12.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts                351                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 142                       # number of memory refs
system.switch_cpus12.num_load_insts                82                       # Number of load instructions
system.switch_cpus12.num_store_insts               60                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     4532393510.258678                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2323151.741321                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus12.Branches                      48                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total              370                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits                59                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                141                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits                79                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             4534716747                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts               370                       # Number of instructions committed
system.switch_cpus13.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts                351                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 142                       # number of memory refs
system.switch_cpus13.num_load_insts                82                       # Number of load instructions
system.switch_cpus13.num_store_insts               60                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     4532393595.215133                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2323151.784867                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus13.Branches                      48                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total              370                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits                59                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                141                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits                79                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             4534716832                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts               370                       # Number of instructions committed
system.switch_cpus14.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts                351                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 142                       # number of memory refs
system.switch_cpus14.num_load_insts                82                       # Number of load instructions
system.switch_cpus14.num_store_insts               60                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     4532393680.171587                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2323151.828413                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus14.Branches                      48                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total              370                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                 97                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits                72                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                169                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits                97                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses            97                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             4534717007                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts               460                       # Number of instructions committed
system.switch_cpus15.committedOps                 460                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses          433                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                16                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts           36                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts                433                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads          580                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes          323                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 170                       # number of memory refs
system.switch_cpus15.num_load_insts                97                       # Number of load instructions
system.switch_cpus15.num_store_insts               73                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     4531827232.662894                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2889774.337106                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000637                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999363                       # Percentage of idle cycles
system.switch_cpus15.Branches                      60                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            2      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu             251     54.57%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            108     23.48%     78.48% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite            74     16.09%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess           25      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total              460                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           3081                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              8                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             8                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         6285                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         2399                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          101                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           41                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           23                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          3432                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         3389                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         3081                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        21789                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        21789                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side           59                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total           59                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              21848                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       815680                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       815680                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              816384                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        28923                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         44157                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.652445                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.476199                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               15347     34.76%     34.76% # Request fanout histogram
system.system_bus.snoop_fanout::2               28810     65.24%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           44157                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002578                       # Number of seconds simulated
sim_ticks                                  2577975500                       # Number of ticks simulated
final_tick                               2270503559500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               30491291                       # Simulator instruction rate (inst/s)
host_op_rate                                 30491160                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              409694141                       # Simulator tick rate (ticks/s)
host_mem_usage                                 871068                       # Number of bytes of host memory used
host_seconds                                     6.29                       # Real time elapsed on the host
sim_insts                                   191862986                       # Number of instructions simulated
sim_ops                                     191862986                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst         2240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data          448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst       408832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data       198080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst        41600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data         9024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data         1344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst          320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data         1024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data         1280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst       116352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data        42688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst        52736                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data        21248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            902784                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst         2240                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst       408832                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst        41600                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst       116352                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       627136                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       179584                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         179584                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst         6388                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data         3095                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst          650                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data          141                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst         1818                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data          667                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst          824                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data          332                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              14106                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         2806                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2806                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst       868899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data       173780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data        74477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst    158586457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data     76835486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst     16136693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data      3500421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst      1266110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data       521339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst       124128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data       397211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst       695119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data       496514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst     45133090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data     16558730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst     20456362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data      8242126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data        49651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data        24826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data        49651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            350191070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst       868899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst    158586457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst     16136693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst      1266110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst       124128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst       695119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst     45133090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst     20456362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       243266858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       69660864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            69660864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       69660864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst       868899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data       173780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data        74477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst    158586457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data     76835486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst     16136693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data      3500421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst      1266110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data       521339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst       124128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data       397211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst       695119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data       496514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst     45133090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data     16558730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst     20456362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data      8242126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data        49651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data        24826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data        49651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           419851934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst       274752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data       650432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data        12864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data         6336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data          704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data          448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst        14976                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data       153792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.inst          832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data        80704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide      3518464                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           4714752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst       274752                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst        14976                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus09.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       290560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks      4315008                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        4315008                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst         4293                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data        10163                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data          201                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data           99                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data           11                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst          234                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data         2403                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data         1261                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide        54976                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              73668                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks        67422                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             67422                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.data        49651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data        24826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst    106576653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data    252303406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data      4989962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data      2457743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data        24826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data       273083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data       173780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst      5809210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data     59656114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.inst       322734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data     31305185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data        24826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data        49651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide     1364816694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1828858343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst    106576653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst      5809210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus09.inst       322734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total       112708596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1673797133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1673797133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1673797133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data        49651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data        24826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst    106576653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data    252303406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data      4989962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data      2457743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data        24826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data       273083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data       173780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst      5809210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data     59656114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.inst       322734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data     31305185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data        24826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data        49651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide    1364816694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          3502655475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      5                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    229     40.60%     40.60% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    72     12.77%     53.37% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     2      0.35%     53.72% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.18%     53.90% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   260     46.10%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                564                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     229     42.96%     42.96% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     72     13.51%     56.47% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      2      0.38%     56.85% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.19%     57.04% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    229     42.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 533                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             2747038000     98.60%     98.60% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               5400000      0.19%     98.79% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22                 98000      0.00%     98.80% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.01%     98.80% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              33387000      1.20%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         2786087500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.880769                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.945035                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                 416     84.04%     84.04% # number of callpals executed
system.cpu00.kern.callpal::rdps                     6      1.21%     85.25% # number of callpals executed
system.cpu00.kern.callpal::rti                     73     14.75%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  495                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel              75                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements              12                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         434.588464                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs              4142                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs              12                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          345.166667                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   415.991318                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data    18.597146                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.812483                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.036323                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.848806                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           61714                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          61714                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        19031                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         19031                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        10757                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        10757                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          522                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          522                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          447                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          447                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        29788                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          29788                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        29788                       # number of overall hits
system.cpu00.dcache.overall_hits::total         29788                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data           31                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data           27                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            8                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           12                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data           58                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total           58                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data           58                       # number of overall misses
system.cpu00.dcache.overall_misses::total           58                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        19062                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        19062                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        10784                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        10784                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data        29846                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        29846                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data        29846                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        29846                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.001626                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.001626                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.002504                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.002504                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.015094                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.015094                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.026144                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.026144                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.001943                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.001943                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.001943                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.001943                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks            7                       # number of writebacks
system.cpu00.dcache.writebacks::total               7                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements              93                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             24492                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs              93                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          263.354839                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   478.110093                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst    33.889907                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.933809                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.066191                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          202275                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         202275                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       100998                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        100998                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       100998                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         100998                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       100998                       # number of overall hits
system.cpu00.icache.overall_hits::total        100998                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst           93                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total           93                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst           93                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total           93                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst           93                       # number of overall misses
system.cpu00.icache.overall_misses::total           93                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       101091                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       101091                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       101091                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       101091                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       101091                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       101091                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000920                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000920                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000920                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000920                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000920                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000920                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks           93                       # number of writebacks
system.cpu00.icache.writebacks::total              93                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             1813144500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         1814532000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu01.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu01.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                   37                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 3                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               5                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         305.843279                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs               191                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               5                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           38.200000                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   294.086644                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data    11.756635                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.574388                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.022962                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.597350                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          306                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.597656                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses            2419                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses           2419                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data          745                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total           745                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data          411                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          411                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data           11                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            6                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data         1156                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           1156                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data         1156                       # number of overall hits
system.cpu01.dcache.overall_hits::total          1156                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data           14                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data            6                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            2                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            6                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data           20                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total           20                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data           20                       # number of overall misses
system.cpu01.dcache.overall_misses::total           20                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data          759                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total          759                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data         1176                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         1176                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data         1176                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         1176                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.018445                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.018445                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.014388                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.014388                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.017007                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.017007                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.017007                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.017007                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu01.dcache.writebacks::total               1                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          488                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst            9                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.953125                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.017578                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          479                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            6936                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           6936                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst         3468                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          3468                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst         3468                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           3468                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst         3468                       # number of overall hits
system.cpu01.icache.overall_hits::total          3468                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst         3468                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         3468                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst         3468                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         3468                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst         3468                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         3468                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                    221                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    12382                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   2513     36.23%     36.23% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    65      0.94%     37.17% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     2      0.03%     37.20% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  4356     62.80%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               6936                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    2510     49.34%     49.34% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     65      1.28%     50.62% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      2      0.04%     50.66% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   2510     49.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                5087                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             2135512500     76.65%     76.65% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21               4647500      0.17%     76.82% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22                 98000      0.00%     76.82% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             645778000     23.18%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         2786036000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.998806                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.576217                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.733420                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::3                        3      9.38%      9.38% # number of syscalls executed
system.cpu02.kern.syscall::4                        3      9.38%     18.75% # number of syscalls executed
system.cpu02.kern.syscall::6                        2      6.25%     25.00% # number of syscalls executed
system.cpu02.kern.syscall::17                       4     12.50%     37.50% # number of syscalls executed
system.cpu02.kern.syscall::19                       1      3.12%     40.62% # number of syscalls executed
system.cpu02.kern.syscall::33                       5     15.62%     56.25% # number of syscalls executed
system.cpu02.kern.syscall::45                       8     25.00%     81.25% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      3.12%     84.38% # number of syscalls executed
system.cpu02.kern.syscall::71                       1      3.12%     87.50% # number of syscalls executed
system.cpu02.kern.syscall::92                       1      3.12%     90.62% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      3.12%     93.75% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      3.12%     96.88% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      3.12%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   32                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                  16      0.19%      0.19% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 290      3.37%      3.55% # number of callpals executed
system.cpu02.kern.callpal::tbi                      6      0.07%      3.62% # number of callpals executed
system.cpu02.kern.callpal::swpipl                6511     75.60%     79.22% # number of callpals executed
system.cpu02.kern.callpal::rdps                   339      3.94%     83.15% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.01%     83.16% # number of callpals executed
system.cpu02.kern.callpal::rti                    358      4.16%     87.32% # number of callpals executed
system.cpu02.kern.callpal::callsys                 59      0.69%     88.01% # number of callpals executed
system.cpu02.kern.callpal::imb                      2      0.02%     88.03% # number of callpals executed
system.cpu02.kern.callpal::rdunique              1030     11.96%     99.99% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.01%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 8613                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             647                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               289                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               288                      
system.cpu02.kern.mode_good::user                 289                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.445131                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.616453                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       2790794500     78.00%     78.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user          786977500     22.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    290                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements           46231                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         487.469601                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1102248                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           46231                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           23.842184                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    10.155862                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   477.313739                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.019836                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.932253                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.952089                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          250                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          171                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         2383462                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        2383462                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data       722715                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        722715                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data       375088                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       375088                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data        11366                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        11366                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data        12253                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        12253                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data      1097803                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1097803                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data      1097803                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1097803                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data        33639                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        33639                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data        12125                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        12125                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data         1079                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         1079                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data          136                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          136                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data        45764                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        45764                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data        45764                       # number of overall misses
system.cpu02.dcache.overall_misses::total        45764                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data       756354                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       756354                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data       387213                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       387213                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data        12445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        12445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data        12389                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        12389                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data      1143567                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1143567                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data      1143567                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1143567                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.044475                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.044475                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.031314                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.031314                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.086701                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.086701                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.010977                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.010977                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.040019                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.040019                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.040019                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.040019                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        24868                       # number of writebacks
system.cpu02.dcache.writebacks::total           24868                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements           82454                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           3623602                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           82454                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           43.946952                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    30.127829                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   481.872171                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.058843                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.941157                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          318                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          194                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         8583054                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        8583054                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst      4167846                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       4167846                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst      4167846                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        4167846                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst      4167846                       # number of overall hits
system.cpu02.icache.overall_hits::total       4167846                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst        82454                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        82454                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst        82454                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        82454                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst        82454                       # number of overall misses
system.cpu02.icache.overall_misses::total        82454                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst      4250300                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      4250300                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst      4250300                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      4250300                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst      4250300                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      4250300                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.019400                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.019400                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.019400                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.019400                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.019400                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.019400                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks        82454                       # number of writebacks
system.cpu02.icache.writebacks::total           82454                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      7                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                      104                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                     33     35.87%     35.87% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     2      2.17%     38.04% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      2.17%     40.22% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                    55     59.78%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                 92                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      33     48.53%     48.53% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      2      2.94%     51.47% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      2.94%     54.41% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     31     45.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                  68                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             1807487000     99.62%     99.62% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22                 98000      0.01%     99.62% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.02%     99.64% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31               6531500      0.36%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         1814447000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.563636                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.739130                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::swpctx                   3      3.06%      3.06% # number of callpals executed
system.cpu03.kern.callpal::swpipl                  84     85.71%     88.78% # number of callpals executed
system.cpu03.kern.callpal::rdps                     7      7.14%     95.92% # number of callpals executed
system.cpu03.kern.callpal::rti                      4      4.08%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                   98                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               7                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      3                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements             597                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         411.520977                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             10380                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             597                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           17.386935                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   116.461080                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   295.059896                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.227463                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.576289                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.803752                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          405                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           18324                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          18324                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data         4373                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          4373                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data         3544                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         3544                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data           69                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           69                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data           73                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           73                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data         7917                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           7917                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data         7917                       # number of overall hits
system.cpu03.dcache.overall_hits::total          7917                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data          461                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          461                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          257                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          257                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           23                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           14                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data          718                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          718                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data          718                       # number of overall misses
system.cpu03.dcache.overall_misses::total          718                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data         4834                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         4834                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data         3801                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         3801                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data           87                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           87                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data         8635                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         8635                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data         8635                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         8635                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.095366                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.095366                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.067614                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.067614                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.160920                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.160920                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.083150                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.083150                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.083150                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.083150                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          253                       # number of writebacks
system.cpu03.dcache.writebacks::total             253                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1019                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             62481                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1019                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           61.315996                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    71.951289                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   440.048711                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.140530                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.859470                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          495                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           54011                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          54011                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst        25477                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         25477                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst        25477                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          25477                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst        25477                       # number of overall hits
system.cpu03.icache.overall_hits::total         25477                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1019                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1019                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1019                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1019                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1019                       # number of overall misses
system.cpu03.icache.overall_misses::total         1019                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst        26496                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        26496                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst        26496                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        26496                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst        26496                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        26496                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.038459                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.038459                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.038459                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.038459                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.038459                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.038459                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1019                       # number of writebacks
system.cpu03.icache.writebacks::total            1019                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      172                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                     75     44.64%     44.64% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     2      1.19%     45.83% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.60%     46.43% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                    90     53.57%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                168                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                      75     49.34%     49.34% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      2      1.32%     50.66% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.66%     51.32% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                     74     48.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 152                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             1815227500     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22                 98000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31               2079500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         1817569500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.822222                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.904762                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::swpipl                 162     95.86%     95.86% # number of callpals executed
system.cpu04.kern.callpal::rdps                     4      2.37%     98.22% # number of callpals executed
system.cpu04.kern.callpal::rti                      3      1.78%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  169                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements              87                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         368.431960                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              1033                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs              87                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           11.873563                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   368.431960                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.719594                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.719594                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3          277                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses            6701                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses           6701                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data         1933                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          1933                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data         1125                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         1125                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data           12                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data            7                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data         3058                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           3058                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data         3058                       # number of overall hits
system.cpu04.dcache.overall_hits::total          3058                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data          138                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          138                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data           30                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data           10                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           12                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data          168                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          168                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data          168                       # number of overall misses
system.cpu04.dcache.overall_misses::total          168                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data         2071                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         2071                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data         1155                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         1155                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data         3226                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         3226                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data         3226                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         3226                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.066634                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.066634                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.025974                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.025974                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.454545                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.454545                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.631579                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.631579                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.052077                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.052077                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.052077                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.052077                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks           53                       # number of writebacks
system.cpu04.dcache.writebacks::total              53                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              68                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             17243                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              68                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          253.573529                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     1.624250                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   510.375750                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.003172                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.996828                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          448                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           19784                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          19784                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst         9790                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          9790                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst         9790                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           9790                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst         9790                       # number of overall hits
system.cpu04.icache.overall_hits::total          9790                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst           68                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst           68                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst           68                       # number of overall misses
system.cpu04.icache.overall_misses::total           68                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst         9858                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         9858                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst         9858                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         9858                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst         9858                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         9858                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.006898                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.006898                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.006898                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.006898                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.006898                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.006898                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           68                       # number of writebacks
system.cpu04.icache.writebacks::total              68                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             1812974500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         1814362000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu05.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu05.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                   37                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements               8                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         435.842177                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs                32                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs               8                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs                   4                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   435.842177                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.851254                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.851254                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3          433                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses            2506                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses           2506                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data          772                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total           772                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data          411                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          411                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data           14                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data            6                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data         1183                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           1183                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data         1183                       # number of overall hits
system.cpu05.dcache.overall_hits::total          1183                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data           23                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data            6                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data            6                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data           29                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total           29                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data           29                       # number of overall misses
system.cpu05.dcache.overall_misses::total           29                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data          795                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total          795                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data         1212                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         1212                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data         1212                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         1212                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.028931                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.028931                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.014388                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.014388                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.023927                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.023927                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.023927                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.023927                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu05.dcache.writebacks::total               3                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               2                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs               398                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs                 199                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst           88                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          424                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.171875                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.828125                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          500                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            7118                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           7118                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst         3556                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          3556                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst         3556                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           3556                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst         3556                       # number of overall hits
system.cpu05.icache.overall_hits::total          3556                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst            2                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst            2                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst            2                       # number of overall misses
system.cpu05.icache.overall_misses::total            2                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst         3558                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         3558                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst         3558                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         3558                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst         3558                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         3558                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000562                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000562                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000562                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000562                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000562                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000562                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu05.icache.writebacks::total               2                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                       48                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                     13     29.55%     29.55% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     2      4.55%     34.09% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      2.27%     36.36% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                    28     63.64%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                 44                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      13     46.43%     46.43% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      2      7.14%     53.57% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      3.57%     57.14% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     12     42.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                  28                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             1813040500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               1165500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         1814468500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.428571                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.636364                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                  38     84.44%     84.44% # number of callpals executed
system.cpu06.kern.callpal::rdps                     4      8.89%     93.33% # number of callpals executed
system.cpu06.kern.callpal::rti                      3      6.67%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                   45                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements              45                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.165808                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs               265                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs              45                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            5.888889                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   425.165808                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.830402                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.830402                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          417                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses            2795                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses           2795                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data          796                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total           796                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data          442                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          442                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data           15                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data            6                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data         1238                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           1238                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data         1238                       # number of overall hits
system.cpu06.dcache.overall_hits::total          1238                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data           75                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data           11                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data            4                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data            7                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data           86                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total           86                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data           86                       # number of overall misses
system.cpu06.dcache.overall_misses::total           86                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data          871                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total          871                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data          453                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          453                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data         1324                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         1324                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data         1324                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         1324                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.086108                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.086108                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.024283                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.024283                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.210526                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.210526                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.538462                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.538462                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.064955                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.064955                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.064955                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.064955                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks           23                       # number of writebacks
system.cpu06.dcache.writebacks::total              23                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             104                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              8268                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             104                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           79.500000                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          504                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            7876                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           7876                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst         3782                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          3782                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst         3782                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           3782                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst         3782                       # number of overall hits
system.cpu06.icache.overall_hits::total          3782                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst          104                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          104                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst          104                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          104                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst          104                       # number of overall misses
system.cpu06.icache.overall_misses::total          104                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst         3886                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         3886                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst         3886                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         3886                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst         3886                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         3886                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.026763                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.026763                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.026763                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.026763                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.026763                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.026763                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          104                       # number of writebacks
system.cpu06.icache.writebacks::total             104                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             1812835500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         1814223000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu07.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu07.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                   37                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements              41                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         444.219964                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs               267                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs              41                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            6.512195                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   444.219964                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.867617                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.867617                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          441                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            2607                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           2607                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data          749                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total           749                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data          409                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          409                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data           16                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            6                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data         1158                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           1158                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data         1158                       # number of overall hits
system.cpu07.dcache.overall_hits::total          1158                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data           70                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            8                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            6                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data           78                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total           78                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data           78                       # number of overall misses
system.cpu07.dcache.overall_misses::total           78                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data          819                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total          819                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data         1236                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         1236                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data         1236                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         1236                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.085470                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.085470                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.019185                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.019185                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.063107                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.063107                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.063107                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.063107                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks           14                       # number of writebacks
system.cpu07.dcache.writebacks::total              14                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              90                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             18115                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              90                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          201.277778                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          100                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst          406                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.195312                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.792969                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          472                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            7326                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           7326                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst         3528                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          3528                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst         3528                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           3528                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst         3528                       # number of overall hits
system.cpu07.icache.overall_hits::total          3528                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst           90                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst           90                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           90                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst           90                       # number of overall misses
system.cpu07.icache.overall_misses::total           90                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst         3618                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         3618                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst         3618                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         3618                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst         3618                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         3618                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.024876                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.024876                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.024876                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.024876                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.024876                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.024876                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           90                       # number of writebacks
system.cpu07.icache.writebacks::total              90                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      4                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                      726                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    191     45.91%     45.91% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     2      0.48%     46.39% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.24%     46.63% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   222     53.37%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                416                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     191     49.74%     49.74% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      2      0.52%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.26%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    190     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 384                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             1592079000     99.04%     99.04% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22                 98000      0.01%     99.05% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.01%     99.06% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              15148000      0.94%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         1607489500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.855856                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.923077                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.22%      0.22% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  14      3.15%      3.37% # number of callpals executed
system.cpu08.kern.callpal::tbi                      2      0.45%      3.82% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 390     87.64%     91.46% # number of callpals executed
system.cpu08.kern.callpal::rdps                     4      0.90%     92.36% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    1      0.22%     92.58% # number of callpals executed
system.cpu08.kern.callpal::rti                     23      5.17%     97.75% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      2.02%     99.78% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.22%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  445                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel              38                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                21                      
system.cpu08.kern.mode_good::user                  20                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.552632                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.706897                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel         66006000     51.79%     51.79% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           61434500     48.21%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     14                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements            5388                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         495.165256                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            100071                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            5388                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           18.572940                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   495.165256                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.967120                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.967120                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          436                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          199723                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         199723                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data        52494                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         52494                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data        37891                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        37891                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data          541                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          541                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data          600                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          600                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data        90385                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          90385                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data        90385                       # number of overall hits
system.cpu08.dcache.overall_hits::total         90385                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data         3200                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         3200                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         2255                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2255                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          112                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          112                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data           43                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           43                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data         5455                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         5455                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data         5455                       # number of overall misses
system.cpu08.dcache.overall_misses::total         5455                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data        55694                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        55694                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data        40146                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        40146                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data          653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data          643                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          643                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data        95840                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        95840                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data        95840                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        95840                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.057457                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.057457                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.056170                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.056170                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.171516                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.171516                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.066874                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.066874                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.056918                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.056918                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.056918                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.056918                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         3269                       # number of writebacks
system.cpu08.dcache.writebacks::total            3269                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            2863                       # number of replacements
system.cpu08.icache.tags.tagsinuse         511.994359                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            380972                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            2863                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          133.067412                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     0.010189                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst   511.984170                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.000020                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst     0.999969                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          455                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          532330                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         532330                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst       261869                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        261869                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst       261869                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         261869                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst       261869                       # number of overall hits
system.cpu08.icache.overall_hits::total        261869                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         2864                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         2864                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         2864                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         2864                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         2864                       # number of overall misses
system.cpu08.icache.overall_misses::total         2864                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst       264733                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       264733                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst       264733                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       264733                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst       264733                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       264733                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.010818                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.010818                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.010818                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.010818                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.010818                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.010818                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         2863                       # number of writebacks
system.cpu08.icache.writebacks::total            2863                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      7                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                      887                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    135     45.30%     45.30% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     2      0.67%     45.97% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     2      0.67%     46.64% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   159     53.36%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                298                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     135     49.63%     49.63% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      2      0.74%     50.37% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      2      0.74%     51.10% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    133     48.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 272                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             1804439500     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22                 98000      0.01%     99.42% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                330500      0.02%     99.44% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              10137500      0.56%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         1815005500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.836478                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.912752                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::swpctx                  57     15.32%     15.32% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      1.08%     16.40% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 223     59.95%     76.34% # number of callpals executed
system.cpu09.kern.callpal::rdps                     7      1.88%     78.23% # number of callpals executed
system.cpu09.kern.callpal::rti                     71     19.09%     97.31% # number of callpals executed
system.cpu09.kern.callpal::callsys                  9      2.42%     99.73% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.27%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  372                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             128                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                67                      
system.cpu09.kern.mode_good::user                  67                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1290264000     99.36%     99.36% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user            8332500      0.64%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     57                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            2487                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         434.814316                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             49685                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            2487                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           19.977885                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    18.233409                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   416.580906                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.035612                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.813635                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.849247                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3          411                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           90882                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          90882                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data        25639                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         25639                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        14873                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        14873                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          439                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          439                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          459                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          459                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data        40512                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          40512                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data        40512                       # number of overall hits
system.cpu09.dcache.overall_hits::total         40512                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         1859                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1859                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data          780                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          780                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           49                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           49                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data           19                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         2639                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2639                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         2639                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2639                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data        27498                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        27498                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        15653                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        15653                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data          488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data          478                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          478                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data        43151                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        43151                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data        43151                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        43151                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.067605                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.067605                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.049831                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.049831                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.100410                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.100410                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.039749                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.039749                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.061157                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.061157                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.061157                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.061157                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1261                       # number of writebacks
system.cpu09.dcache.writebacks::total            1261                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            1778                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            148136                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1778                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           83.316085                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    56.125502                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   455.874498                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.109620                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.890380                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          310246                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         310246                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       152456                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        152456                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       152456                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         152456                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       152456                       # number of overall hits
system.cpu09.icache.overall_hits::total        152456                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         1778                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1778                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         1778                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1778                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         1778                       # number of overall misses
system.cpu09.icache.overall_misses::total         1778                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       154234                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       154234                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       154234                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       154234                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       154234                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       154234                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.011528                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.011528                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.011528                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.011528                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.011528                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.011528                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         1778                       # number of writebacks
system.cpu09.icache.writebacks::total            1778                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             1812804500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         1814192000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu10.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu10.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                   37                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               8                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         394.988658                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               8                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            0.250000                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   383.074695                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data    11.913963                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.748193                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.023269                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.771462                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            2654                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           2654                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data          813                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total           813                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data          410                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          410                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data           19                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            5                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data         1223                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           1223                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data         1223                       # number of overall hits
system.cpu10.dcache.overall_hits::total          1223                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data           42                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data            7                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            7                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data           49                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total           49                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data           49                       # number of overall misses
system.cpu10.dcache.overall_misses::total           49                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data          855                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total          855                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data         1272                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         1272                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data         1272                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         1272                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.049123                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.049123                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.016787                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.016787                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.583333                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.583333                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.038522                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.038522                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.038522                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.038522                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          416                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst            9                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.812500                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.017578                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            7416                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           7416                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst         3708                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          3708                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst         3708                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           3708                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst         3708                       # number of overall hits
system.cpu10.icache.overall_hits::total          3708                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst         3708                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         3708                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst         3708                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         3708                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst         3708                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         3708                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             1812762000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         1814149500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu11.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu11.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                   37                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               4                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         389.988641                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               4                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   377.074695                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data    12.913946                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.736474                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.025223                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.761697                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            2679                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           2679                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data          826                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total           826                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data          412                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          412                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data           20                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            6                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data         1238                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           1238                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data         1238                       # number of overall hits
system.cpu11.dcache.overall_hits::total          1238                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data           41                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data            5                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            6                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data           46                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total           46                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data           46                       # number of overall misses
system.cpu11.dcache.overall_misses::total           46                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data          867                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total          867                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data         1284                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         1284                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data         1284                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         1284                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.047290                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.047290                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.011990                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.011990                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.035826                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.035826                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.035826                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.035826                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          416                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst            9                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.812500                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.017578                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            7476                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           7476                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst         3738                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          3738                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst         3738                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           3738                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst         3738                       # number of overall hits
system.cpu11.icache.overall_hits::total          3738                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst         3738                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         3738                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst         3738                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         3738                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst         3738                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         3738                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             1812719500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         1814107000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu12.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu12.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                   37                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               4                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         393.988611                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               4                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   383.074695                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data    10.913916                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.748193                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.021316                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.769509                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            2708                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           2708                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data          835                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total           835                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data          412                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          412                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data           21                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            6                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data         1247                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           1247                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data         1247                       # number of overall hits
system.cpu12.dcache.overall_hits::total          1247                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data           44                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data            5                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            2                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            6                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data           49                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total           49                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data           49                       # number of overall misses
system.cpu12.dcache.overall_misses::total           49                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data          879                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total          879                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data         1296                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         1296                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data         1296                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         1296                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.050057                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.050057                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.011990                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.011990                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.037809                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.037809                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.037809                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.037809                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          416                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst            9                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.812500                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.017578                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            7536                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           7536                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst         3768                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          3768                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst         3768                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           3768                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst         3768                       # number of overall hits
system.cpu12.icache.overall_hits::total          3768                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst         3768                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         3768                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst         3768                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         3768                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst         3768                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         3768                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             1812677000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         1814064500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu13.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu13.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                   37                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               5                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         403.075402                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               5                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   390.161515                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data    12.913887                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.762034                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.025222                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.787257                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          381                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            2737                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           2737                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data          844                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total           844                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data          410                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          410                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data           22                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            5                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data         1254                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           1254                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data         1254                       # number of overall hits
system.cpu13.dcache.overall_hits::total          1254                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data           47                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            7                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            2                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            7                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data           54                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total           54                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data           54                       # number of overall misses
system.cpu13.dcache.overall_misses::total           54                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data          891                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total          891                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data         1308                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         1308                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data         1308                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         1308                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.052750                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.052750                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.016787                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.016787                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.583333                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.583333                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.041284                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.041284                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.041284                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.041284                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          416                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst            9                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.812500                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.017578                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            7596                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           7596                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst         3798                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          3798                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst         3798                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           3798                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst         3798                       # number of overall hits
system.cpu13.icache.overall_hits::total          3798                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst         3798                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         3798                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst         3798                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         3798                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst         3798                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         3798                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             1812634500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         1814022000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu14.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu14.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                   37                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               7                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         395.075389                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs               182                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               7                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                  26                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   384.161532                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data    10.913857                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.750315                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.021316                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.771632                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          377                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            2768                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           2768                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data          851                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total           851                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data          411                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          411                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data           23                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            5                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data         1262                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           1262                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data         1262                       # number of overall hits
system.cpu14.dcache.overall_hits::total          1262                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data           52                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            6                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            2                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            7                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data           58                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total           58                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data           58                       # number of overall misses
system.cpu14.dcache.overall_misses::total           58                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data          903                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total          903                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data         1320                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         1320                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data         1320                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         1320                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.057586                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.057586                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.014388                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.014388                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.080000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.080000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.583333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.583333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.043939                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.043939                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.043939                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.043939                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu14.dcache.writebacks::total               2                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          416                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst            9                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.812500                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.017578                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            7656                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           7656                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst         3828                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          3828                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst         3828                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           3828                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst         3828                       # number of overall hits
system.cpu14.icache.overall_hits::total          3828                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst         3828                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         3828                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst         3828                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         3828                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst         3828                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         3828                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                       50                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                     13     28.26%     28.26% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     2      4.35%     32.61% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      4.35%     36.96% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                    29     63.04%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                 46                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      13     43.33%     43.33% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      2      6.67%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      6.67%     56.67% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     13     43.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                  30                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             1812629500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22                 98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31               1196000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         1814118500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.448276                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.652174                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                  40     85.11%     85.11% # number of callpals executed
system.cpu15.kern.callpal::rdps                     4      8.51%     93.62% # number of callpals executed
system.cpu15.kern.callpal::rti                      3      6.38%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                   47                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               8                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         456.494972                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs               150                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               8                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           18.750000                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   433.871563                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data    22.623409                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.847405                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.044186                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.891592                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            3118                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           3118                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data          950                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total           950                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data          454                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          454                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data           27                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            5                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data         1404                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           1404                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data         1404                       # number of overall hits
system.cpu15.dcache.overall_hits::total          1404                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data           63                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data           13                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           13                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            4                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            9                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           76                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           76                       # number of overall misses
system.cpu15.dcache.overall_misses::total           76                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data         1013                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         1013                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data          467                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          467                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data         1480                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         1480                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data         1480                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         1480                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.062192                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.062192                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.027837                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.027837                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.129032                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.129032                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.642857                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.642857                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.051351                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.051351                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.051351                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.051351                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu15.dcache.writebacks::total               2                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          422                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst            9                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.824219                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.017578                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            8632                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           8632                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst         4316                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          4316                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst         4316                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           4316                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst         4316                       # number of overall hits
system.cpu15.icache.overall_hits::total          4316                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst         4316                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         4316                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst         4316                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         4316                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst         4316                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         4316                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 429                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  3579904                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        445                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1251                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1251                       # Transaction distribution
system.iobus.trans_dist::WriteReq               57428                       # Transaction distribution
system.iobus.trans_dist::WriteResp              57428                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          666                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       112154                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       112154                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  117358                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          362                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1755                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6052                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      3581032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      3581032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3587084                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                56077                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                56077                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               504693                       # Number of tag accesses
system.iocache.tags.data_accesses              504693                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          141                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              141                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        55936                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        55936                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          141                       # number of demand (read+write) misses
system.iocache.demand_misses::total               141                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          141                       # number of overall misses
system.iocache.overall_misses::total              141                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          141                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            141                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        55936                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        55936                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          141                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             141                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          141                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            141                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           55936                       # number of writebacks
system.iocache.writebacks::total                55936                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests        262936                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests       100488                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests        75738                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           22684                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops        17811                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         4873                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                1106                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp             120517                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               1453                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              1453                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        25222                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        49226                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict            11330                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              283                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            199                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             482                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq             12187                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp            12187                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          83830                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         35581                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side          242                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side         1607                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side           63                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side       213526                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side       133622                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side         2459                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side         1904                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side          140                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side          451                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side           83                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side          277                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side          229                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side          238                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side          211                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 355056                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side         9536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side         5014                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side         1176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      8388608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side      4581694                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side        92160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side        60788                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side         4608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        14104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side         1880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side        11072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side         6808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side         9472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side         5720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                13192768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                           295869                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            560950                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.544623                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.448714                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  448032     79.87%     79.87% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   46676      8.32%     88.19% # Request fanout histogram
system.l2bus0.snoop_fanout::2                   28289      5.04%     93.23% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    8961      1.60%     94.83% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    5294      0.94%     95.78% # Request fanout histogram
system.l2bus0.snoop_fanout::5                    4396      0.78%     96.56% # Request fanout histogram
system.l2bus0.snoop_fanout::6                    3161      0.56%     97.12% # Request fanout histogram
system.l2bus0.snoop_fanout::7                   15881      2.83%     99.95% # Request fanout histogram
system.l2bus0.snoop_fanout::8                     260      0.05%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              560950                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         25899                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        12154                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         3005                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           13084                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops        10206                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         2878                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                   4                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp              10169                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 39                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                39                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         4534                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3645                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             2727                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              198                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            104                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             302                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              2880                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             2880                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           4642                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          5523                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side         8212                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side        16236                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side         4717                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side         7696                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side          126                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side          120                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side          133                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side          144                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side          188                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  37686                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side       342272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side       558112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side       188096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side       250228                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side         2840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side         2776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side         2968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side         3160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side         3608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side         4504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1358564                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                           180823                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            206339                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.206844                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            1.010011                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                  189196     91.69%     91.69% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   12225      5.92%     97.62% # Request fanout histogram
system.l2bus1.snoop_fanout::2                     677      0.33%     97.94% # Request fanout histogram
system.l2bus1.snoop_fanout::3                      69      0.03%     97.98% # Request fanout histogram
system.l2bus1.snoop_fanout::4                      59      0.03%     98.01% # Request fanout histogram
system.l2bus1.snoop_fanout::5                     161      0.08%     98.08% # Request fanout histogram
system.l2bus1.snoop_fanout::6                    1156      0.56%     98.64% # Request fanout histogram
system.l2bus1.snoop_fanout::7                    1451      0.70%     99.35% # Request fanout histogram
system.l2bus1.snoop_fanout::8                    1345      0.65%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              206339                       # Request fanout histogram
system.l2cache0.tags.replacements               25912                       # number of replacements
system.l2cache0.tags.tagsinuse            3962.330529                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                122679                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               25912                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                4.734447                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1179.055793                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data            1                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst     0.708487                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst     3.096181                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data     0.782316                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data     0.424469                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst  1391.341209                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data   748.149946                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst   237.298160                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data    34.590967                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst     2.698863                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data     3.927029                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst     0.072565                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst   116.342437                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data    70.479902                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst    93.310344                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data    79.051861                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.287855                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.000244                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000173                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.000756                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.000191                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.000104                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.339683                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.182654                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.057934                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.008445                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.000659                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.000959                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.000018                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.028404                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.017207                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.022781                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.019300                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.967366                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4006                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          637                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         2704                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3          617                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.978027                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses             1767051                       # Number of tag accesses
system.l2cache0.tags.data_accesses            1767051                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        25222                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        25222                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        49226                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        49226                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data            2                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              3                       # number of UpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data         4631                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data           11                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data            1                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            4643                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst           58                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst        71768                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst          369                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst           17                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst            2                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst           99                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst           62                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        72375                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data           13                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data            4                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data        26529                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data          209                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data           23                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data            7                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data           33                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data           25                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total        26843                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst           58                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data           13                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data            4                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst        71768                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data        31160                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst          369                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data          220                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst           17                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data           24                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data            7                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst           99                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data           33                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst           62                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data           25                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total             103861                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst           58                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data           13                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data            4                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst        71768                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data        31160                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst          369                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data          220                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst           17                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data           24                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data            7                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst           99                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data           33                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst           62                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data           25                       # number of overall hits
system.l2cache0.overall_hits::total            103861                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data           16                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data          125                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data           15                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data           11                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data            6                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          188                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data            7                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data          105                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data            4                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data            9                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          137                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data            5                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data         7273                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data          192                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data           18                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data            4                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data            3                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          7497                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst           35                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst        10686                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst          650                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst           51                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst            5                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst           28                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total        11455                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data            4                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data            3                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data         6751                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data          186                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data          110                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data           23                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data           25                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         7102                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst           35                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data            9                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst        10686                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data        14024                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst          650                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data          378                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst           51                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data          128                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst            5                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data           27                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst           28                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data           28                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            26054                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst           35                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data            9                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data            4                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst        10686                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data        14024                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst          650                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data          378                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst           51                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data          128                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst            5                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data           27                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst           28                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data           28                       # number of overall misses
system.l2cache0.overall_misses::total           26054                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        25222                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        25222                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        49226                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        49226                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data          127                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          191                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data          105                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          137                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data        11904                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data          203                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total        12140                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst           93                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst        82454                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst         1019                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst           68                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst          104                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst           90                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        83830                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data           17                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data        33280                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data          395                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data          133                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data           50                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        33945                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst           93                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data           22                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data            8                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst        82454                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data        45184                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst         1019                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data          598                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst           68                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data          152                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst            2                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data            8                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst          104                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data           60                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst           90                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data           53                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total         129915                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst           93                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data           22                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data            8                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst        82454                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data        45184                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst         1019                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data          598                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst           68                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data          152                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst            2                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data            8                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst          104                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data           60                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst           90                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data           53                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total        129915                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.984252                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.937500                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.984293                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.610971                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.945813                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.947368                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.617545                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.376344                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.129600                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.637880                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.750000                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.048077                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.311111                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.136646                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.235294                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.428571                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.202855                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.470886                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.827068                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.410714                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.209221                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.376344                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.409091                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.500000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.129600                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.310375                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.637880                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.632107                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.750000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.842105                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.125000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.048077                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.450000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.311111                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.528302                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.200547                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.376344                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.409091                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.500000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.129600                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.310375                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.637880                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.632107                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.750000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.842105                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.125000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.048077                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.450000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.311111                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.528302                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.200547                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           8638                       # number of writebacks
system.l2cache0.writebacks::total                8638                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                9487                       # number of replacements
system.l2cache1.tags.tagsinuse            3866.624883                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                  8109                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                9487                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                0.854749                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1428.195505                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst     1.042830                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data     2.034484                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst     2.210148                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.data     0.079508                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst   429.571386                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   564.242824                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst   723.621029                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   712.229151                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data     2.267399                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data     0.000000                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     0.000000                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data     0.000000                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data     0.000001                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data     1.130618                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.348681                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000255                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.000497                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.000540                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.data     0.000019                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.104876                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.137755                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.176665                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.173884                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.000554                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.000276                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.944000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3872                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          182                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3         3690                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              204182                       # Number of tag accesses
system.l2cache1.tags.data_accesses             204182                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         4534                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         4534                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3645                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3645                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              2                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data          222                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data           65                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             287                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst          812                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst          941                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         1753                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data         1225                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data          848                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data           32                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data           31                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data           31                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data           31                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data           32                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data           36                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         2266                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst          812                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data         1447                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst          941                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data          913                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data           32                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data           31                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data           31                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data           31                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data           32                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data           36                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               4306                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst          812                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data         1447                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst          941                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data          913                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data           32                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data           31                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data           31                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data           31                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data           32                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data           36                       # number of overall hits
system.l2cache1.overall_hits::total              4306                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data          112                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data           25                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data            7                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data            5                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data            5                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data            7                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data            6                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data           11                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          178                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data           36                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data            8                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data            6                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           73                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data         1917                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data          674                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          2592                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst         2052                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst          837                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         2889                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data         1993                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data          979                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data            6                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         2987                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst         2052                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data         3910                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst          837                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data         1653                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data            7                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             8468                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst         2052                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data         3910                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst          837                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data         1653                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data            7                       # number of overall misses
system.l2cache1.overall_misses::total            8468                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         4534                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         4534                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3645                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3645                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data          112                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          180                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           73                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data         2139                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data          739                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         2879                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst         2864                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst         1778                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         4642                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data         3218                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data         1827                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data           36                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data           42                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         5253                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst         2864                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data         5357                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst         1778                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data         2566                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data           36                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data           32                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data           32                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data           32                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data           34                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data           43                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          12774                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst         2864                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data         5357                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst         1778                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data         2566                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data           36                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data           32                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data           32                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data           32                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data           34                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data           43                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         12774                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.925926                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.988889                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.896213                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.912043                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.900313                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.716480                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.470754                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.622361                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.619329                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.535851                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.111111                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.031250                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.031250                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.031250                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.058824                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.142857                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.568627                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.716480                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.729886                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.470754                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.644193                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.111111                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.031250                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.031250                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.031250                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.058824                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.162791                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.662909                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.716480                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.729886                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.470754                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.644193                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.111111                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.031250                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.031250                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.031250                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.058824                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.162791                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.662909                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           5756                       # number of writebacks
system.l2cache1.writebacks::total                5756                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               1110                       # Transaction distribution
system.membus0.trans_dist::ReadResp             24171                       # Transaction distribution
system.membus0.trans_dist::WriteReq              1492                       # Transaction distribution
system.membus0.trans_dist::WriteResp             1492                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        64797                       # Transaction distribution
system.membus0.trans_dist::CleanEvict           11788                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             452                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           274                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            546                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             7589                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            7541                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        23061                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq        55936                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp        55936                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        27785                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        44085                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         5118                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        76988                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        11020                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           86                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        11106                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port         2896                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       165195                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total       168091                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                256185                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       791872                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      1425280                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         5824                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      2222976                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       299456                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          228                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       299684                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port        62464                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      3526464                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total      3588928                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                6111588                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                          150284                       # Total snoops (count)
system.membus0.snoop_fanout::samples           319814                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.469448                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.499066                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                 169678     53.06%     53.06% # Request fanout histogram
system.membus0.snoop_fanout::3                 150136     46.94%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total             319814                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                  4                       # Transaction distribution
system.membus1.trans_dist::ReadResp             13939                       # Transaction distribution
system.membus1.trans_dist::WriteReq                39                       # Transaction distribution
system.membus1.trans_dist::WriteResp               39                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty        67650                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            8542                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             468                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           149                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            471                       # Transaction distribution
system.membus1.trans_dist::ReadExReq            64646                       # Transaction distribution
system.membus1.trans_dist::ReadExResp           64600                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq        13935                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        14308                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        11931                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        26239                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       208243                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total       208243                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                234482                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       609856                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       300068                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       909924                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      8446144                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      8446144                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                9356068                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           32915                       # Total snoops (count)
system.membus1.snoop_fanout::samples           188531                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.172587                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.377891                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                 155993     82.74%     82.74% # Request fanout histogram
system.membus1.snoop_fanout::2                  32538     17.26%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total             188531                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        69917                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.523172                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          168                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        69917                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.002403                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     9.041216                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.000152                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     3.613992                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     2.773110                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.012656                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.010049                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.000415                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.071131                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000450                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.565076                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.000010                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.225875                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.173319                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.000791                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.000628                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.000026                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.004446                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000028                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.970198                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses      1184417                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses      1184417                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks        61991                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total        61991                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data           22                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total           22                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data           25                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           26                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data           47                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           48                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data           47                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           48                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data          154                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data           14                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          170                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data           21                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           23                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data         6869                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data          179                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data           16                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data            3                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data            2                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         7071                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst         4293                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data         3644                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data           46                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data           83                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data            8                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data            6                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         8083                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide        54976                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total        54976                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst         4293                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data        10513                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data          225                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data           99                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data           11                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data            8                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total        15154                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst         4293                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data        10513                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data          225                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data           99                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data           11                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data            8                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::total        15154                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks        61991                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total        61991                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data          154                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          170                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           23                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data         6891                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data          179                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data           16                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data            3                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         7093                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst         4293                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data         3669                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data           83                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         8109                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide        54976                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total        54976                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst         4293                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data        10560                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data          226                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data           99                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data           11                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data            8                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total        15202                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst         4293                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data        10560                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data          226                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data           99                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data           11                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data            8                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total        15202                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.996807                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.996898                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.993186                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.978723                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.996794                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.995549                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.995575                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.996843                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.995549                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.995575                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.996843                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks        61929                       # number of writebacks
system.numa_caches_downward0.writebacks::total        61929                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         4493                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.288369                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           68                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         4493                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.015135                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     1.597547                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     8.132459                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     3.031350                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     1.985776                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.540805                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000150                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.000281                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.099847                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.508279                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.189459                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.124111                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.033800                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000009                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.000018                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.955523                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        62196                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        62196                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          228                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          228                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus08.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward1.demand_hits::switch_cpus08.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus08.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data           69                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data           15                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data            6                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total          115                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data           27                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           57                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data           86                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data            7                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total           93                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst         1818                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data         1338                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst          824                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data          370                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            3                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data            5                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         4363                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst         1818                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data         1424                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst          824                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data          377                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data            5                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         4456                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst         1818                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data         1424                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst          824                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data          377                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data            5                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         4456                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          228                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          228                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data           69                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data           15                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total          115                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           57                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data           87                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total           94                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst         1818                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data         1338                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst          824                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data          370                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         4363                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst         1818                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data         1425                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst          824                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data          377                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data            5                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         4457                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst         1818                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data         1425                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst          824                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data          377                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data            5                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         4457                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data     0.988506                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.989362                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data     0.999298                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999776                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data     0.999298                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999776                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          223                       # number of writebacks
system.numa_caches_downward1.writebacks::total          223                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         4492                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.288099                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           66                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         4492                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.014693                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.086963                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     8.848569                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     3.411614                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     2.365252                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.575279                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000150                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.000271                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.005435                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.553036                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.213226                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.147828                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.035955                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000009                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.000017                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.955506                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        62143                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        62143                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          223                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          223                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data           69                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data           15                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data            6                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total          115                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data           27                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           57                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data           86                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data            7                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total           93                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst         1818                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data         1338                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst          824                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data          370                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data            5                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         4363                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst         1818                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data         1424                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst          824                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data          377                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data            5                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         4456                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst         1818                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data         1424                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst          824                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data          377                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data            5                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         4456                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          223                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          223                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data           69                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data           15                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total          115                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           57                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data           86                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total           93                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst         1818                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data         1338                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst          824                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data          370                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         4363                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst         1818                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data         1424                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst          824                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data          377                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data            5                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         4456                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst         1818                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data         1424                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst          824                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data          377                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data            5                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         4456                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          223                       # number of writebacks
system.numa_caches_upward0.writebacks::total          223                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        69857                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.631933                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          142                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        69857                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.002033                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     9.093707                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.000148                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     3.559629                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     2.740994                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.012783                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.009705                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.001512                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.213003                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000450                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.568357                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.000009                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.222477                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.171312                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.000799                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.000607                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.000095                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.013313                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000028                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.976996                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses      1238414                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses      1238414                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks        61929                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total        61929                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data           12                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total           12                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data           24                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total           24                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data           36                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total           36                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data           36                       # number of overall hits
system.numa_caches_upward1.overall_hits::total           36                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data          170                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data           14                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          186                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data           21                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           23                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data         6841                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data          179                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data           16                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data            3                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data            2                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide        54976                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total        62019                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst         4293                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data         3620                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data           46                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data           83                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data            8                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data            6                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         8059                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data            1                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst         4293                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data        10461                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data          225                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data           99                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data            1                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data           11                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data            8                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide        54977                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total        70078                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data            1                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst         4293                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data        10461                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data          225                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data           99                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data            1                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data           11                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data            8                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide        54977                       # number of overall misses
system.numa_caches_upward1.overall_misses::total        70078                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks        61929                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total        61929                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data          170                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          186                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           23                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data         6853                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data          179                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data           16                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data            3                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide        54976                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total        62031                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst         4293                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data         3644                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data           46                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data           83                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         8083                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst         4293                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data        10497                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data          225                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data           99                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data           11                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data            8                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide        54977                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total        70114                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst         4293                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data        10497                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data          225                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data           99                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data           11                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data            8                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide        54977                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total        70114                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.998249                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999807                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.993414                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.997031                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.996570                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999487                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.996570                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999487                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks        61894                       # number of writebacks
system.numa_caches_upward1.writebacks::total        61894                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              19878                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             11604                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits              31482                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             11087                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         11087                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles                5572258                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            101091                       # Number of instructions committed
system.switch_cpus00.committedOps              101091                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses        97081                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls              9119                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts         6715                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts              97081                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       123683                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes        75228                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs               31629                       # number of memory refs
system.switch_cpus00.num_load_insts             20022                       # Number of load instructions
system.switch_cpus00.num_store_insts            11607                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     5463011.090777                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     109246.909223                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.019606                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.980394                       # Percentage of idle cycles
system.switch_cpus00.Branches                   17180                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass          458      0.45%      0.45% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu           64358     63.66%     64.12% # Class of executed instruction
system.switch_cpus00.op_class::IntMult             86      0.09%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          21649     21.42%     85.62% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         11611     11.49%     97.10% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         2929      2.90%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           101091                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                772                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits               433                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits               1205                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits               523                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles                3629067                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts              3468                       # Number of instructions committed
system.switch_cpus01.committedOps                3468                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses         3305                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts          259                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts               3305                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads         4429                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes         2588                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                1208                       # number of memory refs
system.switch_cpus01.num_load_insts               772                       # Number of load instructions
system.switch_cpus01.num_store_insts              436                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     3626628.125552                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles      2438.874448                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000672                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999328                       # Percentage of idle cycles
system.switch_cpus01.Branches                     478                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass           20      0.58%      0.58% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu            2032     58.59%     59.17% # Class of executed instruction
system.switch_cpus01.op_class::IntMult             10      0.29%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::MemRead            799     23.04%     82.50% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite           436     12.57%     95.07% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess          171      4.93%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total             3468                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits             766171                       # DTB read hits
system.switch_cpus02.dtb.read_misses             1608                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses         243978                       # DTB read accesses
system.switch_cpus02.dtb.write_hits            400203                       # DTB write hits
system.switch_cpus02.dtb.write_misses             307                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  4                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses         95501                       # DTB write accesses
system.switch_cpus02.dtb.data_hits            1166374                       # DTB hits
system.switch_cpus02.dtb.data_misses             1915                       # DTB misses
system.switch_cpus02.dtb.data_acv                   4                       # DTB access violations
system.switch_cpus02.dtb.data_accesses         339479                       # DTB accesses
system.switch_cpus02.itb.fetch_hits           1662125                       # ITB hits
system.switch_cpus02.itb.fetch_misses            1783                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses       1663908                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles                5572304                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts           4248381                       # Number of instructions committed
system.switch_cpus02.committedOps             4248381                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses      4097147                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses        17770                       # Number of float alu accesses
system.switch_cpus02.num_func_calls            124644                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts       448411                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts            4097147                       # number of integer instructions
system.switch_cpus02.num_fp_insts               17770                       # number of float instructions
system.switch_cpus02.num_int_register_reads      5606501                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes      3187882                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads        10035                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes         9888                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs             1172482                       # number of memory refs
system.switch_cpus02.num_load_insts            771079                       # Number of load instructions
system.switch_cpus02.num_store_insts           401403                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     977076.106960                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     4595227.893040                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.824655                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.175345                       # Percentage of idle cycles
system.switch_cpus02.Branches                  610278                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass        77281      1.82%      1.82% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu         2897743     68.18%     70.00% # Class of executed instruction
system.switch_cpus02.op_class::IntMult          10370      0.24%     70.24% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     70.24% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd          4598      0.11%     70.35% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             5      0.00%     70.35% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt          1958      0.05%     70.39% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            1      0.00%     70.39% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv           652      0.02%     70.41% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     70.41% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     70.41% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     70.41% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     70.41% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     70.41% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     70.41% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     70.41% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     70.41% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     70.41% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     70.41% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     70.41% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     70.41% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     70.41% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     70.41% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     70.41% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     70.41% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     70.41% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     70.41% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     70.41% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     70.41% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     70.41% # Class of executed instruction
system.switch_cpus02.op_class::MemRead         792034     18.63%     89.04% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite        402563      9.47%     98.52% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess        63095      1.48%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total          4250300                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits               4913                       # DTB read hits
system.switch_cpus03.dtb.read_misses                2                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses             19                       # DTB read accesses
system.switch_cpus03.dtb.write_hits              3898                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits               8811                       # DTB hits
system.switch_cpus03.dtb.data_misses                2                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses             19                       # DTB accesses
system.switch_cpus03.itb.fetch_hits              1264                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses          1264                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles                3628901                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts             26494                       # Number of instructions committed
system.switch_cpus03.committedOps               26494                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses        25683                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          141                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              1114                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts         2533                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts              25683                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 141                       # number of float instructions
system.switch_cpus03.num_int_register_reads        35506                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes        18758                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                8843                       # number of memory refs
system.switch_cpus03.num_load_insts              4932                       # Number of load instructions
system.switch_cpus03.num_store_insts             3911                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     3610257.308749                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     18643.691251                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.005138                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.994862                       # Percentage of idle cycles
system.switch_cpus03.Branches                    3968                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass          227      0.86%      0.86% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu           16753     63.23%     64.09% # Class of executed instruction
system.switch_cpus03.op_class::IntMult             61      0.23%     64.32% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     64.32% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            11      0.04%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::MemRead           5075     19.15%     83.51% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite          3915     14.78%     98.29% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess          454      1.71%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total            26496                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits               2093                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.write_hits              1179                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.data_hits               3272                       # DTB hits
system.switch_cpus04.dtb.data_misses                0                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus04.itb.fetch_hits              1711                       # ITB hits
system.switch_cpus04.itb.fetch_misses               0                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses          1711                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                3635142                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts              9858                       # Number of instructions committed
system.switch_cpus04.committedOps                9858                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses         9388                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_func_calls               384                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts          646                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts               9388                       # number of integer instructions
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_int_register_reads        12778                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes         7511                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs                3275                       # number of memory refs
system.switch_cpus04.num_load_insts              2093                       # Number of load instructions
system.switch_cpus04.num_store_insts             1182                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     3628193.849330                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles      6948.150670                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.001911                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.998089                       # Percentage of idle cycles
system.switch_cpus04.Branches                    1256                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass           26      0.26%      0.26% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu            5803     58.87%     59.13% # Class of executed instruction
system.switch_cpus04.op_class::IntMult             12      0.12%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::MemRead           2136     21.67%     80.92% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite          1182     11.99%     92.91% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess          699      7.09%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total             9858                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits                811                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits               436                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits               1247                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits               523                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles                3628727                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts              3558                       # Number of instructions committed
system.switch_cpus05.committedOps                3558                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses         3392                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts          301                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts               3392                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads         4519                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes         2633                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs                1250                       # number of memory refs
system.switch_cpus05.num_load_insts               811                       # Number of load instructions
system.switch_cpus05.num_store_insts              439                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3626225.012592                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles      2501.987408                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.000689                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.999311                       # Percentage of idle cycles
system.switch_cpus05.Branches                     523                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass           20      0.56%      0.56% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu            2080     58.46%     59.02% # Class of executed instruction
system.switch_cpus05.op_class::IntMult             10      0.28%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::MemRead            838     23.55%     82.86% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite           439     12.34%     95.19% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess          171      4.81%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total             3558                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits                890                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits               474                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits               1364                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits               595                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses           595                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles                3628940                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts              3886                       # Number of instructions committed
system.switch_cpus06.committedOps                3886                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses         3701                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls               156                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts          335                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts               3701                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads         4937                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes         2873                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs                1367                       # number of memory refs
system.switch_cpus06.num_load_insts               890                       # Number of load instructions
system.switch_cpus06.num_store_insts              477                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     3626207.007771                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles      2732.992229                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000753                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999247                       # Percentage of idle cycles
system.switch_cpus06.Branches                     579                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass           16      0.41%      0.41% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu            2260     58.16%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::IntMult             10      0.26%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::MemRead            920     23.67%     82.50% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite           477     12.27%     94.78% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess          203      5.22%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total             3886                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                837                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits               438                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits               1275                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits               523                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles                3628449                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts              3618                       # Number of instructions committed
system.switch_cpus07.committedOps                3618                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses         3450                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts          329                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts               3450                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads         4579                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes         2663                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                1278                       # number of memory refs
system.switch_cpus07.num_load_insts               837                       # Number of load instructions
system.switch_cpus07.num_store_insts              441                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     3625904.979871                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles      2544.020129                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000701                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999299                       # Percentage of idle cycles
system.switch_cpus07.Branches                     553                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass           20      0.55%      0.55% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu            2112     58.37%     58.93% # Class of executed instruction
system.switch_cpus07.op_class::IntMult             10      0.28%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus07.op_class::MemRead            864     23.88%     83.08% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite           441     12.19%     95.27% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess          171      4.73%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total             3618                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits              56217                       # DTB read hits
system.switch_cpus08.dtb.read_misses              129                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses          27536                       # DTB read accesses
system.switch_cpus08.dtb.write_hits             40778                       # DTB write hits
system.switch_cpus08.dtb.write_misses              18                       # DTB write misses
system.switch_cpus08.dtb.write_acv                 10                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses         15837                       # DTB write accesses
system.switch_cpus08.dtb.data_hits              96995                       # DTB hits
system.switch_cpus08.dtb.data_misses              147                       # DTB misses
system.switch_cpus08.dtb.data_acv                  10                       # DTB access violations
system.switch_cpus08.dtb.data_accesses          43373                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            127472                       # ITB hits
system.switch_cpus08.itb.fetch_misses             121                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        127593                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles                3214554                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts            264576                       # Number of instructions committed
system.switch_cpus08.committedOps              264576                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses       256085                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          349                       # Number of float alu accesses
system.switch_cpus08.num_func_calls              6897                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts        28767                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts             256085                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 349                       # number of float instructions
system.switch_cpus08.num_int_register_reads       350658                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       183512                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          184                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs               97328                       # number of memory refs
system.switch_cpus08.num_load_insts             56476                       # Number of load instructions
system.switch_cpus08.num_store_insts            40852                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     3049428.722214                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     165125.277786                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.051368                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.948632                       # Percentage of idle cycles
system.switch_cpus08.Branches                   37759                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         4563      1.72%      1.72% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          157131     59.35%     61.08% # Class of executed instruction
system.switch_cpus08.op_class::IntMult            196      0.07%     61.15% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     61.15% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd            46      0.02%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             3      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::MemRead          57506     21.72%     82.89% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite         41133     15.54%     98.43% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess         4155      1.57%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total           264733                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits              27449                       # DTB read hits
system.switch_cpus09.dtb.read_misses              326                       # DTB read misses
system.switch_cpus09.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses           1874                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             16051                       # DTB write hits
system.switch_cpus09.dtb.write_misses              39                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses           915                       # DTB write accesses
system.switch_cpus09.dtb.data_hits              43500                       # DTB hits
system.switch_cpus09.dtb.data_misses              365                       # DTB misses
system.switch_cpus09.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus09.dtb.data_accesses           2789                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             24379                       # ITB hits
system.switch_cpus09.itb.fetch_misses             125                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         24504                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles                3630018                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            153848                       # Number of instructions committed
system.switch_cpus09.committedOps              153848                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       148181                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          239                       # Number of float alu accesses
system.switch_cpus09.num_func_calls              3282                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        19348                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             148181                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 239                       # number of float instructions
system.switch_cpus09.num_int_register_reads       195954                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       111358                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs               44602                       # number of memory refs
system.switch_cpus09.num_load_insts             28328                       # Number of load instructions
system.switch_cpus09.num_store_insts            16274                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     3521347.351633                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     108670.648367                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.029937                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.970063                       # Percentage of idle cycles
system.switch_cpus09.Branches                   23866                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         2807      1.82%      1.82% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu           98728     64.01%     65.83% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            159      0.10%     65.93% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     65.93% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            32      0.02%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             3      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::MemRead          29425     19.08%     85.04% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         16296     10.57%     95.60% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess         6784      4.40%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           154234                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                876                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits               441                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits               1317                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits               523                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles                3628387                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts              3708                       # Number of instructions committed
system.switch_cpus10.committedOps                3708                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses         3537                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts          371                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts               3537                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads         4669                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes         2708                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                1320                       # number of memory refs
system.switch_cpus10.num_load_insts               876                       # Number of load instructions
system.switch_cpus10.num_store_insts              444                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     3625779.687822                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles      2607.312178                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000719                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999281                       # Percentage of idle cycles
system.switch_cpus10.Branches                     598                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass           20      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu            2160     58.25%     58.79% # Class of executed instruction
system.switch_cpus10.op_class::IntMult             10      0.27%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::MemRead            903     24.35%     83.41% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite           444     11.97%     95.39% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess          171      4.61%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total             3708                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                889                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits               442                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits               1331                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits               523                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles                3628302                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts              3738                       # Number of instructions committed
system.switch_cpus11.committedOps                3738                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses         3566                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts          385                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts               3566                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads         4699                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes         2723                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                1334                       # number of memory refs
system.switch_cpus11.num_load_insts               889                       # Number of load instructions
system.switch_cpus11.num_store_insts              445                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     3625673.637557                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles      2628.362443                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000724                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999276                       # Percentage of idle cycles
system.switch_cpus11.Branches                     613                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass           20      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu            2176     58.21%     58.75% # Class of executed instruction
system.switch_cpus11.op_class::IntMult             10      0.27%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus11.op_class::MemRead            916     24.51%     83.52% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite           445     11.90%     95.43% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess          171      4.57%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total             3738                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                902                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits               443                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits               1345                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits               523                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles                3628217                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts              3768                       # Number of instructions committed
system.switch_cpus12.committedOps                3768                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses         3595                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts          399                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts               3595                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads         4729                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes         2738                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                1348                       # number of memory refs
system.switch_cpus12.num_load_insts               902                       # Number of load instructions
system.switch_cpus12.num_store_insts              446                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     3625567.588281                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles      2649.411719                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000730                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999270                       # Percentage of idle cycles
system.switch_cpus12.Branches                     628                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass           20      0.53%      0.53% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu            2192     58.17%     58.70% # Class of executed instruction
system.switch_cpus12.op_class::IntMult             10      0.27%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus12.op_class::MemRead            929     24.65%     83.63% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite           446     11.84%     95.46% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess          171      4.54%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total             3768                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                915                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits               444                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits               1359                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits               523                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles                3628132                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts              3798                       # Number of instructions committed
system.switch_cpus13.committedOps                3798                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses         3624                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts          413                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts               3624                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads         4759                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes         2753                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                1362                       # number of memory refs
system.switch_cpus13.num_load_insts               915                       # Number of load instructions
system.switch_cpus13.num_store_insts              447                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     3625461.539995                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles      2670.460005                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000736                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999264                       # Percentage of idle cycles
system.switch_cpus13.Branches                     643                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass           20      0.53%      0.53% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu            2208     58.14%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::IntMult             10      0.26%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus13.op_class::MemRead            942     24.80%     83.73% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite           447     11.77%     95.50% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess          171      4.50%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total             3798                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                928                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits               445                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits               1373                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits               523                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles                3628047                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts              3828                       # Number of instructions committed
system.switch_cpus14.committedOps                3828                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses         3653                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts          427                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts               3653                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads         4789                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes         2768                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                1376                       # number of memory refs
system.switch_cpus14.num_load_insts               928                       # Number of load instructions
system.switch_cpus14.num_store_insts              448                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     3625355.492697                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles      2691.507303                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000742                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999258                       # Percentage of idle cycles
system.switch_cpus14.Branches                     658                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass           20      0.52%      0.52% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu            2224     58.10%     58.62% # Class of executed instruction
system.switch_cpus14.op_class::IntMult             10      0.26%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus14.op_class::MemRead            955     24.95%     83.83% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite           448     11.70%     95.53% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess          171      4.47%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total             3828                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits               1044                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits               500                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits               1544                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits               613                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses           613                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles                3628240                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts              4316                       # Number of instructions committed
system.switch_cpus15.committedOps                4316                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses         4112                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls               160                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts          490                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts               4112                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads         5392                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes         3115                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                1547                       # number of memory refs
system.switch_cpus15.num_load_insts              1044                       # Number of load instructions
system.switch_cpus15.num_store_insts              503                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     3625204.944175                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles      3035.055825                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000837                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999163                       # Percentage of idle cycles
system.switch_cpus15.Branches                     752                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass           16      0.37%      0.37% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu            2499     57.90%     58.27% # Class of executed instruction
system.switch_cpus15.op_class::IntMult             10      0.23%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::MemRead           1076     24.93%     83.43% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite           504     11.68%     95.11% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess          211      4.89%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total             4316                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq               4                       # Transaction distribution
system.system_bus.trans_dist::ReadResp          12450                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             39                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            39                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty        62152                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         8381                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          384                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          120                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          381                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq         62170                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp        62124                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq        12446                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       208766                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total       208766                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        11924                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        11924                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total             220690                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      8450752                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      8450752                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       299684                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       299684                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             8750436                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                       108793                       # Total snoops (count)
system.system_bus.snoop_fanout::samples        253960                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.426303                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.494540                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1              145696     57.37%     57.37% # Request fanout histogram
system.system_bus.snoop_fanout::2              108264     42.63%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total          253960                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  4.333694                       # Number of seconds simulated
sim_ticks                                4333693689500                       # Number of ticks simulated
final_tick                               6604197249000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 545087                       # Simulator instruction rate (inst/s)
host_op_rate                                   545087                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               52604988                       # Simulator tick rate (ticks/s)
host_mem_usage                                 901788                       # Number of bytes of host memory used
host_seconds                                 82381.80                       # Real time elapsed on the host
sim_insts                                 44905239498                       # Number of instructions simulated
sim_ops                                   44905239498                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst     11291840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data     17346816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst      6518144                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data      5504064                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst     24657344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data     18049536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst     11307264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data     11809984                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst      8102272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data     14535616                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst      9158784                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data      8571072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst      9698304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data      9627264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst      6377536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data      6433088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst      9055808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data      7800384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst      6967040                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data     15672384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst      9022528                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data      9081408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.inst      7439168                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data      9377152                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.inst      6804992                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.data      6022208                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.inst      9514688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data      8105664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst      8705664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data      6870336                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.inst      9878016                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data     13573440                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         322879808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst     11291840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst      6518144                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst     24657344                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst     11307264                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst      8102272                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst      9158784                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst      9698304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst      6377536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst      9055808                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst      6967040                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst      9022528                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus11.inst      7439168                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus12.inst      6804992                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus13.inst      9514688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst      8705664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus15.inst      9878016                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total    154499392                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     72206592                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       72206592                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst       176435                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data       271044                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst       101846                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data        86001                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst       385271                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data       282024                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst       176676                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data       184531                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst       126598                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data       227119                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst       143106                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data       133923                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst       151536                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data       150426                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst        99649                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data       100517                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst       141497                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data       121881                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst       108860                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data       244881                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst       140977                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data       141897                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.inst       116237                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data       146518                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.inst       106328                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.data        94097                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.inst       148667                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data       126651                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst       136026                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data       107349                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.inst       154344                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data       212085                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            5044997                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks      1128228                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1128228                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst      2605593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data      4002779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst      1504062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data      1270063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst      5689683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data      4164931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst      2609152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data      2725154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst      1869600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data      3354094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst      2113390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data      1977775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst      2237884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data      2221492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst      1471617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data      1484435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst      2089628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data      1799939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst      1607645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data      3616403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst      2081949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data      2095535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.inst      1716588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data      2163778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.inst      1570252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.data      1389625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.inst      2195515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data      1870382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst      2008832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data      1585330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.inst      2279353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data      3132072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             74504529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst      2605593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst      1504062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst      5689683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst      2609152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst      1869600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst      2113390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst      2237884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst      1471617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst      2089628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst      1607645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst      2081949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus11.inst      1716588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus12.inst      1570252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus13.inst      2195515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst      2008832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus15.inst      2279353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        35650741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       16661674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            16661674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       16661674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst      2605593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data      4002779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst      1504062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data      1270063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst      5689683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data      4164931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst      2609152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data      2725154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst      1869600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data      3354094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst      2113390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data      1977775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst      2237884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data      2221492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst      1471617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data      1484435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst      2089628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data      1799939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst      1607645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data      3616403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst      2081949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data      2095535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.inst      1716588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data      2163778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.inst      1570252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.data      1389625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.inst      2195515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data      1870382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst      2008832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data      1585330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.inst      2279353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data      3132072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            91166203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.inst      9149184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus00.data    447452736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.inst      6783424                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data    468701568                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst     13336704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data    679645248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst     10375488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data    497257536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.inst      8533376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data    456089152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst      8819840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data    466841664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst      9083712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data    441854272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.inst      6611200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data    427193536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst      7891264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data    440488320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.inst      7078912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data    415508736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.inst      8654336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data    423234688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.inst      7263104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data    385832064                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.inst      6353728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data    378747904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.inst     10088448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data    471478848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.inst      8376128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data    423834688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.inst      9374464                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data    494972992                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     82820608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        7539727872                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus00.inst      9149184                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus01.inst      6783424                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst     13336704                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst     10375488                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst      8533376                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst      8819840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst      9083712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus07.inst      6611200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst      7891264                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus09.inst      7078912                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus10.inst      8654336                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus11.inst      7263104                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus12.inst      6353728                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus13.inst     10088448                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus14.inst      8376128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus15.inst      9374464                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total    137773312                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks   3684818304                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total     3684818304                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.inst       142956                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus00.data      6991449                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.inst       105991                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data      7323462                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst       208386                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data     10619457                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst       162117                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data      7769649                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst       133334                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data      7126393                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst       137810                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data      7294401                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst       141933                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data      6903973                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.inst       103300                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data      6674899                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst       123301                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data      6882630                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.inst       110608                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data      6492324                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.inst       135224                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data      6613042                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.inst       113486                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data      6028626                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.inst        99277                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data      5917936                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.inst       157632                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data      7366857                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.inst       130877                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data      6622417                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.inst       146476                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data      7733953                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide      1294072                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total          117808248                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks     57575286                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          57575286                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.inst      2111175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus00.data    103249738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.inst      1565275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data    108152906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst      3077445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data    156828169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst      2394144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data    114742197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.inst      1969077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data    105242591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst      2035178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data    107723733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst      2096067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data    101957892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.inst      1525535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data     98574926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst      1820909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data    101642698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.inst      1633459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data     95878658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.inst      1996988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data     97661422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.inst      1675962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data     89030765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.inst      1466123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data     87396095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.inst      2327910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data    108793764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.inst      1932792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data     97799872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.inst      2163158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data    114215039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide       19110859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1739792522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus00.inst      2111175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus01.inst      1565275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst      3077445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst      2394144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst      1969077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst      2035178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst      2096067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus07.inst      1525535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst      1820909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus09.inst      1633459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus10.inst      1996988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus11.inst      1675962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus12.inst      1466123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus13.inst      2327910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus14.inst      1932792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus15.inst      2163158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        31791198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      850271978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           850271978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      850271978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.inst      2111175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data    103249738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.inst      1565275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data    108152906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst      3077445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data    156828169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst      2394144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data    114742197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst      1969077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data    105242591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst      2035178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data    107723733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst      2096067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data    101957892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.inst      1525535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data     98574926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst      1820909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data    101642698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.inst      1633459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data     95878658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.inst      1996988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data     97661422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.inst      1675962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data     89030765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.inst      1466123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data     87396095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.inst      2327910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data    108793764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.inst      1932792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data     97799872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.inst      2163158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data    114215039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide      19110859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          2590064499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                   5190                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                   463153                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                  44919     32.00%     32.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    20      0.01%     32.01% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                  4438      3.16%     35.17% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                  3814      2.72%     37.89% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 87187     62.11%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total             140378                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                   44919     46.78%     46.78% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     20      0.02%     46.80% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                   4438      4.62%     51.42% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                   3814      3.97%     55.39% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                  42841     44.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total               96032                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           4323024533500     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               1500000      0.00%     99.76% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22             217462000      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30             648734000      0.01%     99.78% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31            9560388500      0.22%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       4333452618000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.491369                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.684096                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::1                        2      1.25%      1.25% # number of syscalls executed
system.cpu00.kern.syscall::17                      16     10.00%     11.25% # number of syscalls executed
system.cpu00.kern.syscall::71                       2      1.25%     12.50% # number of syscalls executed
system.cpu00.kern.syscall::73                       2      1.25%     13.75% # number of syscalls executed
system.cpu00.kern.syscall::74                      20     12.50%     26.25% # number of syscalls executed
system.cpu00.kern.syscall::75                     118     73.75%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                  160                       # number of syscalls executed
system.cpu00.kern.callpal::wripir                3205      1.55%      1.55% # number of callpals executed
system.cpu00.kern.callpal::swpctx                5009      2.42%      3.96% # number of callpals executed
system.cpu00.kern.callpal::tbi                     20      0.01%      3.97% # number of callpals executed
system.cpu00.kern.callpal::swpipl              120332     58.09%     62.06% # number of callpals executed
system.cpu00.kern.callpal::rdps                  9719      4.69%     66.75% # number of callpals executed
system.cpu00.kern.callpal::rti                  11809      5.70%     72.45% # number of callpals executed
system.cpu00.kern.callpal::callsys               2108      1.02%     73.47% # number of callpals executed
system.cpu00.kern.callpal::imb                     20      0.01%     73.48% # number of callpals executed
system.cpu00.kern.callpal::rdunique             54942     26.52%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total               207164                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel           16816                       # number of protection mode switches
system.cpu00.kern.mode_switch::user              6638                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel              6638                      
system.cpu00.kern.mode_good::user                6638                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.394743                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.566044                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     2951106564500     67.93%     67.93% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user       1392980827500     32.07%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                   5009                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements         9705570                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         471.171996                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs         593648793                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs         9705570                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           61.165783                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data     7.763544                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   463.408452                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.015163                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.905095                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.920258                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          392                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2          185                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          207                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses      1216627160                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses     1216627160                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data    470025644                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total     470025644                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data    123264900                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total    123264900                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data       111733                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total       111733                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data       104497                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total       104497                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data    593290544                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total      593290544                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data    593290544                       # number of overall hits
system.cpu00.dcache.overall_hits::total     593290544                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data      7206158                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total      7206158                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data      2625022                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total      2625022                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data        33897                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total        33897                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data        35279                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total        35279                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data      9831180                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      9831180                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data      9831180                       # number of overall misses
system.cpu00.dcache.overall_misses::total      9831180                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data    477231802                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total    477231802                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data    125889922                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total    125889922                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data       145630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total       145630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data       139776                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total       139776                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data    603121724                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total    603121724                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data    603121724                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total    603121724                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.015100                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.015100                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.020852                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.020852                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.232761                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.232761                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.252397                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.252397                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.016300                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.016300                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.016300                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.016300                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks      4264097                       # number of writebacks
system.cpu00.dcache.writebacks::total         4264097                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements          769197                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs        2815346566                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs          769197                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         3660.111215                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst     9.480503                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   502.519497                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.018517                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.981483                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          299                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          168                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses      5634732931                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses     5634732931                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst   2816212670                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total    2816212670                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst   2816212670                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total     2816212670                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst   2816212670                       # number of overall hits
system.cpu00.icache.overall_hits::total    2816212670                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst       769197                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total       769197                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst       769197                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total       769197                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst       769197                       # number of overall misses
system.cpu00.icache.overall_misses::total       769197                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst   2816981867                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total   2816981867                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst   2816981867                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total   2816981867                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst   2816981867                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total   2816981867                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000273                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000273                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000273                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000273                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000273                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000273                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks       769197                       # number of writebacks
system.cpu00.icache.writebacks::total          769197                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                   4860                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                   445364                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                  37629     32.35%     32.35% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                  4438      3.82%     36.17% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                  3711      3.19%     39.36% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                 70533     60.64%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total             116311                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                   37629     46.18%     46.18% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                   4438      5.45%     51.63% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                   3711      4.55%     56.18% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                  35702     43.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total               81480                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           4326013018000     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22             217462000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30             634229500      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31            7559464000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       4334424173500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.506174                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.700536                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::17                      39     19.90%     19.90% # number of syscalls executed
system.cpu01.kern.syscall::71                       2      1.02%     20.92% # number of syscalls executed
system.cpu01.kern.syscall::74                      37     18.88%     39.80% # number of syscalls executed
system.cpu01.kern.syscall::75                     118     60.20%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                  196                       # number of syscalls executed
system.cpu01.kern.callpal::wripir                3577      1.97%      1.97% # number of callpals executed
system.cpu01.kern.callpal::swpctx                4801      2.65%      4.62% # number of callpals executed
system.cpu01.kern.callpal::tbi                     20      0.01%      4.63% # number of callpals executed
system.cpu01.kern.callpal::swpipl               97253     53.65%     58.28% # number of callpals executed
system.cpu01.kern.callpal::rdps                  9453      5.21%     63.49% # number of callpals executed
system.cpu01.kern.callpal::rti                  10936      6.03%     69.52% # number of callpals executed
system.cpu01.kern.callpal::callsys               1373      0.76%     70.28% # number of callpals executed
system.cpu01.kern.callpal::imb                     20      0.01%     70.29% # number of callpals executed
system.cpu01.kern.callpal::rdunique             53855     29.71%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total               181288                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel            9171                       # number of protection mode switches
system.cpu01.kern.mode_switch::user              5988                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle              6566                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel              6960                      
system.cpu01.kern.mode_good::user                5988                      
system.cpu01.kern.mode_good::idle                 972                      
system.cpu01.kern.mode_switch_good::kernel     0.758914                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.148035                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.640736                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel       9447740500      0.22%      0.22% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user       1429878459000     33.15%     33.37% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       2873509962000     66.63%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                   4801                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements         9993714                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         470.311074                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs         606600595                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs         9993714                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           60.698214                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle    2359894286000                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data     5.769025                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   464.542048                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.011268                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.907309                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.918576                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          273                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          266                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.533203                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses      1243438944                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses     1243438944                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data    480594845                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total     480594845                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data    125736963                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total    125736963                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data        79332                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total        79332                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data        72363                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total        72363                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data    606331808                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total      606331808                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data    606331808                       # number of overall hits
system.cpu01.dcache.overall_hits::total     606331808                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data      7443955                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total      7443955                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data      2679670                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total      2679670                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data        28105                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total        28105                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data        29353                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total        29353                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data     10123625                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total     10123625                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data     10123625                       # number of overall misses
system.cpu01.dcache.overall_misses::total     10123625                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data    488038800                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total    488038800                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data    128416633                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total    128416633                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data       107437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total       107437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data       101716                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total       101716                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data    616455433                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total    616455433                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data    616455433                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total    616455433                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.015253                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.015253                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.020867                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.020867                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.261595                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.261595                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.288578                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.288578                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.016422                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.016422                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.016422                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.016422                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks      4308326                       # number of writebacks
system.cpu01.dcache.writebacks::total         4308326                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements          632905                       # number of replacements
system.cpu01.icache.tags.tagsinuse         511.701201                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs        2889863359                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs          632905                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         4566.030224                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle    2362955729000                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    10.263338                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   501.437863                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.020046                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.979371                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.999416                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses      5770048094                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses     5770048094                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst   2884074667                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total    2884074667                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst   2884074667                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total     2884074667                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst   2884074667                       # number of overall hits
system.cpu01.icache.overall_hits::total    2884074667                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst       632920                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total       632920                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst       632920                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total       632920                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst       632920                       # number of overall misses
system.cpu01.icache.overall_misses::total       632920                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst   2884707587                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total   2884707587                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst   2884707587                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total   2884707587                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst   2884707587                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total   2884707587                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.000219                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000219                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.000219                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000219                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.000219                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000219                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks       632905                       # number of writebacks
system.cpu01.icache.writebacks::total          632905                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                   9546                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                  1181578                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                  72817     27.18%     27.18% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                  2655      0.99%     28.17% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                  4438      1.66%     29.82% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                  3464      1.29%     31.12% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                184574     68.88%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total             267948                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   72817     46.97%     46.97% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                   2655      1.71%     48.69% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                   4438      2.86%     51.55% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                   3464      2.23%     53.79% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  71639     46.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total              155013                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           4308334770500     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21             189776500      0.00%     99.42% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22             217462000      0.01%     99.43% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30             591972000      0.01%     99.44% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31           24118688500      0.56%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       4333452669500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.388132                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.578519                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::1                        1      0.24%      0.24% # number of syscalls executed
system.cpu02.kern.syscall::4                        9      2.15%      2.39% # number of syscalls executed
system.cpu02.kern.syscall::17                      42     10.05%     12.44% # number of syscalls executed
system.cpu02.kern.syscall::45                       1      0.24%     12.68% # number of syscalls executed
system.cpu02.kern.syscall::71                      22      5.26%     17.94% # number of syscalls executed
system.cpu02.kern.syscall::73                       4      0.96%     18.90% # number of syscalls executed
system.cpu02.kern.syscall::74                     137     32.78%     51.67% # number of syscalls executed
system.cpu02.kern.syscall::75                     202     48.33%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                  418                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                7624      2.10%      2.10% # number of callpals executed
system.cpu02.kern.callpal::swpctx                8735      2.41%      4.52% # number of callpals executed
system.cpu02.kern.callpal::tbi                     23      0.01%      4.52% # number of callpals executed
system.cpu02.kern.callpal::swpipl              240875     66.49%     71.01% # number of callpals executed
system.cpu02.kern.callpal::rdps                 16849      4.65%     75.66% # number of callpals executed
system.cpu02.kern.callpal::rti                  16582      4.58%     80.24% # number of callpals executed
system.cpu02.kern.callpal::callsys               2610      0.72%     80.96% # number of callpals executed
system.cpu02.kern.callpal::imb                     23      0.01%     80.97% # number of callpals executed
system.cpu02.kern.callpal::rdunique             68948     19.03%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total               362269                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel           25318                       # number of protection mode switches
system.cpu02.kern.mode_switch::user             11747                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel             11748                      
system.cpu02.kern.mode_good::user               11747                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.464018                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.633886                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     2326647886000     53.69%     53.69% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       2006565686000     46.31%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                   8735                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements        15245211                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         502.713298                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs         869801019                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs        15245211                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           57.054049                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   502.713298                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.981862                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.981862                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          386                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          290                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses      1785807191                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses     1785807191                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data    683338369                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total     683338369                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data    185867619                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total    185867619                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data       220626                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       220626                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data       218180                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total       218180                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data    869205988                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total      869205988                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data    869205988                       # number of overall hits
system.cpu02.dcache.overall_hits::total     869205988                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data     11534880                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total     11534880                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data      3896456                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total      3896456                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data        67766                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        67766                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data        56788                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        56788                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data     15431336                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total     15431336                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data     15431336                       # number of overall misses
system.cpu02.dcache.overall_misses::total     15431336                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data    694873249                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total    694873249                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data    189764075                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total    189764075                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data       288392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       288392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data       274968                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total       274968                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data    884637324                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total    884637324                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data    884637324                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total    884637324                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.016600                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.016600                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.020533                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.020533                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.234979                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.234979                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.206526                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.206526                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.017444                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.017444                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.017444                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.017444                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks      7467210                       # number of writebacks
system.cpu02.dcache.writebacks::total         7467210                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements         2011360                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs        4083798787                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs         2011360                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         2030.366909                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          368                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          130                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses      8174337270                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses     8174337270                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst   4084151595                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total    4084151595                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst   4084151595                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total     4084151595                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst   4084151595                       # number of overall hits
system.cpu02.icache.overall_hits::total    4084151595                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst      2011360                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total      2011360                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst      2011360                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total      2011360                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst      2011360                       # number of overall misses
system.cpu02.icache.overall_misses::total      2011360                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst   4086162955                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total   4086162955                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst   4086162955                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total   4086162955                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst   4086162955                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total   4086162955                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000492                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000492                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000492                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000492                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000492                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000492                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks      2011360                       # number of writebacks
system.cpu02.icache.writebacks::total         2011360                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                   5228                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                   531205                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                  54586     35.51%     35.51% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                  4438      2.89%     38.40% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                  4306      2.80%     41.20% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                 90375     58.80%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total             153705                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                   54586     47.16%     47.16% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                   4438      3.83%     51.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                   4306      3.72%     54.72% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                  52411     45.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total              115741                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           4321539898000     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22             217462000      0.01%     99.71% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30             695889000      0.02%     99.72% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31           11971009500      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       4334424258500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.579928                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.753007                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        1      0.31%      0.31% # number of syscalls executed
system.cpu03.kern.syscall::4                       15      4.60%      4.91% # number of syscalls executed
system.cpu03.kern.syscall::17                      23      7.06%     11.96% # number of syscalls executed
system.cpu03.kern.syscall::71                       9      2.76%     14.72% # number of syscalls executed
system.cpu03.kern.syscall::73                       6      1.84%     16.56% # number of syscalls executed
system.cpu03.kern.syscall::74                     146     44.79%     61.35% # number of syscalls executed
system.cpu03.kern.syscall::75                     126     38.65%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                  326                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                5646      2.31%      2.31% # number of callpals executed
system.cpu03.kern.callpal::swpctx                7427      3.04%      5.36% # number of callpals executed
system.cpu03.kern.callpal::tbi                     23      0.01%      5.37% # number of callpals executed
system.cpu03.kern.callpal::swpipl              129300     53.00%     58.37% # number of callpals executed
system.cpu03.kern.callpal::rdps                 14622      5.99%     64.36% # number of callpals executed
system.cpu03.kern.callpal::rti                  15695      6.43%     70.80% # number of callpals executed
system.cpu03.kern.callpal::callsys               4779      1.96%     72.76% # number of callpals executed
system.cpu03.kern.callpal::imb                     23      0.01%     72.76% # number of callpals executed
system.cpu03.kern.callpal::rdunique             66443     27.24%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total               243958                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel           23122                       # number of protection mode switches
system.cpu03.kern.mode_switch::user             10493                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel             10493                      
system.cpu03.kern.mode_good::user               10493                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.453810                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.624305                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     2899649568500     66.88%     66.88% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user       1436133480500     33.12%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                   7427                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements        10856472                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         479.244822                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs         618193802                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs        10856472                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           56.942421                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     1.254543                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   477.990279                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.002450                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.933575                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.936025                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          385                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          254                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4           90                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses      1269406141                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses     1269406141                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data    487710168                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total     487710168                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data    130075367                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total    130075367                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data       163382                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total       163382                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data       156413                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total       156413                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data    617785535                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total      617785535                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data    617785535                       # number of overall hits
system.cpu03.dcache.overall_hits::total     617785535                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data      8059964                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total      8059964                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data      2949325                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total      2949325                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data        45608                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total        45608                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data        44157                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total        44157                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data     11009289                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total     11009289                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data     11009289                       # number of overall misses
system.cpu03.dcache.overall_misses::total     11009289                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data    495770132                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total    495770132                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data    133024692                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total    133024692                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data       208990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total       208990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data       200570                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total       200570                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data    628794824                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total    628794824                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data    628794824                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total    628794824                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.016257                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.016257                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.022171                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.022171                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.218231                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.218231                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.220158                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.220158                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.017509                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.017509                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.017509                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.017509                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks      4642431                       # number of writebacks
system.cpu03.dcache.writebacks::total         4642431                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements         1014083                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs        2920222933                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs         1014083                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         2879.668561                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     0.573185                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   511.426815                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.001120                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.998880                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          292                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          146                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses      5845390361                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses     5845390361                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst   2921174056                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total    2921174056                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst   2921174056                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total     2921174056                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst   2921174056                       # number of overall hits
system.cpu03.icache.overall_hits::total    2921174056                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst      1014083                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total      1014083                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst      1014083                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total      1014083                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst      1014083                       # number of overall misses
system.cpu03.icache.overall_misses::total      1014083                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst   2922188139                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total   2922188139                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst   2922188139                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total   2922188139                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst   2922188139                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total   2922188139                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.000347                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000347                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.000347                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000347                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.000347                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000347                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks      1014083                       # number of writebacks
system.cpu03.icache.writebacks::total         1014083                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                   5042                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                   457337                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                  43100     33.76%     33.76% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                  4439      3.48%     37.24% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                  3871      3.03%     40.28% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                 76237     59.72%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total             127647                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                   43100     46.56%     46.56% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                   4439      4.80%     51.36% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                   3871      4.18%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                  41150     44.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total               92560                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           4325479452000     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22             217477500      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30             650667000      0.02%     99.81% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31            8073539500      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       4334421136000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.539764                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.725125                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::1                        1      0.51%      0.51% # number of syscalls executed
system.cpu04.kern.syscall::4                       12      6.09%      6.60% # number of syscalls executed
system.cpu04.kern.syscall::17                      30     15.23%     21.83% # number of syscalls executed
system.cpu04.kern.syscall::74                      19      9.64%     31.47% # number of syscalls executed
system.cpu04.kern.syscall::75                     135     68.53%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                  197                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                3418      1.72%      1.72% # number of callpals executed
system.cpu04.kern.callpal::swpctx                5085      2.55%      4.27% # number of callpals executed
system.cpu04.kern.callpal::tbi                     21      0.01%      4.28% # number of callpals executed
system.cpu04.kern.callpal::swpipl              107438     53.92%     58.19% # number of callpals executed
system.cpu04.kern.callpal::rdps                 14085      7.07%     65.26% # number of callpals executed
system.cpu04.kern.callpal::rti                  11931      5.99%     71.25% # number of callpals executed
system.cpu04.kern.callpal::callsys               2369      1.19%     72.44% # number of callpals executed
system.cpu04.kern.callpal::imb                     21      0.01%     72.45% # number of callpals executed
system.cpu04.kern.callpal::rdunique             54904     27.55%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total               199272                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel           17016                       # number of protection mode switches
system.cpu04.kern.mode_switch::user              6890                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel              6890                      
system.cpu04.kern.mode_good::user                6890                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.404913                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.576424                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     2968647031000     68.46%     68.46% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user       1367486819000     31.54%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                   5085                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements         9766718                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         467.443394                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs         583750061                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs         9766718                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           59.769317                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   467.443394                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.912975                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.912975                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          110                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses      1197186402                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses     1197186402                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data    461696240                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total     461696240                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data    121770771                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total    121770771                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data       117238                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total       117238                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data       111375                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total       111375                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data    583467011                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total      583467011                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data    583467011                       # number of overall hits
system.cpu04.dcache.overall_hits::total     583467011                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data      7215598                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total      7215598                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data      2676649                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total      2676649                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data        32422                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total        32422                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data        31354                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total        31354                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data      9892247                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total      9892247                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data      9892247                       # number of overall misses
system.cpu04.dcache.overall_misses::total      9892247                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data    468911838                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total    468911838                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data    124447420                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total    124447420                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data       149660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total       149660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data       142729                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total       142729                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data    593359258                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total    593359258                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data    593359258                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total    593359258                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.015388                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.015388                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.021508                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.021508                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.216638                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.216638                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.219675                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.219675                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.016672                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.016672                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.016672                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.016672                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks      4211078                       # number of writebacks
system.cpu04.dcache.writebacks::total         4211078                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements          731452                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs        2768198611                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs          731452                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         3784.525315                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     0.020593                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.979407                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.000040                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999960                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          362                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          148                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses      5541681468                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses     5541681468                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst   2769743556                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total    2769743556                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst   2769743556                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total     2769743556                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst   2769743556                       # number of overall hits
system.cpu04.icache.overall_hits::total    2769743556                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst       731452                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total       731452                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst       731452                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total       731452                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst       731452                       # number of overall misses
system.cpu04.icache.overall_misses::total       731452                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst   2770475008                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total   2770475008                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst   2770475008                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total   2770475008                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst   2770475008                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total   2770475008                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.000264                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.000264                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks       731452                       # number of writebacks
system.cpu04.icache.writebacks::total          731452                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                   4942                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                   456852                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                  43882     33.98%     33.98% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                  4439      3.44%     37.41% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                  3865      2.99%     40.41% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                 76969     59.59%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total             129155                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                   43882     46.59%     46.59% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                   4439      4.71%     51.31% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                   3865      4.10%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                  41997     44.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total               94183                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           4325477874500     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22             217477500      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30             647353500      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31            8081638000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       4334424343500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.545635                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.729225                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::4                       12      5.26%      5.26% # number of syscalls executed
system.cpu05.kern.syscall::17                      31     13.60%     18.86% # number of syscalls executed
system.cpu05.kern.syscall::71                       3      1.32%     20.18% # number of syscalls executed
system.cpu05.kern.syscall::73                       1      0.44%     20.61% # number of syscalls executed
system.cpu05.kern.syscall::74                      29     12.72%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::75                     152     66.67%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                  228                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                3697      1.84%      1.84% # number of callpals executed
system.cpu05.kern.callpal::swpctx                5197      2.58%      4.42% # number of callpals executed
system.cpu05.kern.callpal::tbi                     21      0.01%      4.43% # number of callpals executed
system.cpu05.kern.callpal::swpipl              108767     54.06%     58.49% # number of callpals executed
system.cpu05.kern.callpal::rdps                 14112      7.01%     65.51% # number of callpals executed
system.cpu05.kern.callpal::rti                  12126      6.03%     71.54% # number of callpals executed
system.cpu05.kern.callpal::callsys               2373      1.18%     72.72% # number of callpals executed
system.cpu05.kern.callpal::imb                     21      0.01%     72.73% # number of callpals executed
system.cpu05.kern.callpal::rdunique             54872     27.27%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total               201186                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel           17323                       # number of protection mode switches
system.cpu05.kern.mode_switch::user              7153                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel              7153                      
system.cpu05.kern.mode_good::user                7153                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.412919                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.584491                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     2922045691000     67.93%     67.93% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user       1379349792500     32.07%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                   5197                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements         9681885                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         473.637707                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs         589093925                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs         9681885                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           60.844962                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   473.637707                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.925074                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.925074                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          248                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses      1207723114                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses     1207723114                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data    465881671                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total     465881671                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data    122980552                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total    122980552                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data       119410                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total       119410                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data       113457                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total       113457                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data    588862223                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total      588862223                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data    588862223                       # number of overall hits
system.cpu05.dcache.overall_hits::total     588862223                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data      7096885                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total      7096885                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data      2707483                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total      2707483                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data        33108                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total        33108                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data        30937                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total        30937                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data      9804368                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total      9804368                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data      9804368                       # number of overall misses
system.cpu05.dcache.overall_misses::total      9804368                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data    472978556                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total    472978556                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data    125688035                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total    125688035                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data       152518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total       152518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data       144394                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total       144394                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data    598666591                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total    598666591                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data    598666591                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total    598666591                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.015005                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.015005                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.021541                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.021541                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.217076                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.217076                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.214254                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.214254                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.016377                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.016377                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.016377                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.016377                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks      4224374                       # number of writebacks
system.cpu05.dcache.writebacks::total         4224374                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements          752204                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs        2794034230                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs          752204                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         3714.463404                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     1.973340                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   510.026660                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.003854                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.996146                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses      5590506440                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses     5590506440                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst   2794124914                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total    2794124914                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst   2794124914                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total     2794124914                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst   2794124914                       # number of overall hits
system.cpu05.icache.overall_hits::total    2794124914                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst       752204                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total       752204                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst       752204                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total       752204                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst       752204                       # number of overall misses
system.cpu05.icache.overall_misses::total       752204                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst   2794877118                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total   2794877118                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst   2794877118                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total   2794877118                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst   2794877118                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total   2794877118                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000269                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000269                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000269                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000269                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000269                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000269                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks       752204                       # number of writebacks
system.cpu05.icache.writebacks::total          752204                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                   5245                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                   452518                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                  46645     34.49%     34.49% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                  4438      3.28%     37.77% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                  4006      2.96%     40.73% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                 80151     59.27%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total             135240                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                   46645     46.81%     46.81% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                   4438      4.45%     51.26% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                   4006      4.02%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                  44556     44.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total               99645                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           4325047415500     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22             217462000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30             657146500      0.02%     99.80% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31            8502213000      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       4334424237000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.555901                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.736801                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::4                       14      7.61%      7.61% # number of syscalls executed
system.cpu06.kern.syscall::17                      32     17.39%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::71                       5      2.72%     27.72% # number of syscalls executed
system.cpu06.kern.syscall::73                       4      2.17%     29.89% # number of syscalls executed
system.cpu06.kern.syscall::74                      10      5.43%     35.33% # number of syscalls executed
system.cpu06.kern.syscall::75                     119     64.67%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                  184                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                3181      1.53%      1.53% # number of callpals executed
system.cpu06.kern.callpal::swpctx                5222      2.52%      4.05% # number of callpals executed
system.cpu06.kern.callpal::tbi                     18      0.01%      4.06% # number of callpals executed
system.cpu06.kern.callpal::swpipl              113813     54.90%     58.96% # number of callpals executed
system.cpu06.kern.callpal::rdps                 14899      7.19%     66.14% # number of callpals executed
system.cpu06.kern.callpal::rti                  13004      6.27%     72.42% # number of callpals executed
system.cpu06.kern.callpal::callsys               3205      1.55%     73.96% # number of callpals executed
system.cpu06.kern.callpal::imb                     18      0.01%     73.97% # number of callpals executed
system.cpu06.kern.callpal::rdunique             53964     26.03%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total               207324                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel           18226                       # number of protection mode switches
system.cpu06.kern.mode_switch::user              7758                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel              7758                      
system.cpu06.kern.mode_good::user                7758                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.425656                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.597137                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     2953471061000     69.49%     69.49% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user       1296685559000     30.51%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                   5222                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements         9503181                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         459.807694                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs         555658200                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs         9503181                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           58.470758                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   459.807694                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.898062                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.898062                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          215                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          207                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.419922                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses      1140352547                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses     1140352547                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data    438948787                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total     438948787                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data    116474388                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total    116474388                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data       134142                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total       134142                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data       128646                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total       128646                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data    555423175                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total      555423175                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data    555423175                       # number of overall hits
system.cpu06.dcache.overall_hits::total     555423175                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data      7037925                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total      7037925                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data      2580344                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total      2580344                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data        34565                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total        34565                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data        32283                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total        32283                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data      9618269                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total      9618269                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data      9618269                       # number of overall misses
system.cpu06.dcache.overall_misses::total      9618269                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data    445986712                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total    445986712                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data    119054732                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total    119054732                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data       168707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total       168707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data       160929                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total       160929                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data    565041444                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total    565041444                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data    565041444                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total    565041444                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.015781                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.015781                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.021674                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.021674                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.204882                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.204882                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.200604                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.200604                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.017022                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.017022                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.017022                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.017022                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks      4108953                       # number of writebacks
system.cpu06.dcache.writebacks::total         4108953                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements          777787                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs        2629932864                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs          777787                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         3381.302161                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses      5265217167                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses     5265217167                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst   2631441903                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total    2631441903                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst   2631441903                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total     2631441903                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst   2631441903                       # number of overall hits
system.cpu06.icache.overall_hits::total    2631441903                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst       777787                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total       777787                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst       777787                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total       777787                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst       777787                       # number of overall misses
system.cpu06.icache.overall_misses::total       777787                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst   2632219690                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total   2632219690                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst   2632219690                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total   2632219690                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst   2632219690                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total   2632219690                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.000295                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000295                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.000295                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000295                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.000295                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000295                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks       777787                       # number of writebacks
system.cpu06.icache.writebacks::total          777787                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                   5139                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                   411244                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                  32993     30.85%     30.85% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                  4438      4.15%     35.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                  3717      3.48%     38.48% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                 65794     61.52%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total             106942                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                   32993     45.74%     45.74% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                   4438      6.15%     51.89% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                   3717      5.15%     57.05% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                  30983     42.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total               72131                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           4326311439500     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22             217462000      0.01%     99.82% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30             639365500      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31            7256161500      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       4334424428500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.470909                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.674487                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        1      0.59%      0.59% # number of syscalls executed
system.cpu07.kern.syscall::17                      32     18.93%     19.53% # number of syscalls executed
system.cpu07.kern.syscall::71                       1      0.59%     20.12% # number of syscalls executed
system.cpu07.kern.syscall::73                       1      0.59%     20.71% # number of syscalls executed
system.cpu07.kern.syscall::74                      30     17.75%     38.46% # number of syscalls executed
system.cpu07.kern.syscall::75                     104     61.54%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                  169                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                3230      1.93%      1.93% # number of callpals executed
system.cpu07.kern.callpal::swpctx                4717      2.82%      4.75% # number of callpals executed
system.cpu07.kern.callpal::tbi                     21      0.01%      4.76% # number of callpals executed
system.cpu07.kern.callpal::swpipl               88013     52.59%     57.35% # number of callpals executed
system.cpu07.kern.callpal::rdps                  9481      5.67%     63.02% # number of callpals executed
system.cpu07.kern.callpal::rti                  10811      6.46%     69.48% # number of callpals executed
system.cpu07.kern.callpal::callsys               1400      0.84%     70.32% # number of callpals executed
system.cpu07.kern.callpal::imb                     21      0.01%     70.33% # number of callpals executed
system.cpu07.kern.callpal::rdunique             49654     29.67%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total               167348                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel           15528                       # number of protection mode switches
system.cpu07.kern.mode_switch::user              5638                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel              5638                      
system.cpu07.kern.mode_good::user                5638                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.363086                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.532741                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     3031978099000     69.94%     69.94% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user       1303141043000     30.06%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                   4717                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements         9067441                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         455.396879                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs         552949018                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs         9067441                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           60.981816                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   455.396879                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.889447                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.889447                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses      1133461954                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses     1133461954                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data    438016166                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total     438016166                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data    114746394                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total    114746394                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data        69614                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        69614                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data        60843                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total        60843                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data    552762560                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total      552762560                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data    552762560                       # number of overall hits
system.cpu07.dcache.overall_hits::total     552762560                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data      6740470                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total      6740470                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data      2452450                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total      2452450                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data        26755                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total        26755                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data        29107                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total        29107                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data      9192920                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total      9192920                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data      9192920                       # number of overall misses
system.cpu07.dcache.overall_misses::total      9192920                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data    444756636                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total    444756636                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data    117198844                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total    117198844                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data        96369                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        96369                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data        89950                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        89950                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data    561955480                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total    561955480                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data    561955480                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total    561955480                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.015155                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.015155                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.020926                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.020926                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.277631                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.277631                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.323591                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.323591                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.016359                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.016359                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.016359                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.016359                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks      3900417                       # number of writebacks
system.cpu07.dcache.writebacks::total         3900417                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements          594217                       # number of replacements
system.cpu07.icache.tags.tagsinuse         511.880173                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs        2628115751                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs          594217                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         4422.821547                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle    2359859457500                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     2.259019                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   509.621154                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.004412                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.995354                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.999766                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          300                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          139                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses      5259540075                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses     5259540075                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst   2628878703                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total    2628878703                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst   2628878703                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total     2628878703                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst   2628878703                       # number of overall hits
system.cpu07.icache.overall_hits::total    2628878703                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst       594223                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total       594223                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst       594223                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total       594223                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst       594223                       # number of overall misses
system.cpu07.icache.overall_misses::total       594223                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst   2629472926                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total   2629472926                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst   2629472926                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total   2629472926                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst   2629472926                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total   2629472926                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.000226                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000226                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.000226                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000226                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.000226                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000226                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks       594217                       # number of writebacks
system.cpu07.icache.writebacks::total          594217                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                   5100                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                   428840                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                  38373     32.60%     32.60% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                  4438      3.77%     36.37% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                  3717      3.16%     39.53% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                 71176     60.47%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total             117704                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                   38373     46.25%     46.25% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                   4438      5.35%     51.60% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                   3717      4.48%     56.08% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                  36443     43.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total               82971                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           4326287177000     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22             217462000      0.01%     99.82% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30             639103500      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31            7279877000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       4334423619500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.512012                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.704912                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::1                        2      1.04%      1.04% # number of syscalls executed
system.cpu08.kern.syscall::4                        8      4.17%      5.21% # number of syscalls executed
system.cpu08.kern.syscall::17                      51     26.56%     31.77% # number of syscalls executed
system.cpu08.kern.syscall::71                       4      2.08%     33.85% # number of syscalls executed
system.cpu08.kern.syscall::73                       1      0.52%     34.37% # number of syscalls executed
system.cpu08.kern.syscall::74                      21     10.94%     45.31% # number of syscalls executed
system.cpu08.kern.syscall::75                     105     54.69%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                  192                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                3050      1.67%      1.67% # number of callpals executed
system.cpu08.kern.callpal::swpctx                4701      2.57%      4.23% # number of callpals executed
system.cpu08.kern.callpal::tbi                     21      0.01%      4.25% # number of callpals executed
system.cpu08.kern.callpal::swpipl               98565     53.84%     58.09% # number of callpals executed
system.cpu08.kern.callpal::rdps                 12542      6.85%     64.94% # number of callpals executed
system.cpu08.kern.callpal::rti                  11019      6.02%     70.96% # number of callpals executed
system.cpu08.kern.callpal::callsys               1674      0.91%     71.87% # number of callpals executed
system.cpu08.kern.callpal::imb                     21      0.01%     71.89% # number of callpals executed
system.cpu08.kern.callpal::rdunique             51467     28.11%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total               183060                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel           15720                       # number of protection mode switches
system.cpu08.kern.mode_switch::user              5952                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel              5952                      
system.cpu08.kern.mode_good::user                5952                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.378626                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.549280                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     3002727908500     69.27%     69.27% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user       1331794561500     30.73%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                   4701                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements         9361412                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         463.875401                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs         566683653                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs         9361412                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           60.533993                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   463.875401                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.906007                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.906007                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          345                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses      1161794239                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses     1161794239                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data    448692814                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total     448692814                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data    117750911                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total    117750911                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data        96626                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total        96626                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data        90833                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total        90833                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data    566443725                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total      566443725                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data    566443725                       # number of overall hits
system.cpu08.dcache.overall_hits::total     566443725                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data      6926542                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total      6926542                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data      2548930                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total      2548930                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data        29104                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total        29104                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data        27577                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total        27577                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data      9475472                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total      9475472                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data      9475472                       # number of overall misses
system.cpu08.dcache.overall_misses::total      9475472                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data    455619356                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total    455619356                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data    120299841                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total    120299841                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data       125730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total       125730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data       118410                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total       118410                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data    575919197                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total    575919197                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data    575919197                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total    575919197                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.015202                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.015202                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.021188                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.021188                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.231480                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.231480                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.232894                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.232894                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.016453                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.016453                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.016453                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.016453                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks      4087996                       # number of writebacks
system.cpu08.dcache.writebacks::total         4087996                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements          649248                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs        2692811239                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs          649248                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         4147.584958                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          398                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses      5388063558                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses     5388063558                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst   2693057907                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total    2693057907                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst   2693057907                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total     2693057907                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst   2693057907                       # number of overall hits
system.cpu08.icache.overall_hits::total    2693057907                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst       649248                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total       649248                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst       649248                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total       649248                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst       649248                       # number of overall misses
system.cpu08.icache.overall_misses::total       649248                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst   2693707155                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total   2693707155                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst   2693707155                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total   2693707155                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst   2693707155                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total   2693707155                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.000241                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000241                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.000241                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000241                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.000241                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000241                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks       649248                       # number of writebacks
system.cpu08.icache.writebacks::total          649248                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                   5297                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                   407603                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                  33250     31.13%     31.13% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                  4438      4.16%     35.29% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                  3707      3.47%     38.76% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                 65408     61.24%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total             106803                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                   33250     45.80%     45.80% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                   4438      6.11%     51.92% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                   3707      5.11%     57.02% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                  31200     42.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total               72595                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           4326595142000     99.82%     99.82% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22             217462000      0.01%     99.82% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30             632375000      0.01%     99.84% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31            6978763500      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       4334423742500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.477006                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.679709                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::1                        2      1.65%      1.65% # number of syscalls executed
system.cpu09.kern.syscall::17                      11      9.09%     10.74% # number of syscalls executed
system.cpu09.kern.syscall::71                       2      1.65%     12.40% # number of syscalls executed
system.cpu09.kern.syscall::73                       3      2.48%     14.88% # number of syscalls executed
system.cpu09.kern.syscall::74                       5      4.13%     19.01% # number of syscalls executed
system.cpu09.kern.syscall::75                      98     80.99%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                  121                       # number of syscalls executed
system.cpu09.kern.callpal::wripir                2367      1.43%      1.43% # number of callpals executed
system.cpu09.kern.callpal::swpctx                4287      2.59%      4.02% # number of callpals executed
system.cpu09.kern.callpal::tbi                     19      0.01%      4.03% # number of callpals executed
system.cpu09.kern.callpal::swpipl               87948     53.16%     57.20% # number of callpals executed
system.cpu09.kern.callpal::rdps                  9613      5.81%     63.01% # number of callpals executed
system.cpu09.kern.callpal::rti                  10729      6.49%     69.49% # number of callpals executed
system.cpu09.kern.callpal::callsys               1143      0.69%     70.18% # number of callpals executed
system.cpu09.kern.callpal::imb                     19      0.01%     70.20% # number of callpals executed
system.cpu09.kern.callpal::rdunique             49307     29.80%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total               165432                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel           15016                       # number of protection mode switches
system.cpu09.kern.mode_switch::user              5520                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel              5520                      
system.cpu09.kern.mode_good::user                5520                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.367608                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.537593                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     3045664187000     70.26%     70.26% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user       1289107993500     29.74%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                   4287                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements         9079018                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         458.299974                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs         547181421                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs         9079018                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           60.268789                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   458.299974                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.895117                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.895117                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          362                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3          322                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses      1121956609                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses     1121956609                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data    433296264                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total     433296264                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data    113700981                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total    113700981                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data        74152                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total        74152                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data        64430                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total        64430                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data    546997245                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total      546997245                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data    546997245                       # number of overall hits
system.cpu09.dcache.overall_hits::total     546997245                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data      6781750                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total      6781750                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data      2415087                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total      2415087                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data        25223                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total        25223                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data        27826                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total        27826                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data      9196837                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total      9196837                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data      9196837                       # number of overall misses
system.cpu09.dcache.overall_misses::total      9196837                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data    440078014                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total    440078014                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data    116116068                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total    116116068                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data        99375                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        99375                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data        92256                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        92256                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data    556194082                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total    556194082                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data    556194082                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total    556194082                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.015410                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.015410                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.020799                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.020799                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.253816                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.253816                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.301617                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.301617                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.016535                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.016535                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.016535                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.016535                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks      3853751                       # number of writebacks
system.cpu09.dcache.writebacks::total         3853751                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements          591682                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs        2599148347                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs          591682                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         4392.812942                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     2.224371                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   509.775629                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.004344                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.995656                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          391                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses      5202434210                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses     5202434210                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst   2600329582                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total    2600329582                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst   2600329582                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total     2600329582                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst   2600329582                       # number of overall hits
system.cpu09.icache.overall_hits::total    2600329582                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst       591682                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total       591682                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst       591682                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total       591682                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst       591682                       # number of overall misses
system.cpu09.icache.overall_misses::total       591682                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst   2600921264                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total   2600921264                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst   2600921264                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total   2600921264                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst   2600921264                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total   2600921264                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.000227                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000227                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.000227                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000227                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.000227                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000227                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks       591682                       # number of writebacks
system.cpu09.icache.writebacks::total          591682                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                   5324                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                   420140                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                  37331     32.14%     32.14% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                  4438      3.82%     35.97% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                  3788      3.26%     39.23% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                 70580     60.77%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total             116137                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                   37331     46.21%     46.21% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                   4438      5.49%     51.70% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                   3788      4.69%     56.39% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                  35229     43.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total               80786                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           4325822435500     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22             217462000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30             644356500      0.01%     99.82% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31            7781670500      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       4334465924500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.499136                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.695609                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.syscall::1                        2      0.94%      0.94% # number of syscalls executed
system.cpu10.kern.syscall::4                        3      1.42%      2.36% # number of syscalls executed
system.cpu10.kern.syscall::17                      55     25.94%     28.30% # number of syscalls executed
system.cpu10.kern.syscall::71                       4      1.89%     30.19% # number of syscalls executed
system.cpu10.kern.syscall::73                       3      1.42%     31.60% # number of syscalls executed
system.cpu10.kern.syscall::74                      20      9.43%     41.04% # number of syscalls executed
system.cpu10.kern.syscall::75                     125     58.96%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                  212                       # number of syscalls executed
system.cpu10.kern.callpal::wripir                3496      1.94%      1.94% # number of callpals executed
system.cpu10.kern.callpal::swpctx                4931      2.73%      4.66% # number of callpals executed
system.cpu10.kern.callpal::tbi                     20      0.01%      4.68% # number of callpals executed
system.cpu10.kern.callpal::swpipl               96249     53.28%     57.95% # number of callpals executed
system.cpu10.kern.callpal::rdps                 10863      6.01%     63.97% # number of callpals executed
system.cpu10.kern.callpal::rti                  11715      6.48%     70.45% # number of callpals executed
system.cpu10.kern.callpal::callsys               2071      1.15%     71.60% # number of callpals executed
system.cpu10.kern.callpal::imb                     20      0.01%     71.61% # number of callpals executed
system.cpu10.kern.callpal::rdunique             51293     28.39%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total               180658                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel           16646                       # number of protection mode switches
system.cpu10.kern.mode_switch::user              6423                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel              6423                      
system.cpu10.kern.mode_good::user                6423                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.385858                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.556851                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     5311240395500     80.42%     80.42% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user       1292752304000     19.58%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                   4931                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements         9026227                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         458.967584                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         551028959                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs         9026227                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           61.047541                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    2360080553500                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data     7.440121                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   451.527463                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.014531                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.881890                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.896421                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses      1127690193                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses     1127690193                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data    435559611                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total     435559611                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data    114331187                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total    114331187                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data        90764                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total        90764                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data        83393                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total        83393                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data    549890798                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      549890798                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data    549890798                       # number of overall hits
system.cpu10.dcache.overall_hits::total     549890798                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data      6692921                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total      6692921                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data      2456457                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total      2456457                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data        30324                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total        30324                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data        30270                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        30270                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data      9149378                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total      9149378                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data      9149378                       # number of overall misses
system.cpu10.dcache.overall_misses::total      9149378                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data    442252532                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    442252532                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data    116787644                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total    116787644                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data       121088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total       121088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data       113663                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total       113663                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data    559040176                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    559040176                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data    559040176                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    559040176                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.015134                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.015134                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.021034                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.021034                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.250429                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.250429                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.266314                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.266314                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.016366                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.016366                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.016366                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.016366                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks      4010450                       # number of writebacks
system.cpu10.dcache.writebacks::total         4010450                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements          676722                       # number of replacements
system.cpu10.icache.tags.tagsinuse         510.242578                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs        2614447672                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs          676722                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         3863.399848                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    2384770080000                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst     8.731036                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   501.511542                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.017053                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.979515                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.996568                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses      5227929333                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses     5227929333                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst   2612949453                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total    2612949453                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst   2612949453                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total     2612949453                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst   2612949453                       # number of overall hits
system.cpu10.icache.overall_hits::total    2612949453                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst       676809                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total       676809                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst       676809                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total       676809                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst       676809                       # number of overall misses
system.cpu10.icache.overall_misses::total       676809                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst   2613626262                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total   2613626262                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst   2613626262                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total   2613626262                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst   2613626262                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total   2613626262                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.000259                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000259                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.000259                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000259                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.000259                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000259                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks       676722                       # number of writebacks
system.cpu10.icache.writebacks::total          676722                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                   5398                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                   391832                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                  37783     32.65%     32.65% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                  4438      3.83%     36.48% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                  3604      3.11%     39.60% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                 69902     60.40%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total             115727                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                   37783     46.36%     46.36% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                   4438      5.45%     51.81% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                   3604      4.42%     56.23% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                  35670     43.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total               81495                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           4326553690000     99.82%     99.82% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22             217462000      0.01%     99.82% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30             631026000      0.01%     99.84% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31            7022420500      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       4334424598500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.510286                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.704200                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::1                        1      0.57%      0.57% # number of syscalls executed
system.cpu11.kern.syscall::4                        8      4.57%      5.14% # number of syscalls executed
system.cpu11.kern.syscall::17                      27     15.43%     20.57% # number of syscalls executed
system.cpu11.kern.syscall::73                       2      1.14%     21.71% # number of syscalls executed
system.cpu11.kern.syscall::74                       9      5.14%     26.86% # number of syscalls executed
system.cpu11.kern.syscall::75                     128     73.14%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                  175                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                2940      1.69%      1.69% # number of callpals executed
system.cpu11.kern.callpal::swpctx                4513      2.59%      4.28% # number of callpals executed
system.cpu11.kern.callpal::tbi                     20      0.01%      4.29% # number of callpals executed
system.cpu11.kern.callpal::swpipl               97198     55.85%     60.15% # number of callpals executed
system.cpu11.kern.callpal::rdps                 12549      7.21%     67.36% # number of callpals executed
system.cpu11.kern.callpal::rti                  10511      6.04%     73.40% # number of callpals executed
system.cpu11.kern.callpal::callsys               1353      0.78%     74.18% # number of callpals executed
system.cpu11.kern.callpal::imb                     20      0.01%     74.19% # number of callpals executed
system.cpu11.kern.callpal::rdunique             44917     25.81%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total               174021                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel           15024                       # number of protection mode switches
system.cpu11.kern.mode_switch::user              5097                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel              5097                      
system.cpu11.kern.mode_good::user                5097                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.339257                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.506635                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     5446148452000     82.48%     82.48% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user       1156482424000     17.52%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                   4513                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements         8535993                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         451.676677                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         493736215                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs         8535993                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           57.841685                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    2359796074500                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data     7.316702                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   444.359976                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.014290                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.867891                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.882181                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3          244                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4           97                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses      1011667602                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses     1011667602                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data    389759989                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     389759989                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data    102854189                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total    102854189                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data        95492                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        95492                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data        87113                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total        87113                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data    492614178                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      492614178                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data    492614178                       # number of overall hits
system.cpu11.dcache.overall_hits::total     492614178                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data      6410262                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total      6410262                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data      2248824                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      2248824                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data        26844                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total        26844                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data        27149                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        27149                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data      8659086                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total      8659086                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data      8659086                       # number of overall misses
system.cpu11.dcache.overall_misses::total      8659086                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data    396170251                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    396170251                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data    105103013                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total    105103013                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data       122336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total       122336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data       114262                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total       114262                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data    501273264                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    501273264                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data    501273264                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    501273264                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.016181                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.016181                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.021396                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.021396                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.219428                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.219428                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.237603                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.237603                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.017274                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.017274                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.017274                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.017274                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks      3627829                       # number of writebacks
system.cpu11.dcache.writebacks::total         3627829                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements          592247                       # number of replacements
system.cpu11.icache.tags.tagsinuse         510.242849                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs        2343264711                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs          592247                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         3956.566620                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    2384910455500                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst     8.661062                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   501.581787                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.016916                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.979652                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.996568                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          300                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          138                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses      4685673502                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses     4685673502                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst   2341948250                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total    2341948250                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst   2341948250                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total     2341948250                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst   2341948250                       # number of overall hits
system.cpu11.icache.overall_hits::total    2341948250                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst       592334                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total       592334                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst       592334                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total       592334                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst       592334                       # number of overall misses
system.cpu11.icache.overall_misses::total       592334                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst   2342540584                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total   2342540584                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst   2342540584                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total   2342540584                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst   2342540584                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total   2342540584                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.000253                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.000253                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks       592247                       # number of writebacks
system.cpu11.icache.writebacks::total          592247                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                   5484                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                   381951                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                  33319     31.03%     31.03% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                  4438      4.13%     35.17% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                  3694      3.44%     38.61% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                 65913     61.39%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total             107364                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                   33319     45.89%     45.89% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                   4438      6.11%     52.01% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                   3694      5.09%     57.09% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                  31150     42.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total               72601                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           4326277185000     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22             217462000      0.01%     99.82% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30             637839000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31            7292155000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       4334424641000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.472593                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.676214                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.syscall::1                        1      0.53%      0.53% # number of syscalls executed
system.cpu12.kern.syscall::17                      29     15.43%     15.96% # number of syscalls executed
system.cpu12.kern.syscall::71                       1      0.53%     16.49% # number of syscalls executed
system.cpu12.kern.syscall::73                       1      0.53%     17.02% # number of syscalls executed
system.cpu12.kern.syscall::74                      34     18.09%     35.11% # number of syscalls executed
system.cpu12.kern.syscall::75                     122     64.89%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                  188                       # number of syscalls executed
system.cpu12.kern.callpal::wripir                3468      2.11%      2.11% # number of callpals executed
system.cpu12.kern.callpal::swpctx                4685      2.85%      4.97% # number of callpals executed
system.cpu12.kern.callpal::tbi                     20      0.01%      4.98% # number of callpals executed
system.cpu12.kern.callpal::swpipl               88143     53.68%     58.66% # number of callpals executed
system.cpu12.kern.callpal::rdps                  9570      5.83%     64.49% # number of callpals executed
system.cpu12.kern.callpal::rti                  11130      6.78%     71.26% # number of callpals executed
system.cpu12.kern.callpal::callsys               1761      1.07%     72.34% # number of callpals executed
system.cpu12.kern.callpal::imb                     20      0.01%     72.35% # number of callpals executed
system.cpu12.kern.callpal::rdunique             45405     27.65%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total               164202                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel           15815                       # number of protection mode switches
system.cpu12.kern.mode_switch::user              5649                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel              5649                      
system.cpu12.kern.mode_good::user                5649                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.357193                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.526370                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     5441980526500     82.42%     82.42% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user       1161104608000     17.58%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                   4685                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements         8207992                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         448.229124                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         494809084                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs         8207992                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           60.283817                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    2359783327500                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data     7.395992                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   440.833132                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.014445                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.861002                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.875448                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3          245                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          125                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses      1012840703                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses     1012840703                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data    390991238                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total     390991238                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data    102740701                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total    102740701                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data        72036                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        72036                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data        60133                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total        60133                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data    493731939                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      493731939                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data    493731939                       # number of overall hits
system.cpu12.dcache.overall_hits::total     493731939                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data      6129968                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total      6129968                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data      2206897                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      2206897                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data        27365                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total        27365                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data        31669                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        31669                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data      8336865                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total      8336865                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data      8336865                       # number of overall misses
system.cpu12.dcache.overall_misses::total      8336865                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data    397121206                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total    397121206                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data    104947598                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total    104947598                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data        99401                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        99401                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data        91802                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        91802                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data    502068804                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    502068804                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data    502068804                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    502068804                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.015436                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.015436                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.021029                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.021029                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.275299                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.275299                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.344971                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.344971                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.016605                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.016605                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.016605                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.016605                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks      3573071                       # number of writebacks
system.cpu12.dcache.writebacks::total         3573071                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements          581746                       # number of replacements
system.cpu12.icache.tags.tagsinuse         510.257413                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs        2346305909                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs          581746                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         4033.213652                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    2367609983000                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst     8.478565                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   501.778848                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.016560                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.980037                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.996597                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          285                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses      4692463841                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses     4692463841                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst   2345359171                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total    2345359171                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst   2345359171                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total     2345359171                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst   2345359171                       # number of overall hits
system.cpu12.icache.overall_hits::total    2345359171                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst       581833                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total       581833                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst       581833                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total       581833                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst       581833                       # number of overall misses
system.cpu12.icache.overall_misses::total       581833                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst   2345941004                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total   2345941004                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst   2345941004                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total   2345941004                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst   2345941004                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total   2345941004                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.000248                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000248                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.000248                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000248                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.000248                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000248                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks       581746                       # number of writebacks
system.cpu12.icache.writebacks::total          581746                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                   4783                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                   479075                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                  40397     32.51%     32.51% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                  4438      3.57%     36.09% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                  4034      3.25%     39.33% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                 75373     60.67%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total             124242                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                   40397     46.18%     46.18% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                   4438      5.07%     51.26% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                   4034      4.61%     55.87% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                  38599     44.13%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total               87468                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           4324375668500     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22             217462000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30             655751000      0.02%     99.78% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31            9412502500      0.22%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       4334661384000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.512106                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.704013                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.syscall::1                        1      0.37%      0.37% # number of syscalls executed
system.cpu13.kern.syscall::17                      46     16.97%     17.34% # number of syscalls executed
system.cpu13.kern.syscall::73                       7      2.58%     19.93% # number of syscalls executed
system.cpu13.kern.syscall::74                      28     10.33%     30.26% # number of syscalls executed
system.cpu13.kern.syscall::75                     189     69.74%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                  271                       # number of syscalls executed
system.cpu13.kern.callpal::wripir                4929      2.43%      2.43% # number of callpals executed
system.cpu13.kern.callpal::swpctx                5753      2.83%      5.26% # number of callpals executed
system.cpu13.kern.callpal::tbi                     20      0.01%      5.27% # number of callpals executed
system.cpu13.kern.callpal::swpipl              101910     50.21%     55.48% # number of callpals executed
system.cpu13.kern.callpal::rdps                  9645      4.75%     60.23% # number of callpals executed
system.cpu13.kern.callpal::rti                  13898      6.85%     67.08% # number of callpals executed
system.cpu13.kern.callpal::callsys               4179      2.06%     69.14% # number of callpals executed
system.cpu13.kern.callpal::imb                     20      0.01%     69.15% # number of callpals executed
system.cpu13.kern.callpal::rdunique             62624     30.85%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total               202978                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel           19650                       # number of protection mode switches
system.cpu13.kern.mode_switch::user              9090                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel              9089                      
system.cpu13.kern.mode_good::user                9090                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.462545                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.632533                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     5152221242500     78.01%     78.01% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user       1451972142500     21.99%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                   5753                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements        10101570                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         483.771812                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         619227769                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs        10101570                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           61.300151                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    2360134037500                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     7.614754                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   476.157059                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.014873                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.929994                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.944867                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0          222                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          250                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses      1267330865                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses     1267330865                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data    489536613                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total     489536613                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data    128485337                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total    128485337                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data       105629                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total       105629                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data        93069                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total        93069                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data    618021950                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      618021950                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data    618021950                       # number of overall hits
system.cpu13.dcache.overall_hits::total     618021950                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data      7505696                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total      7505696                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data      2746685                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total      2746685                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data        36314                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        36314                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data        40287                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        40287                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data     10252381                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total     10252381                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data     10252381                       # number of overall misses
system.cpu13.dcache.overall_misses::total     10252381                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data    497042309                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total    497042309                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data    131232022                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total    131232022                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data       141943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       141943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data       133356                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total       133356                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data    628274331                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    628274331                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data    628274331                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    628274331                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.015101                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.015101                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.020930                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.020930                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.255835                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.255835                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.302101                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.302101                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.016318                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.016318                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.016318                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.016318                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks      4475038                       # number of writebacks
system.cpu13.dcache.writebacks::total         4475038                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements          789479                       # number of replacements
system.cpu13.icache.tags.tagsinuse         510.256699                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs        2934836008                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs          789479                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         3717.433913                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    2365278110000                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst     8.703016                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   501.553683                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.016998                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.979597                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.996595                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          296                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses      5869702294                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses     5869702294                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst   2933666798                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total    2933666798                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst   2933666798                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total     2933666798                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst   2933666798                       # number of overall hits
system.cpu13.icache.overall_hits::total    2933666798                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst       789566                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total       789566                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst       789566                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total       789566                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst       789566                       # number of overall misses
system.cpu13.icache.overall_misses::total       789566                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst   2934456364                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total   2934456364                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst   2934456364                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total   2934456364                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst   2934456364                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total   2934456364                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.000269                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000269                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.000269                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000269                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.000269                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000269                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks       789479                       # number of writebacks
system.cpu13.icache.writebacks::total          789479                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                   5235                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                   417087                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                  35589     31.49%     31.49% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                  4438      3.93%     35.41% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                  3917      3.47%     38.88% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                 69085     61.12%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total             113029                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                   35589     45.82%     45.82% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                   4438      5.71%     51.54% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                   3917      5.04%     56.58% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                  33725     43.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total               77669                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           4325990194500     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22             217462000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30             646830000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31            7570197000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       4334424683500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.488167                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.687160                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::1                        1      0.38%      0.38% # number of syscalls executed
system.cpu14.kern.syscall::17                     144     54.34%     54.72% # number of syscalls executed
system.cpu14.kern.syscall::71                       2      0.75%     55.47% # number of syscalls executed
system.cpu14.kern.syscall::73                       1      0.38%     55.85% # number of syscalls executed
system.cpu14.kern.syscall::74                      11      4.15%     60.00% # number of syscalls executed
system.cpu14.kern.syscall::75                     106     40.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                  265                       # number of syscalls executed
system.cpu14.kern.callpal::wripir                3505      1.98%      1.98% # number of callpals executed
system.cpu14.kern.callpal::swpctx                4895      2.77%      4.75% # number of callpals executed
system.cpu14.kern.callpal::tbi                     20      0.01%      4.76% # number of callpals executed
system.cpu14.kern.callpal::swpipl               92913     52.54%     57.31% # number of callpals executed
system.cpu14.kern.callpal::rdps                  9658      5.46%     62.77% # number of callpals executed
system.cpu14.kern.callpal::rti                  11947      6.76%     69.52% # number of callpals executed
system.cpu14.kern.callpal::callsys               2371      1.34%     70.86% # number of callpals executed
system.cpu14.kern.callpal::imb                     20      0.01%     70.88% # number of callpals executed
system.cpu14.kern.callpal::rdunique             51499     29.12%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total               176828                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel           16842                       # number of protection mode switches
system.cpu14.kern.mode_switch::user              6749                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel              6749                      
system.cpu14.kern.mode_good::user                6749                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.400724                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.572167                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     5319948152500     80.56%     80.56% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user       1283865974000     19.44%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                   4895                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements         8947145                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         465.956794                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         547161889                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs         8947145                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           61.154915                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    2360089363000                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     7.454718                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   458.502076                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.014560                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.895512                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.910072                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2          289                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          110                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses      1119687781                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses     1119687781                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data    432372616                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total     432372616                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data    113647369                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total    113647369                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data        80292                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        80292                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data        68324                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total        68324                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data    546019985                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      546019985                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data    546019985                       # number of overall hits
system.cpu14.dcache.overall_hits::total     546019985                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data      6636463                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total      6636463                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data      2443238                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total      2443238                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data        29728                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        29728                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data        33252                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        33252                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data      9079701                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total      9079701                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data      9079701                       # number of overall misses
system.cpu14.dcache.overall_misses::total      9079701                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data    439009079                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total    439009079                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data    116090607                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total    116090607                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data       110020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total       110020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data       101576                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total       101576                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data    555099686                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    555099686                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data    555099686                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    555099686                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.015117                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.015117                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.021046                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.021046                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.270205                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.270205                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.327361                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.327361                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.016357                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.016357                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.016357                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.016357                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks      3918614                       # number of writebacks
system.cpu14.dcache.writebacks::total         3918614                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements          659570                       # number of replacements
system.cpu14.icache.tags.tagsinuse         510.251884                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs        2593303669                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs          659570                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         3931.809617                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    2386634781000                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     8.597688                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   501.654196                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.016792                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.979793                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.996586                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          143                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses      5186365689                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses     5186365689                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst   2592193359                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total    2592193359                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst   2592193359                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total     2592193359                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst   2592193359                       # number of overall hits
system.cpu14.icache.overall_hits::total    2592193359                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst       659657                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total       659657                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst       659657                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total       659657                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst       659657                       # number of overall misses
system.cpu14.icache.overall_misses::total       659657                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst   2592853016                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total   2592853016                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst   2592853016                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total   2592853016                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst   2592853016                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total   2592853016                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.000254                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000254                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.000254                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000254                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.000254                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000254                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks       659570                       # number of writebacks
system.cpu14.icache.writebacks::total          659570                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                   5012                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                   487760                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                  44241     32.90%     32.90% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                  4438      3.30%     36.20% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                  6148      4.57%     40.77% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                 79649     59.23%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total             134476                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                   44241     44.57%     44.57% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                   4438      4.47%     49.04% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                   6148      6.19%     55.24% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                  44428     44.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total               99255                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           4325112972000     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22             217462000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30             726035000      0.02%     99.81% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31            8368118000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       4334424587000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.557797                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.738087                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::1                        2      1.09%      1.09% # number of syscalls executed
system.cpu15.kern.syscall::4                        6      3.26%      4.35% # number of syscalls executed
system.cpu15.kern.syscall::17                      11      5.98%     10.33% # number of syscalls executed
system.cpu15.kern.syscall::71                       3      1.63%     11.96% # number of syscalls executed
system.cpu15.kern.syscall::73                       3      1.63%     13.59% # number of syscalls executed
system.cpu15.kern.syscall::74                       4      2.17%     15.76% # number of syscalls executed
system.cpu15.kern.syscall::75                     155     84.24%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                  184                       # number of syscalls executed
system.cpu15.kern.callpal::wripir                3342      1.61%      1.61% # number of callpals executed
system.cpu15.kern.callpal::swpctx                5210      2.52%      4.13% # number of callpals executed
system.cpu15.kern.callpal::tbi                     20      0.01%      4.14% # number of callpals executed
system.cpu15.kern.callpal::swpipl              114103     55.12%     59.26% # number of callpals executed
system.cpu15.kern.callpal::rdps                 11930      5.76%     65.03% # number of callpals executed
system.cpu15.kern.callpal::rti                  12019      5.81%     70.83% # number of callpals executed
system.cpu15.kern.callpal::callsys               1904      0.92%     71.75% # number of callpals executed
system.cpu15.kern.callpal::imb                     20      0.01%     71.76% # number of callpals executed
system.cpu15.kern.callpal::rdunique             58455     28.24%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total               207003                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel           17229                       # number of protection mode switches
system.cpu15.kern.mode_switch::user              7057                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel              7057                      
system.cpu15.kern.mode_good::user                7057                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.409600                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.581158                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     5090505583000     77.10%     77.10% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user       1511947122000     22.90%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                   5210                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements        10675423                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         485.194566                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         644238721                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs        10675423                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           60.347840                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    2359805467500                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     7.611298                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   477.583268                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.014866                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.932780                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.947646                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3          285                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses      1319229951                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses     1319229951                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data    509200716                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     509200716                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data    133941593                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total    133941593                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data       103438                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total       103438                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data        95352                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total        95352                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data    643142309                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      643142309                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data    643142309                       # number of overall hits
system.cpu15.dcache.overall_hits::total     643142309                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data      7908552                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total      7908552                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data      2899956                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      2899956                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data        35307                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        35307                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data        36078                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        36078                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data     10808508                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total     10808508                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data     10808508                       # number of overall misses
system.cpu15.dcache.overall_misses::total     10808508                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data    517109268                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    517109268                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data    136841549                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total    136841549                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data       138745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total       138745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data       131430                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total       131430                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data    653950817                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    653950817                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data    653950817                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    653950817                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.015294                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.015294                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.021192                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.021192                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.254474                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.254474                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.274504                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.274504                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.016528                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.016528                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.016528                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.016528                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks      4697410                       # number of writebacks
system.cpu15.dcache.writebacks::total         4697410                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements          767603                       # number of replacements
system.cpu15.icache.tags.tagsinuse         510.360167                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs        3056535621                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs          767603                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         3981.922453                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    2386401202000                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst     9.099846                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   501.260321                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.017773                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.979024                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.996797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          381                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          129                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses      6113099588                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses     6113099588                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst   3055398268                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total    3055398268                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst   3055398268                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total     3055398268                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst   3055398268                       # number of overall hits
system.cpu15.icache.overall_hits::total    3055398268                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst       767684                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total       767684                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst       767684                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total       767684                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst       767684                       # number of overall misses
system.cpu15.icache.overall_misses::total       767684                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst   3056165952                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total   3056165952                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst   3056165952                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total   3056165952                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst   3056165952                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total   3056165952                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.000251                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000251                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.000251                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000251                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.000251                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000251                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks       767603                       # number of writebacks
system.cpu15.icache.writebacks::total          767603                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                 3107                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                  25497600                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                        3118                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                7018                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 57573376                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       7038                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq               430998                       # Transaction distribution
system.iobus.trans_dist::ReadResp              430998                       # Transaction distribution
system.iobus.trans_dist::WriteReq             1138768                       # Transaction distribution
system.iobus.trans_dist::WriteResp            1138768                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio       400218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio         7424                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio       127392                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       535404                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side      2604128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total      2604128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 3139532                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio      1600872                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio        29696                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          221                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        71658                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total      1702551                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     83103616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     83103616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 84806167                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements              1302064                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs              1302064                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses             11718576                       # Number of tag accesses
system.iocache.tags.data_accesses            11718576                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide       402480                       # number of ReadReq misses
system.iocache.ReadReq_misses::total           402480                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       899584                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       899584                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide       402480                       # number of demand (read+write) misses
system.iocache.demand_misses::total            402480                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide       402480                       # number of overall misses
system.iocache.overall_misses::total           402480                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide       402480                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total         402480                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       899584                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       899584                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide       402480                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          402480                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide       402480                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         402480                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          899600                       # number of writebacks
system.iocache.writebacks::total               899600                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests     183881341                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests     84634868                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests     19723824                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops       104567452                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops     97608793                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops      6958659                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq               26866                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp           69948153                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq             141233                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp            141233                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty     37126886                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean      2288663                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict         39780761                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq           411633                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq         289258                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp          700891                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq          22155766                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp         22155766                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq        7283226                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      62638061                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side      1738538                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side     28737442                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side      1381396                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side     29455394                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      4897578                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side     45416001                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side      2345900                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side     32184297                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side      1663323                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side     28828848                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side      1707167                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side     28635606                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side      1807475                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side     28233795                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side      1313738                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side     26741898                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              265088396                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side     62037824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side    901020949                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side     47902464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side    922852124                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side    184717952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side   1464148450                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side     85236288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side   1001063644                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side     59639744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side    902122332                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side     61117632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side    897407300                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side     65900032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side    878131572                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side     46048960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side    837132896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total              8416480163                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                        331718702                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples         515150051                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.374589                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.927918                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0               385746935     74.88%     74.88% # Request fanout histogram
system.l2bus0.snoop_fanout::1               107686497     20.90%     95.78% # Request fanout histogram
system.l2bus0.snoop_fanout::2                 6934184      1.35%     97.13% # Request fanout histogram
system.l2bus0.snoop_fanout::3                 4049747      0.79%     97.92% # Request fanout histogram
system.l2bus0.snoop_fanout::4                 2986378      0.58%     98.50% # Request fanout histogram
system.l2bus0.snoop_fanout::5                 2537263      0.49%     98.99% # Request fanout histogram
system.l2bus0.snoop_fanout::6                 2381795      0.46%     99.45% # Request fanout histogram
system.l2bus0.snoop_fanout::7                 2312223      0.45%     99.90% # Request fanout histogram
system.l2bus0.snoop_fanout::8                  504830      0.10%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                    1399      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                   1661      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                   1979      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                   1736      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                   1759      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                   1160      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                    504      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      1      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value              16                       # Request fanout histogram
system.l2bus0.snoop_fanout::total           515150051                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests     160004435                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests     73786923                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests     16637457                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops        25608679                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops     19696190                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops      5912489                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                1652                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp           60542828                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq              97951                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp             97951                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty     32244159                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean      1335652                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict         35656672                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq           351994                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq         254108                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp          606102                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq          19614080                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp         19614080                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq        5308813                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      55232363                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side      1465011                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side     27662678                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side      1315950                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side     26802224                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side      1532902                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side     26877978                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side      1341807                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side     25247424                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side      1296761                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side     24282438                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side      1773983                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side     29953975                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side      1477658                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side     26553692                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side      1749206                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side     31624718                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total              230958405                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side     52208832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side    867646204                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side     46353152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side    834577040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side     54789952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side    841745048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side     47966272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side    785733612                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side     45755392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side    761294052                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side     63002688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side    941332816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side     52352064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side    831059736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side     62817408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side    991158936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total              7279793204                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                        199380859                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples         358816083                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.286533                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            1.014952                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0               312348303     87.05%     87.05% # Request fanout histogram
system.l2bus1.snoop_fanout::1                28005453      7.80%     94.85% # Request fanout histogram
system.l2bus1.snoop_fanout::2                 5530520      1.54%     96.40% # Request fanout histogram
system.l2bus1.snoop_fanout::3                 3473317      0.97%     97.36% # Request fanout histogram
system.l2bus1.snoop_fanout::4                 2550897      0.71%     98.07% # Request fanout histogram
system.l2bus1.snoop_fanout::5                 2135217      0.60%     98.67% # Request fanout histogram
system.l2bus1.snoop_fanout::6                 1937469      0.54%     99.21% # Request fanout histogram
system.l2bus1.snoop_fanout::7                 1888254      0.53%     99.74% # Request fanout histogram
system.l2bus1.snoop_fanout::8                  939230      0.26%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                     758      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                    864      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                   1094      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                   1324      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                   1617      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                    760      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                    999      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      7      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value              16                       # Request fanout histogram
system.l2bus1.snoop_fanout::total           358816083                       # Request fanout histogram
system.l2cache0.tags.replacements            70998688                       # number of replacements
system.l2cache0.tags.tagsinuse            3990.372671                       # Cycle average of tags in use
system.l2cache0.tags.total_refs              66747353                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs            70998688                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                0.940121                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1505.703218                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data     0.001579                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst    40.629811                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data   224.525781                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst    28.246654                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data   208.557454                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst   196.765234                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data   501.953305                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst    43.304894                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data   256.509896                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst    26.650550                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   211.518547                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst    34.979805                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data   226.798623                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst    39.132744                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   241.317884                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst    24.609434                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data   179.167257                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.367603                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.009919                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.054816                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.006896                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.050917                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.048038                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.122547                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.010572                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.062624                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.006506                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.051640                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.008540                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.055371                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.009554                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.058915                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.006008                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.043742                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.974212                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3717                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         1165                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3         2551                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.907471                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses          1462016074                       # Number of tag accesses
system.l2cache0.tags.data_accesses         1462016074                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks     37126886                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total     37126886                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks      2288663                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total      2288663                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus00.data         1184                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus01.data          580                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data         1305                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data         1201                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data          628                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data          637                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data          793                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus07.data          431                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total           6759                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus00.data          640                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus01.data          127                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data          563                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus03.data          428                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus04.data          150                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus05.data          134                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data          199                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus07.data          107                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total         2348                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data        34316                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus01.data        35036                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data        99677                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data        60226                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data        36598                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data        43265                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data        43892                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus07.data        34509                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total          387519                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst       449806                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst       425083                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst      1417698                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst       675290                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst       471520                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst       471288                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst       484318                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst       391274                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total      4786277                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data      2383505                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data      2536403                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data      4133295                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data      2804869                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data      2355696                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data      2191379                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data      2378894                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data      2239071                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     21023112                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst       449806                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data      2417821                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst       425083                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data      2571439                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst      1417698                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data      4232972                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst       675290                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data      2865095                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst       471520                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data      2392294                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst       471288                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data      2234644                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst       484318                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data      2422786                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst       391274                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data      2273580                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           26196908                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst       449806                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data      2417821                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst       425083                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data      2571439                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst      1417698                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data      4232972                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst       675290                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data      2865095                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst       471520                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data      2392294                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst       471288                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data      2234644                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst       484318                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data      2422786                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst       391274                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data      2273580                       # number of overall hits
system.l2cache0.overall_hits::total          26196908                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data        36663                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data        25841                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data        59106                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data        35897                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data        27421                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data        26724                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data        27619                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data        27019                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total       266290                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data        21259                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data        15210                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data        32193                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data        23493                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data        16873                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data        16949                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data        17042                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data        15507                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total       158526                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data      2532443                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data      2594344                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data      3690527                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data      2823876                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data      2592868                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data      2616365                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data      2488527                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data      2372360                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total      21711310                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst       319391                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst       207837                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst       593662                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst       338793                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst       259932                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst       280916                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst       293469                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst       202949                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total      2496949                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data      4794663                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data      4868324                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data      7345853                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data      5211456                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data      4822565                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data      4870266                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data      4625094                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data      4462514                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total     41000735                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst       319391                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data      7327106                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst       207837                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data      7462668                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst       593662                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data     11036380                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst       338793                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data      8035332                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst       259932                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data      7415433                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst       280916                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data      7486631                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst       293469                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data      7113621                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst       202949                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data      6834874                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total         65208994                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst       319391                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data      7327106                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst       207837                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data      7462668                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst       593662                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data     11036380                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst       338793                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data      8035332                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst       259932                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data      7415433                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst       280916                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data      7486631                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst       293469                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data      7113621                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst       202949                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data      6834874                       # number of overall misses
system.l2cache0.overall_misses::total        65208994                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks     37126886                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total     37126886                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks      2288663                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total      2288663                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data        37847                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data        26421                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data        60411                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data        37098                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data        28049                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data        27361                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data        28412                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data        27450                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total       273049                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data        21899                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data        15337                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data        32756                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data        23921                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data        17023                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data        17083                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data        17241                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data        15614                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total       160874                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data      2566759                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data      2629380                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data      3790204                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data      2884102                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data      2629466                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data      2659630                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data      2532419                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data      2406869                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total     22098829                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst       769197                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst       632920                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst      2011360                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst      1014083                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst       731452                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst       752204                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst       777787                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst       594223                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total      7283226                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data      7178168                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data      7404727                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data     11479148                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data      8016325                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data      7178261                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data      7061645                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data      7003988                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data      6701585                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     62023847                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst       769197                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data      9744927                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst       632920                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data     10034107                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst      2011360                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data     15269352                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst      1014083                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data     10900427                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst       731452                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data      9807727                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst       752204                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data      9721275                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst       777787                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data      9536407                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst       594223                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data      9108454                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total       91405902                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst       769197                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data      9744927                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst       632920                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data     10034107                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst      2011360                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data     15269352                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst      1014083                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data     10900427                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst       731452                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data      9807727                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst       752204                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data      9721275                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst       777787                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data      9536407                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst       594223                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data      9108454                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total      91405902                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data     0.968716                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data     0.978048                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.978398                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.967626                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.977611                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.976719                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.972089                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data     0.984299                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.975246                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data     0.970775                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data     0.991719                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.982812                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data     0.982108                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data     0.991188                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data     0.992156                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.988458                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data     0.993147                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.985405                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.986631                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data     0.986675                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.973701                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.979118                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.986082                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.983733                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.982668                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data     0.985662                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.982464                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.415227                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.328378                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.295155                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.334088                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.355364                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.373457                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.377313                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.341537                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.342836                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.667951                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.657462                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.639930                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.650105                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.671829                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.689679                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.660352                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.665889                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.661048                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.415227                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.751889                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.328378                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.743730                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.295155                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.722780                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.334088                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.737158                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.355364                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.756081                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.373457                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.770129                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.377313                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.745944                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.341537                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.750388                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.713400                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.415227                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.751889                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.328378                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.743730                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.295155                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.722780                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.334088                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.737158                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.355364                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.756081                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.373457                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.770129                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.377313                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.745944                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.341537                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.750388                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.713400                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks       30999134                       # number of writebacks
system.l2cache0.writebacks::total            30999134                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements            62417589                       # number of replacements
system.l2cache1.tags.tagsinuse            3968.492425                       # Cycle average of tags in use
system.l2cache1.tags.total_refs              57406857                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs            62417589                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                0.919722                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1552.692472                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst     0.021738                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data     0.041283                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst     0.043318                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst    65.691523                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   239.281571                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst    53.581690                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   220.199625                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst    50.820105                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data   252.960470                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.inst    58.971241                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data   242.109283                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.inst    49.543031                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data   211.514222                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.inst    48.504017                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data   276.599062                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst    52.119996                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data   236.052140                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst    65.276386                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data   292.469252                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.379075                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000005                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.000010                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.000011                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.016038                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.058418                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.013081                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.053760                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.012407                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.061758                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.inst     0.014397                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.059109                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.inst     0.012095                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.051639                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.inst     0.011842                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.067529                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.012725                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.057630                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.015937                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.071404                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.968870                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3992                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1          554                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         2749                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3          482                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses          1276943291                       # Number of tag accesses
system.l2cache1.tags.data_accesses         1276943291                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks     32244159                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total     32244159                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks      1335652                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total      1335652                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus08.data          470                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data          345                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus10.data          523                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus11.data          446                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus12.data          401                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus13.data          898                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus14.data          542                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus15.data          436                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total           4061                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus08.data          132                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus09.data           90                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus10.data          122                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus11.data           91                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus12.data          118                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus13.data          270                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus14.data          130                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus15.data          104                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total         1057                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data        38541                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data        28484                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus10.data        35020                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data        36359                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus12.data        33438                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data        42623                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data        36622                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data        42155                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total          293242                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst       384437                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst       372195                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst       400591                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst       362584                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst       376204                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst       483245                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst       392740                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst       466854                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total      3238850                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data      2300883                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data      2308498                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data      2225884                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data      2317512                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data      2153347                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data      2547848                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data      2169997                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data      2667693                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     18691662                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst       384437                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data      2339424                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst       372195                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data      2336982                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst       400591                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data      2260904                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst       362584                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data      2353871                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst       376204                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data      2186785                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst       483245                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data      2590471                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst       392740                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data      2206619                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst       466854                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data      2709848                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total           22223754                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst       384437                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data      2339424                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst       372195                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data      2336982                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst       400591                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data      2260904                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst       362584                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data      2353871                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst       376204                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data      2186785                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst       483245                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data      2590471                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst       392740                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data      2206619                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst       466854                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data      2709848                       # number of overall hits
system.l2cache1.overall_hits::total          22223754                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data        26366                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data        27663                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data        28650                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data        28002                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data        32203                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data        42186                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data        33465                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data        44093                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total       262628                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data        18722                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data        17261                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data        18010                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data        15887                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data        19677                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data        24918                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data        20828                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data        22692                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total       157995                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data      2469848                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data      2344565                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data      2375706                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data      2167652                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data      2123648                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data      2640853                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data      2356042                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data      2798715                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total      19277029                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst       264811                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst       219487                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst       276218                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus11.inst       229750                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus12.inst       205629                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus13.inst       306321                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst       266917                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus15.inst       300830                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total      2069963                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data      4601345                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data      4449134                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data      4436690                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data      4061799                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data      3943192                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data      4922135                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data      4433704                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data      5214499                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total     36062498                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst       264811                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data      7071193                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst       219487                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data      6793699                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst       276218                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data      6812396                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.inst       229750                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data      6229451                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.inst       205629                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data      6066840                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.inst       306321                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data      7562988                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst       266917                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data      6789746                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.inst       300830                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data      8013214                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total         57409490                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst       264811                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data      7071193                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst       219487                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data      6793699                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst       276218                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data      6812396                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.inst       229750                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data      6229451                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.inst       205629                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data      6066840                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.inst       306321                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data      7562988                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst       266917                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data      6789746                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.inst       300830                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data      8013214                       # number of overall misses
system.l2cache1.overall_misses::total        57409490                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks     32244159                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total     32244159                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks      1335652                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total      1335652                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data        26836                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data        28008                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data        29173                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data        28448                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data        32604                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data        43084                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data        34007                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data        44529                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total       266689                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data        18854                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data        17351                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data        18132                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data        15978                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data        19795                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data        25188                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data        20958                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data        22796                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total       159052                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data      2508389                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data      2373049                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data      2410726                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data      2204011                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data      2157086                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data      2683476                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data      2392664                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data      2840870                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total     19570271                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst       649248                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst       591682                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst       676809                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst       592334                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst       581833                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst       789566                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst       659657                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst       767684                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total      5308813                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data      6902228                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data      6757632                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data      6662574                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data      6379311                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data      6096539                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data      7469983                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data      6603701                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data      7882192                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     54754160                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst       649248                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data      9410617                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst       591682                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data      9130681                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst       676809                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data      9073300                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst       592334                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data      8583322                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst       581833                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data      8253625                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst       789566                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data     10153459                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst       659657                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data      8996365                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst       767684                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data     10723062                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total       79633244                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst       649248                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data      9410617                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst       591682                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data      9130681                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst       676809                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data      9073300                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst       592334                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data      8583322                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst       581833                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data      8253625                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst       789566                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data     10153459                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst       659657                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data      8996365                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst       767684                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data     10723062                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total      79633244                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data     0.982486                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.987682                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data     0.982072                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data     0.984322                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data     0.987701                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data     0.979157                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data     0.984062                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data     0.990209                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.984773                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data     0.992999                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data     0.994813                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data     0.993272                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data     0.994305                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data     0.994039                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data     0.989281                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data     0.993797                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data     0.995438                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.993354                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.984635                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.987997                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data     0.985473                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data     0.983503                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data     0.984499                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.984116                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.984694                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.985161                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.985016                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.407873                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.370954                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.408118                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus11.inst     0.387872                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus12.inst     0.353416                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus13.inst     0.387961                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.404630                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus15.inst     0.391867                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.389911                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.666646                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.658387                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.665912                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.636714                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.646792                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.658922                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.671397                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.661554                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.658626                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.407873                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.751406                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.370954                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.744052                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.408118                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.750818                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.inst     0.387872                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.725762                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.inst     0.353416                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.735052                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.inst     0.387961                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.744868                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.404630                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.754721                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.inst     0.391867                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.747288                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.720924                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.407873                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.751406                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.370954                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.744052                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.408118                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.750818                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.inst     0.387872                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.725762                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.inst     0.353416                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.735052                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.inst     0.387961                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.744868                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.404630                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.754721                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.inst     0.391867                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.747288                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.720924                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks       26868696                       # number of writebacks
system.l2cache1.writebacks::total            26868696                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq              28518                       # Transaction distribution
system.membus0.trans_dist::ReadResp          46171514                       # Transaction distribution
system.membus0.trans_dist::WriteReq            239184                       # Transaction distribution
system.membus0.trans_dist::WriteResp           239184                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty     32421747                       # Transaction distribution
system.membus0.trans_dist::CleanEvict        32105098                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq          547482                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq        417818                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp         626566                       # Transaction distribution
system.membus0.trans_dist::ReadExReq         22022129                       # Transaction distribution
system.membus0.trans_dist::ReadExResp        21951023                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq     46142996                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq       899584                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp       899584                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port      8112061                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    185557307                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave       336198                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total    194005566                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      6604670                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave       199206                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total      6803876                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        11904                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      3891081                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total      3902985                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total             204712427                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port    233131648                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side   5923777792                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave       953635                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total   6157863075                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port    192766464                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave       748916                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total    193515380                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port       253952                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     83079168                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     83333120                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total             6434711575                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                       253590880                       # Total snoops (count)
system.membus0.snoop_fanout::samples        388650318                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.651514                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.476491                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2              135439341     34.85%     34.85% # Request fanout histogram
system.membus0.snoop_fanout::3              253210977     65.15%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total          388650318                       # Request fanout histogram
system.membus1.trans_dist::ReadReq               1652                       # Transaction distribution
system.membus1.trans_dist::ReadResp          79233767                       # Transaction distribution
system.membus1.trans_dist::WriteReq             97951                       # Transaction distribution
system.membus1.trans_dist::WriteResp            97951                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty     58113907                       # Transaction distribution
system.membus1.trans_dist::CleanEvict        55354237                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq          599081                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq        384076                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp         639375                       # Transaction distribution
system.membus1.trans_dist::ReadExReq         41663398                       # Transaction distribution
system.membus1.trans_dist::ReadExResp        41578390                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq     79232115                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port    162337446                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      7118291                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total    169455737                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    187540163                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total    187540163                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total             356995900                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port   5198794048                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side    195488372                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total   5394282420                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port   6057628864                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total   6057628864                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total            11451911284                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                        10970769                       # Total snoops (count)
system.membus1.snoop_fanout::samples        249382441                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.042594                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.201939                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1              238760355     95.74%     95.74% # Request fanout histogram
system.membus1.snoop_fanout::2               10622086      4.26%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total          249382441                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements     72243469                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.675380                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs       160238                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs     72243469                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.002218                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     9.568202                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.inst     0.007808                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.592691                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.inst     0.006856                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     0.687814                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.020099                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     1.609242                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     0.009466                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.718163                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.005842                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.596036                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.013132                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.626951                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.010810                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.628432                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.inst     0.007086                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.562978                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.003771                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.598013                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.inst     0.000488                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.037043                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.inst     0.000428                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.042988                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.001256                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.100578                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.000592                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.044885                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.000365                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.037252                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.000821                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.039184                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.000676                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.039277                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.inst     0.000443                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.035186                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000236                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.979711                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses   1098341069                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses   1098341069                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks     31293519                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total     31293519                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus01.data            1                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus03.data            1                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus02.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus03.data            2                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus04.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::total            4                       # number of SCUpgradeReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus00.data          189                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus01.data          200                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data          477                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus03.data          293                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus04.data          245                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data          241                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus06.data          174                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus07.data          232                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total         2051                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus00.data         2856                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus01.data         2246                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data         4526                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data         2913                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus04.data         2420                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus05.data         2401                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data         2450                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus07.data         2399                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::tsunami.ide            4                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total        22215                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus00.data         3045                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus01.data         2446                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data         5003                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data         3206                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.data         2665                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data         2642                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data         2624                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus07.data         2631                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::tsunami.ide            4                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total        24266                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus00.data         3045                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus01.data         2446                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data         5003                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data         3206                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.data         2665                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data         2642                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data         2624                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus07.data         2631                       # number of overall hits
system.numa_caches_downward0.overall_hits::tsunami.ide            4                       # number of overall hits
system.numa_caches_downward0.overall_hits::total        24266                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data        15300                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus01.data        13434                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data        43039                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data        20048                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data        15385                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data        14122                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data        15119                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data        14545                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total       150992                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data         7711                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus01.data         5476                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data        12993                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus03.data        10444                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data         6926                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus05.data         6809                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data         7223                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data         5865                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total        63447                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus00.data      2475785                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data      2584899                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data      3642356                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data      2782901                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data      2515891                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data      2593067                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data      2458357                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data      2357828                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total     21411084                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.inst       142956                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data      4547871                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.inst       105991                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data      4764098                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst       208386                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data      7057266                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst       162117                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data      5027776                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst       133334                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data      4640685                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst       137810                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data      4728997                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst       141933                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data      4474310                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.inst       103300                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data      4346374                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide       399240                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total     41122444                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide       895616                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total       895616                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.inst       142956                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data      7023656                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.inst       105991                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data      7348997                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst       208386                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data     10699622                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst       162117                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data      7810677                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst       133334                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data      7156576                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst       137810                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data      7322064                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst       141933                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data      6932667                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.inst       103300                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data      6704202                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide       399240                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total     62533528                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.inst       142956                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data      7023656                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.inst       105991                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data      7348997                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst       208386                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data     10699622                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst       162117                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data      7810677                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst       133334                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data      7156576                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst       137810                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data      7322064                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst       141933                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data      6932667                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.inst       103300                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data      6704202                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide       399240                       # number of overall misses
system.numa_caches_downward0.overall_misses::total     62533528                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks     31293519                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total     31293519                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data        15300                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus01.data        13435                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data        43039                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data        20049                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data        15385                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data        14122                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data        15119                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data        14545                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total       150994                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data         7711                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus01.data         5476                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data        12994                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus03.data        10446                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data         6927                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus05.data         6809                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data         7223                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data         5865                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total        63451                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus00.data      2475974                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data      2585099                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data      3642833                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data      2783194                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data      2516136                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data      2593308                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data      2458531                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data      2358060                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total     21413135                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.inst       142956                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data      4550727                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.inst       105991                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data      4766344                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst       208386                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data      7061792                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst       162117                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data      5030689                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst       133334                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data      4643105                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst       137810                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data      4731398                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst       141933                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data      4476760                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.inst       103300                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data      4348773                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide       399244                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total     41144659                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide       895616                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total       895616                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.inst       142956                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus00.data      7026701                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.inst       105991                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data      7351443                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst       208386                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data     10704625                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst       162117                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data      7813883                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst       133334                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data      7159241                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst       137810                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data      7324706                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst       141933                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data      6935291                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.inst       103300                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data      6706833                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide       399244                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total     62557794                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.inst       142956                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data      7026701                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.inst       105991                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data      7351443                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst       208386                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data     10704625                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst       162117                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data      7813883                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst       133334                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data      7159241                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst       137810                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data      7324706                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst       141933                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data      6935291                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.inst       103300                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data      6706833                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide       399244                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total     62557794                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus01.data     0.999926                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data     0.999950                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total     0.999987                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.999923                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus03.data     0.999809                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data     0.999856                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total     0.999937                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus00.data     0.999924                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data     0.999923                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.999869                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data     0.999895                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data     0.999903                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.999907                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data     0.999929                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data     0.999902                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999904                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data     0.999372                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data     0.999529                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.999359                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.999421                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data     0.999479                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data     0.999493                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.999453                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data     0.999448                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide     0.999990                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999460                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data     0.999567                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data     0.999667                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.999533                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.999590                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data     0.999628                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.999639                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.999622                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data     0.999608                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide     0.999990                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999612                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data     0.999567                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data     0.999667                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.999533                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.999590                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data     0.999628                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.999639                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.999622                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data     0.999608                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide     0.999990                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999612                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks     31269137                       # number of writebacks
system.numa_caches_downward0.writebacks::total     31269137                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements      2629389                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.663223                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs       118738                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs      2629389                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.045158                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     4.614830                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     0.630185                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.596926                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.330512                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.671486                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.479533                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.672592                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.inst     0.371866                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.638874                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.inst     0.253782                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.500551                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.inst     0.374278                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.635945                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.359199                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.589320                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.inst     0.836688                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     1.106657                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.288427                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.039387                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.037308                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.020657                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.041968                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.029971                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.042037                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.inst     0.023242                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.039930                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.inst     0.015861                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.031284                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.inst     0.023392                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.039747                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.022450                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.036832                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.inst     0.052293                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.069166                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.853951                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses     36098372                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses     36098372                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks       538621                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total       538621                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus08.data            8                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus09.data            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus10.data            7                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus11.data            2                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus12.data            6                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus13.data            3                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus14.data           22                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus15.data           19                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total           68                       # number of UpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus08.data            8                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus09.data            7                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus10.data            3                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus11.data            3                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus12.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus13.data            4                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus14.data           15                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus15.data            9                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::total           50                       # number of SCUpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus08.data          113                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus09.data          219                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus10.data          166                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus11.data          136                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus12.data           75                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus13.data           62                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus14.data          104                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus15.data          125                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total         1000                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus08.inst            7                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus08.data          707                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus09.inst           12                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus09.data         1559                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus10.inst           12                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus10.data         1125                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus11.inst           17                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus11.data         1214                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus12.inst           16                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus12.data          817                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.inst           13                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.data          968                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus14.inst            8                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus14.data          686                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus15.inst            6                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus15.data          808                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total         7975                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus08.inst            7                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus08.data          820                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus09.inst           12                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus09.data         1778                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus10.inst           12                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus10.data         1291                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus11.inst           17                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus11.data         1350                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus12.inst           16                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus12.data          892                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus13.inst           13                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus13.data         1030                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus14.inst            8                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus14.data          790                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus15.inst            6                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus15.data          933                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total         8975                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus08.inst            7                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus08.data          820                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus09.inst           12                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus09.data         1778                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus10.inst           12                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus10.data         1291                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus11.inst           17                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus11.data         1350                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus12.inst           16                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus12.data          892                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus13.inst           13                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus13.data         1030                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus14.inst            8                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus14.data          790                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus15.inst            6                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus15.data          933                       # number of overall hits
system.numa_caches_downward1.overall_hits::total         8975                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data        11854                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data        12294                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data        13027                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data        12180                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data        13194                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data        16221                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data        13569                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data        15433                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total       107772                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data        10218                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data        10657                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data        10724                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data         9656                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data        10509                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data        12616                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data        10793                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data        12463                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total        87636                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data        17358                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data        81067                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus10.data        22315                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus11.data        28326                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus12.data         9905                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus13.data        15918                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus14.data        11923                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data        59908                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total       246720                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst       141503                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data       138558                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst       108867                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data       190834                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst       140982                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data       149216                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.inst       116247                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data       146235                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.inst       106336                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data       112924                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.inst       148676                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data       144787                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst       136032                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data       125444                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.inst       154348                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data       187499                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total      2248488                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst       141503                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data       155916                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst       108867                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data       271901                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst       140982                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data       171531                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.inst       116247                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data       174561                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.inst       106336                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data       122829                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.inst       148676                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data       160705                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst       136032                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data       137367                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.inst       154348                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data       247407                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total      2495208                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst       141503                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data       155916                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst       108867                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data       271901                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst       140982                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data       171531                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.inst       116247                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data       174561                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.inst       106336                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data       122829                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.inst       148676                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data       160705                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst       136032                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data       137367                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.inst       154348                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data       247407                       # number of overall misses
system.numa_caches_downward1.overall_misses::total      2495208                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks       538621                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total       538621                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data        11862                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data        12295                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data        13034                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data        12182                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data        13200                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data        16224                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data        13591                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data        15452                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total       107840                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data        10226                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data        10664                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data        10727                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data         9659                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data        10510                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data        12620                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data        10808                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data        12472                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total        87686                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data        17471                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data        81286                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus10.data        22481                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus11.data        28462                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus12.data         9980                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus13.data        15980                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus14.data        12027                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data        60033                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total       247720                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst       141510                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data       139265                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst       108879                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data       192393                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst       140994                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data       150341                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.inst       116264                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data       147449                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.inst       106352                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data       113741                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.inst       148689                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data       145755                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst       136040                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data       126130                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.inst       154354                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data       188307                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total      2256463                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst       141510                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data       156736                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst       108879                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data       273679                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst       140994                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data       172822                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.inst       116264                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data       175911                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.inst       106352                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data       123721                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.inst       148689                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data       161735                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst       136040                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data       138157                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.inst       154354                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data       248340                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total      2504183                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst       141510                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data       156736                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst       108879                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data       273679                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst       140994                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data       172822                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.inst       116264                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data       175911                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.inst       106352                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data       123721                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.inst       148689                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data       161735                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst       136040                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data       138157                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.inst       154354                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data       248340                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total      2504183                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data     0.999326                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data     0.999919                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data     0.999463                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data     0.999836                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data     0.999545                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data     0.999815                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data     0.998381                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data     0.998770                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.999369                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data     0.999218                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data     0.999344                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data     0.999720                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data     0.999689                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data     0.999905                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data     0.999683                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data     0.998612                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data     0.999278                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total     0.999430                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data     0.993532                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data     0.997306                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus10.data     0.992616                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus11.data     0.995222                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus12.data     0.992485                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus13.data     0.996120                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus14.data     0.991353                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data     0.997918                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.995963                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst     0.999951                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data     0.994923                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst     0.999890                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data     0.991897                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst     0.999915                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data     0.992517                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.inst     0.999854                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data     0.991767                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.inst     0.999850                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data     0.992817                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.inst     0.999913                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data     0.993359                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst     0.999941                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data     0.994561                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.inst     0.999961                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data     0.995709                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.996466                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst     0.999951                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data     0.994768                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst     0.999890                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data     0.993503                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst     0.999915                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data     0.992530                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.inst     0.999854                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data     0.992326                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.inst     0.999850                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data     0.992790                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.inst     0.999913                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data     0.993632                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst     0.999941                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data     0.994282                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.inst     0.999961                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data     0.996243                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.996416                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst     0.999951                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data     0.994768                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst     0.999890                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data     0.993503                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst     0.999915                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data     0.992530                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.inst     0.999854                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data     0.992326                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.inst     0.999850                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data     0.992790                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.inst     0.999913                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data     0.993632                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst     0.999941                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data     0.994282                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.inst     0.999961                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data     0.996243                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.996416                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks       529534                       # number of writebacks
system.numa_caches_downward1.writebacks::total       529534                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements      2618455                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.619225                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs       112433                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs      2618455                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.042939                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     3.529769                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     0.705307                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.657749                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.382375                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.710624                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.550750                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.736884                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.inst     0.430743                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.685430                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.inst     0.309496                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.551040                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.inst     0.467655                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.690945                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     0.420235                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.644770                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.inst     0.934645                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     1.210810                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.220611                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.044082                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.041109                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.023898                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.044414                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.034422                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.046055                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.inst     0.026921                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.042839                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.inst     0.019343                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.034440                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.inst     0.029228                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.043184                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.026265                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.040298                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.inst     0.058415                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.075676                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.851202                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses     35933015                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses     35933015                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks       529534                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total       529534                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus08.data           16                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus09.data            7                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus10.data            7                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus11.data            5                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus12.data            4                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus13.data            5                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus14.data           21                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus15.data           12                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::total           77                       # number of UpgradeReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus08.data           51                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus09.data          154                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus10.data           84                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus11.data           98                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus12.data           42                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus13.data           38                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus14.data           60                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus15.data           61                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total          588                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus08.inst            6                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus08.data          442                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus09.inst            7                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus09.data          935                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus10.inst            5                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus10.data          872                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus11.inst           10                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus11.data          862                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus12.inst            8                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus12.data          656                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus13.inst            9                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus13.data          573                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus14.inst            6                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus14.data          639                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus15.inst            4                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus15.data          622                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total         5656                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus08.inst            6                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus08.data          493                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus09.inst            7                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus09.data         1089                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus10.inst            5                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus10.data          956                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus11.inst           10                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus11.data          960                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus12.inst            8                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus12.data          698                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus13.inst            9                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus13.data          611                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus14.inst            6                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus14.data          699                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus15.inst            4                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus15.data          683                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total         6244                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus08.inst            6                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus08.data          493                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus09.inst            7                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus09.data         1089                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus10.inst            5                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus10.data          956                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus11.inst           10                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus11.data          960                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus12.inst            8                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus12.data          698                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus13.inst            9                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus13.data          611                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus14.inst            6                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus14.data          699                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus15.inst            4                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus15.data          683                       # number of overall hits
system.numa_caches_upward0.overall_hits::total         6244                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data        11838                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data        12288                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data        13020                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data        12175                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data        13190                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data        16216                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data        13548                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data        15421                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total       107696                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data        10218                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data        10657                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data        10724                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data         9656                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data        10509                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data        12616                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data        10793                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data        12463                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total        87636                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data        17307                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data        80912                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus10.data        22231                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus11.data        28228                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus12.data         9863                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus13.data        15880                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus14.data        11863                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data        59847                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total       246131                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst       141497                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data       138116                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst       108860                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data       189899                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst       140977                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data       148344                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.inst       116237                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data       145373                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.inst       106328                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data       112268                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.inst       148667                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data       144214                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst       136026                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data       124805                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.inst       154344                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data       186877                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total      2242832                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst       141497                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data       155423                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst       108860                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data       270811                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst       140977                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data       170575                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.inst       116237                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data       173601                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.inst       106328                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data       122131                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.inst       148667                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data       160094                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst       136026                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data       136668                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.inst       154344                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data       246724                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total      2488963                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst       141497                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data       155423                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst       108860                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data       270811                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst       140977                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data       170575                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.inst       116237                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data       173601                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.inst       106328                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data       122131                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.inst       148667                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data       160094                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst       136026                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data       136668                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.inst       154344                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data       246724                       # number of overall misses
system.numa_caches_upward0.overall_misses::total      2488963                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks       529534                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total       529534                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data        11854                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data        12295                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data        13027                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data        12180                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data        13194                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data        16221                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data        13569                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data        15433                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total       107773                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data        10218                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data        10657                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data        10724                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data         9656                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data        10509                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data        12616                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data        10793                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data        12463                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total        87636                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data        17358                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data        81066                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus10.data        22315                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus11.data        28326                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus12.data         9905                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus13.data        15918                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus14.data        11923                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data        59908                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total       246719                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst       141503                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data       138558                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst       108867                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data       190834                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst       140982                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data       149216                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.inst       116247                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data       146235                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.inst       106336                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data       112924                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.inst       148676                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data       144787                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst       136032                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data       125444                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.inst       154348                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data       187499                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total      2248488                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst       141503                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data       155916                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst       108867                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data       271900                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst       140982                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data       171531                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.inst       116247                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data       174561                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.inst       106336                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data       122829                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.inst       148676                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data       160705                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst       136032                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data       137367                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.inst       154348                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data       247407                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total      2495207                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst       141503                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data       155916                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst       108867                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data       271900                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst       140982                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data       171531                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.inst       116247                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data       174561                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.inst       106336                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data       122829                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.inst       148676                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data       160705                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst       136032                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data       137367                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.inst       154348                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data       247407                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total      2495207                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data     0.998650                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data     0.999431                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data     0.999463                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data     0.999589                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data     0.999697                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data     0.999692                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data     0.998452                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data     0.999222                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total     0.999286                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data     0.997062                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data     0.998100                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus10.data     0.996236                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus11.data     0.996540                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus12.data     0.995760                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus13.data     0.997613                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus14.data     0.994968                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data     0.998982                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.997617                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst     0.999958                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data     0.996810                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst     0.999936                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data     0.995100                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst     0.999965                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data     0.994156                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.inst     0.999914                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data     0.994105                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.inst     0.999925                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data     0.994191                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.inst     0.999939                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data     0.996042                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst     0.999956                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data     0.994906                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.inst     0.999974                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data     0.996683                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.997485                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst     0.999958                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data     0.996838                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst     0.999936                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data     0.995995                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst     0.999965                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data     0.994427                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.inst     0.999914                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data     0.994500                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.inst     0.999925                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data     0.994317                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.inst     0.999939                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data     0.996198                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst     0.999956                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data     0.994911                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.inst     0.999974                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data     0.997239                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.997498                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst     0.999958                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data     0.996838                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst     0.999936                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data     0.995995                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst     0.999965                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data     0.994427                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.inst     0.999914                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data     0.994500                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.inst     0.999925                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data     0.994317                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.inst     0.999939                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data     0.996198                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst     0.999956                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data     0.994911                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.inst     0.999974                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data     0.997239                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.997498                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks       523013                       # number of writebacks
system.numa_caches_upward0.writebacks::total       523013                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements     72198502                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.632127                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs       158614                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs     72198502                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.002197                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     9.494071                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.inst     0.008488                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.588807                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.inst     0.008224                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     0.705900                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.021224                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     1.598167                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     0.010635                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.731643                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.005898                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.601694                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.014306                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.631012                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.012048                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.624034                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.inst     0.008028                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.563068                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.004880                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.593379                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.inst     0.000531                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.036800                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.inst     0.000514                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.044119                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.001326                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.099885                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.000665                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.045728                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.000369                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.037606                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.000894                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.039438                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.000753                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.039002                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.inst     0.000502                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.035192                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000305                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.977008                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses   1098798521                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses   1098798521                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks     31269137                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total     31269137                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_hits::switch_cpus02.data            1                       # number of UpgradeReq hits
system.numa_caches_upward1.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_upward1.SCUpgradeReq_hits::switch_cpus03.data            1                       # number of SCUpgradeReq hits
system.numa_caches_upward1.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus00.data           65                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus01.data           94                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data          234                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus03.data          149                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data          146                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus05.data          149                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data           92                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus07.data           95                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total         1024                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus00.data         2810                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus01.data         2544                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data         4701                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus03.data         3195                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus04.data         2472                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus05.data         2245                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data         2532                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus07.data         2290                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::tsunami.ide            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total        22790                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus00.data         2875                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus01.data         2638                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data         4935                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus03.data         3344                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data         2618                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus05.data         2394                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data         2624                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus07.data         2385                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::tsunami.ide            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total        23814                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus00.data         2875                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus01.data         2638                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data         4935                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus03.data         3344                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data         2618                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus05.data         2394                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data         2624                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus07.data         2385                       # number of overall hits
system.numa_caches_upward1.overall_hits::tsunami.ide            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::total        23814                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data        15301                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus01.data        13435                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data        43084                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data        20048                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data        15387                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data        14122                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data        15119                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data        14545                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total       151041                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data         7711                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus01.data         5476                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data        12993                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus03.data        10443                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data         6926                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus05.data         6809                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data         7223                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data         5865                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total        63446                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus00.data      2475719                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data      2584804                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data      3642076                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data      2782752                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data      2515743                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data      2592918                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data      2458265                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data      2357733                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide       895616                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total     22305626                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.inst       142956                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data      4545061                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.inst       105991                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data      4761554                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst       208386                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data      7052565                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst       162117                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data      5024581                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst       133334                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data      4638213                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst       137810                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data      4726752                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst       141933                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data      4471778                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.inst       103300                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data      4344084                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide       399239                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total     41099654                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.inst       142956                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data      7020780                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.inst       105991                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data      7346358                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst       208386                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data     10694641                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst       162117                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data      7807333                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst       133334                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data      7153956                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst       137810                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data      7319670                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst       141933                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data      6930043                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.inst       103300                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data      6701817                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide      1294855                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total     63405280                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.inst       142956                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data      7020780                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.inst       105991                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data      7346358                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst       208386                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data     10694641                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst       162117                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data      7807333                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst       133334                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data      7153956                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst       137810                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data      7319670                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst       141933                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data      6930043                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.inst       103300                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data      6701817                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide      1294855                       # number of overall misses
system.numa_caches_upward1.overall_misses::total     63405280                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks     31269137                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total     31269137                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data        15301                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus01.data        13435                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data        43085                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data        20048                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data        15387                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data        14122                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data        15119                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data        14545                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total       151042                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data         7711                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus01.data         5476                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data        12993                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus03.data        10444                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data         6926                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus05.data         6809                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data         7223                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data         5865                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total        63447                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus00.data      2475784                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data      2584898                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data      3642310                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data      2782901                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data      2515889                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data      2593067                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data      2458357                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data      2357828                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide       895616                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total     22306650                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.inst       142956                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data      4547871                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.inst       105991                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data      4764098                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst       208386                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data      7057266                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst       162117                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data      5027776                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst       133334                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data      4640685                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst       137810                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data      4728997                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst       141933                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data      4474310                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.inst       103300                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data      4346374                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide       399240                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total     41122444                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.inst       142956                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus00.data      7023655                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.inst       105991                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data      7348996                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst       208386                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data     10699576                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst       162117                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data      7810677                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst       133334                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data      7156574                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst       137810                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data      7322064                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst       141933                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data      6932667                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.inst       103300                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data      6704202                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide      1294856                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total     63429094                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.inst       142956                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data      7023655                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.inst       105991                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data      7348996                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst       208386                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data     10699576                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst       162117                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data      7810677                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst       133334                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data      7156574                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst       137810                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data      7322064                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst       141933                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data      6932667                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.inst       103300                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data      6704202                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide      1294856                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total     63429094                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data     0.999977                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total     0.999993                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus03.data     0.999904                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total     0.999984                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus00.data     0.999974                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data     0.999964                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.999936                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data     0.999946                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999942                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data     0.999943                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.999963                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data     0.999960                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999954                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data     0.999382                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data     0.999466                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.999334                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data     0.999365                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data     0.999467                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data     0.999525                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.999434                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data     0.999473                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide     0.999997                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999446                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data     0.999591                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data     0.999641                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.999539                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data     0.999572                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.999634                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data     0.999673                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.999622                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data     0.999644                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide     0.999999                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999625                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data     0.999591                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data     0.999641                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.999539                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data     0.999572                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.999634                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data     0.999673                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.999622                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data     0.999644                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide     0.999999                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999625                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks     31245211                       # number of writebacks
system.numa_caches_upward1.writebacks::total     31245211                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits          477246005                       # DTB read hits
system.switch_cpus00.dtb.read_misses           186546                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses      470747433                       # DTB read accesses
system.switch_cpus00.dtb.write_hits         126031033                       # DTB write hits
system.switch_cpus00.dtb.write_misses           28664                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses     122515960                       # DTB write accesses
system.switch_cpus00.dtb.data_hits          603277038                       # DTB hits
system.switch_cpus00.dtb.data_misses           215210                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses      593263393                       # DTB accesses
system.switch_cpus00.itb.fetch_hits        2788050314                       # ITB hits
system.switch_cpus00.itb.fetch_misses           32542                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses    2788082856                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             8666910348                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts        2816766657                       # Number of instructions committed
system.switch_cpus00.committedOps          2816766657                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses   2306734142                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses    485949044                       # Number of float alu accesses
system.switch_cpus00.num_func_calls           6649200                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts    196412341                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts         2306734142                       # number of integer instructions
system.switch_cpus00.num_fp_insts           485949044                       # number of float instructions
system.switch_cpus00.num_int_register_reads   3781947991                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes   1852409050                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads    546395846                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes    396577724                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs           603650502                       # number of memory refs
system.switch_cpus00.num_load_insts         477564356                       # Number of load instructions
system.switch_cpus00.num_store_insts        126086146                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     5850056169.037408                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2816854178.962592                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.325012                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.674988                       # Percentage of idle cycles
system.switch_cpus00.Branches               245878123                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass    183614352      6.52%      6.52% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu      1670078778     59.29%     65.80% # Class of executed instruction
system.switch_cpus00.op_class::IntMult       55028717      1.95%     67.76% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     67.76% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd     186797580      6.63%     74.39% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp      17013062      0.60%     74.99% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt       5520023      0.20%     75.19% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult     82008459      2.91%     78.10% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv       9862695      0.35%     78.45% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     78.45% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     78.45% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     78.45% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     78.45% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     78.45% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     78.45% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     78.45% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus00.op_class::MemRead      477852800     16.96%     95.41% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite     126101214      4.48%     99.89% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess      3104187      0.11%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total       2816981867                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits          488015903                       # DTB read hits
system.switch_cpus01.dtb.read_misses           190927                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses      483107435                       # DTB read accesses
system.switch_cpus01.dtb.write_hits         128519082                       # DTB write hits
system.switch_cpus01.dtb.write_misses           30078                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses     125489476                       # DTB write accesses
system.switch_cpus01.dtb.data_hits          616534985                       # DTB hits
system.switch_cpus01.dtb.data_misses           221005                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses      608596911                       # DTB accesses
system.switch_cpus01.itb.fetch_hits        2861600985                       # ITB hits
system.switch_cpus01.itb.fetch_misses           34949                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses    2861635934                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             8668853207                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts        2884486582                       # Number of instructions committed
system.switch_cpus01.committedOps          2884486582                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses   2360481512                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses    499993979                       # Number of float alu accesses
system.switch_cpus01.num_func_calls           6535674                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts    200405964                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts         2360481512                       # number of integer instructions
system.switch_cpus01.num_fp_insts           499993979                       # number of float instructions
system.switch_cpus01.num_int_register_reads   3873424973                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes   1896143088                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads    562464331                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes    407940458                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs           616912478                       # number of memory refs
system.switch_cpus01.num_load_insts         488337216                       # Number of load instructions
system.switch_cpus01.num_store_insts        128575262                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     5783627664.349132                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2885225542.650868                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.332827                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.667173                       # Percentage of idle cycles
system.switch_cpus01.Branches               250836075                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass    188305589      6.53%      6.53% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu      1709367360     59.26%     65.78% # Class of executed instruction
system.switch_cpus01.op_class::IntMult       56742223      1.97%     67.75% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     67.75% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd     192226846      6.66%     74.41% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp      17536586      0.61%     75.02% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt       5694610      0.20%     75.22% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult     84424652      2.93%     78.15% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv      10185045      0.35%     78.50% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     78.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     78.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     78.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     78.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     78.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     78.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     78.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus01.op_class::MemRead      488577405     16.94%     95.44% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite     128581421      4.46%     99.89% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess      3065850      0.11%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total       2884707587                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits          694956700                       # DTB read hits
system.switch_cpus02.dtb.read_misses           722739                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses      681126252                       # DTB read accesses
system.switch_cpus02.dtb.write_hits         190071840                       # DTB write hits
system.switch_cpus02.dtb.write_misses           43155                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses     181625982                       # DTB write accesses
system.switch_cpus02.dtb.data_hits          885028540                       # DTB hits
system.switch_cpus02.dtb.data_misses           765894                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses      862752234                       # DTB accesses
system.switch_cpus02.itb.fetch_hits        4016831108                       # ITB hits
system.switch_cpus02.itb.fetch_misses           42924                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses    4016874032                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             8666914874                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts        4085397061                       # Number of instructions committed
system.switch_cpus02.committedOps          4085397061                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses   3332035551                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses    731531731                       # Number of float alu accesses
system.switch_cpus02.num_func_calls          13585338                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts    284347465                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts         3332035551                       # number of integer instructions
system.switch_cpus02.num_fp_insts           731531731                       # number of float instructions
system.switch_cpus02.num_int_register_reads   5476195508                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes   2657236897                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads    822506883                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes    596783962                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs           886066557                       # number of memory refs
system.switch_cpus02.num_load_insts         695909896                       # Number of load instructions
system.switch_cpus02.num_store_insts        190156661                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     4580941077.964843                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     4085973796.035157                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.471445                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.528555                       # Percentage of idle cycles
system.switch_cpus02.Branches               359402683                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass    265704109      6.50%      6.50% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu      2396290812     58.64%     65.15% # Class of executed instruction
system.switch_cpus02.op_class::IntMult       76671437      1.88%     67.02% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     67.02% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd     278931745      6.83%     73.85% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp      26925808      0.66%     74.51% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt       8396159      0.21%     74.71% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult    121463743      2.97%     77.69% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv      15768876      0.39%     78.07% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     78.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     78.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     78.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     78.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     78.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     78.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     78.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     78.07% # Class of executed instruction
system.switch_cpus02.op_class::MemRead      696544703     17.05%     95.12% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite     190186733      4.65%     99.77% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess      9278830      0.23%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total       4086162955                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits          495813694                       # DTB read hits
system.switch_cpus03.dtb.read_misses           208412                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses      486698282                       # DTB read accesses
system.switch_cpus03.dtb.write_hits         133223726                       # DTB write hits
system.switch_cpus03.dtb.write_misses           31575                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses     126709935                       # DTB write accesses
system.switch_cpus03.dtb.data_hits          629037420                       # DTB hits
system.switch_cpus03.dtb.data_misses           239987                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses      613408217                       # DTB accesses
system.switch_cpus03.itb.fetch_hits        2874733592                       # ITB hits
system.switch_cpus03.itb.fetch_misses           38550                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses    2874772142                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             8668853745                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts        2921948152                       # Number of instructions committed
system.switch_cpus03.committedOps          2921948152                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses   2395030280                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses    503401230                       # Number of float alu accesses
system.switch_cpus03.num_func_calls           7239169                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts    205328308                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts         2395030280                       # number of integer instructions
system.switch_cpus03.num_fp_insts           503401230                       # number of float instructions
system.switch_cpus03.num_int_register_reads   3921941985                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes   1919799807                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads    566055679                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes    410772155                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs           629479740                       # number of memory refs
system.switch_cpus03.num_load_insts         496187802                       # Number of load instructions
system.switch_cpus03.num_store_insts        133291938                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     5746137896.706383                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2922715848.293617                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.337151                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.662849                       # Percentage of idle cycles
system.switch_cpus03.Branches               256633445                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass    188987100      6.47%      6.47% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu      1731344022     59.25%     65.72% # Class of executed instruction
system.switch_cpus03.op_class::IntMult       56532294      1.93%     67.65% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     67.65% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd     193328060      6.62%     74.27% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp      17630104      0.60%     74.87% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt       5663277      0.19%     75.06% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult     85140749      2.91%     77.98% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv      10170422      0.35%     78.32% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     78.32% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     78.32% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     78.32% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     78.32% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     78.32% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     78.32% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     78.32% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus03.op_class::MemRead      496573871     16.99%     95.32% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite     133305150      4.56%     99.88% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess      3513090      0.12%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total       2922188139                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits          468925487                       # DTB read hits
system.switch_cpus04.dtb.read_misses           188255                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses      462720394                       # DTB read accesses
system.switch_cpus04.dtb.write_hits         124591818                       # DTB write hits
system.switch_cpus04.dtb.write_misses           28239                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses     120127271                       # DTB write accesses
system.switch_cpus04.dtb.data_hits          593517305                       # DTB hits
system.switch_cpus04.dtb.data_misses           216494                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses      582847665                       # DTB accesses
system.switch_cpus04.itb.fetch_hits        2736978122                       # ITB hits
system.switch_cpus04.itb.fetch_misses           33293                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses    2737011415                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles             8668847314                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts        2770258514                       # Number of instructions committed
system.switch_cpus04.committedOps          2770258514                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses   2269786365                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses    476890526                       # Number of float alu accesses
system.switch_cpus04.num_func_calls           6551368                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts    193205641                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts         2269786365                       # number of integer instructions
system.switch_cpus04.num_fp_insts           476890526                       # number of float instructions
system.switch_cpus04.num_int_register_reads   3719077757                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes   1822729310                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads    536339548                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes    389034508                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs           593896933                       # number of memory refs
system.switch_cpus04.num_load_insts         469249925                       # Number of load instructions
system.switch_cpus04.num_store_insts        124647008                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     5897877391.345427                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     2770969922.654573                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.319647                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.680353                       # Percentage of idle cycles
system.switch_cpus04.Branches               241721664                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass    180180201      6.50%      6.50% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu      1643029438     59.30%     65.81% # Class of executed instruction
system.switch_cpus04.op_class::IntMult       54306787      1.96%     67.77% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     67.77% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd     183326626      6.62%     74.39% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp      16734482      0.60%     74.99% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt       5447577      0.20%     75.19% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult     80490956      2.91%     78.09% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv       9706217      0.35%     78.44% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     78.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     78.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     78.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     78.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     78.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     78.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     78.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus04.op_class::MemRead      469525026     16.95%     95.39% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite     124654802      4.50%     99.89% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess      3072896      0.11%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total       2770475008                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits          472999317                       # DTB read hits
system.switch_cpus05.dtb.read_misses           183780                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses      466712541                       # DTB read accesses
system.switch_cpus05.dtb.write_hits         125834133                       # DTB write hits
system.switch_cpus05.dtb.write_misses           28972                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses     121210945                       # DTB write accesses
system.switch_cpus05.dtb.data_hits          598833450                       # DTB hits
system.switch_cpus05.dtb.data_misses           212752                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses      587923486                       # DTB accesses
system.switch_cpus05.itb.fetch_hits        2760730690                       # ITB hits
system.switch_cpus05.itb.fetch_misses           34652                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses    2760765342                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             8668853629                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts        2794664366                       # Number of instructions committed
system.switch_cpus05.committedOps          2794664366                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses   2289565441                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses    481232367                       # Number of float alu accesses
system.switch_cpus05.num_func_calls           6605416                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts    194803809                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts         2289565441                       # number of integer instructions
system.switch_cpus05.num_fp_insts           481232367                       # number of float instructions
system.switch_cpus05.num_int_register_reads   3751596970                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes   1838440167                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads    541104217                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes    392578544                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs           599205665                       # number of memory refs
system.switch_cpus05.num_load_insts         473315010                       # Number of load instructions
system.switch_cpus05.num_store_insts        125890655                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     5873473990.457241                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     2795379638.542758                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.322462                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.677538                       # Percentage of idle cycles
system.switch_cpus05.Branches               243876677                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass    181809589      6.51%      6.51% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu      1657459304     59.30%     65.81% # Class of executed instruction
system.switch_cpus05.op_class::IntMult       54721466      1.96%     67.77% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     67.77% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd     184947038      6.62%     74.38% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp      16861562      0.60%     74.99% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt       5492301      0.20%     75.18% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult     81298352      2.91%     78.09% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv       9739183      0.35%     78.44% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     78.44% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     78.44% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     78.44% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     78.44% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     78.44% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     78.44% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     78.44% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus05.op_class::MemRead      473598315     16.95%     95.39% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite     125898646      4.50%     99.89% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess      3051362      0.11%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total       2794877118                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits          446025025                       # DTB read hits
system.switch_cpus06.dtb.read_misses           178314                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses      439089457                       # DTB read accesses
system.switch_cpus06.dtb.write_hits         119217985                       # DTB write hits
system.switch_cpus06.dtb.write_misses           27382                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses     114386120                       # DTB write accesses
system.switch_cpus06.dtb.data_hits          565243010                       # DTB hits
system.switch_cpus06.dtb.data_misses           205696                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses      553475577                       # DTB accesses
system.switch_cpus06.itb.fetch_hits        2595480337                       # ITB hits
system.switch_cpus06.itb.fetch_misses           31075                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses    2595511412                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             8668853719                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts        2632013994                       # Number of instructions committed
system.switch_cpus06.committedOps          2632013994                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses   2157049441                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses    452999310                       # Number of float alu accesses
system.switch_cpus06.num_func_calls           6333629                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts    184279753                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts         2157049441                       # number of integer instructions
system.switch_cpus06.num_fp_insts           452999310                       # number of float instructions
system.switch_cpus06.num_int_register_reads   3532488725                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes   1730465113                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads    509124551                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes    369684004                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs           565606566                       # number of memory refs
system.switch_cpus06.num_load_insts         446333929                       # Number of load instructions
system.switch_cpus06.num_store_insts        119272637                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     6036162878.314337                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     2632690840.685664                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.303695                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.696305                       # Percentage of idle cycles
system.switch_cpus06.Branches               230368280                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass    170891060      6.49%      6.49% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu      1560746516     59.29%     65.79% # Class of executed instruction
system.switch_cpus06.op_class::IntMult       51018682      1.94%     67.72% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     67.72% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd     174066595      6.61%     74.34% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp      15794136      0.60%     74.94% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt       5114294      0.19%     75.13% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult     76483487      2.91%     78.04% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv       9187076      0.35%     78.39% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     78.39% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     78.39% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     78.39% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     78.39% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     78.39% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     78.39% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     78.39% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     78.39% # Class of executed instruction
system.switch_cpus06.op_class::MemRead      446641403     16.97%     95.35% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite     119280736      4.53%     99.89% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess      2995705      0.11%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total       2632219690                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits          444728798                       # DTB read hits
system.switch_cpus07.dtb.read_misses           176890                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses      440120800                       # DTB read accesses
system.switch_cpus07.dtb.write_hits         117290637                       # DTB write hits
system.switch_cpus07.dtb.write_misses           27310                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses     114511045                       # DTB write accesses
system.switch_cpus07.dtb.data_hits          562019435                       # DTB hits
system.switch_cpus07.dtb.data_misses           204200                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses      554631845                       # DTB accesses
system.switch_cpus07.itb.fetch_hits        2608032802                       # ITB hits
system.switch_cpus07.itb.fetch_misses           31578                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses    2608064380                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             8668853996                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts        2629268726                       # Number of instructions committed
system.switch_cpus07.committedOps          2629268726                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses   2152401988                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses    454340629                       # Number of float alu accesses
system.switch_cpus07.num_func_calls           5972432                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts    182988721                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts         2152401988                       # number of integer instructions
system.switch_cpus07.num_fp_insts           454340629                       # number of float instructions
system.switch_cpus07.num_int_register_reads   3530575823                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes   1728810400                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads    510790573                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes    370761971                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs           562373469                       # number of memory refs
system.switch_cpus07.num_load_insts         445030023                       # Number of load instructions
system.switch_cpus07.num_store_insts        117343446                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     6038909690.870258                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2629944305.129742                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.303379                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.696621                       # Percentage of idle cycles
system.switch_cpus07.Branches               228932857                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass    171876150      6.54%      6.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu      1559029096     59.29%     65.83% # Class of executed instruction
system.switch_cpus07.op_class::IntMult       51537728      1.96%     67.79% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     67.79% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd     174662340      6.64%     74.43% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp      15879775      0.60%     75.03% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt       5174542      0.20%     75.23% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult     76631233      2.91%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv       9263153      0.35%     78.50% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     78.50% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     78.50% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     78.50% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     78.50% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     78.50% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     78.50% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     78.50% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus07.op_class::MemRead      445233236     16.93%     95.43% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite     117349228      4.46%     99.89% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess      2836445      0.11%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total       2629472926                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits          455619354                       # DTB read hits
system.switch_cpus08.dtb.read_misses           177744                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses      450239062                       # DTB read accesses
system.switch_cpus08.dtb.write_hits         120420892                       # DTB write hits
system.switch_cpus08.dtb.write_misses           27552                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses     116718182                       # DTB write accesses
system.switch_cpus08.dtb.data_hits          576040246                       # DTB hits
system.switch_cpus08.dtb.data_misses           205296                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses      566957244                       # DTB accesses
system.switch_cpus08.itb.fetch_hits        2665451767                       # ITB hits
system.switch_cpus08.itb.fetch_misses           32364                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses    2665484131                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             8668852339                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts        2693501859                       # Number of instructions committed
system.switch_cpus08.committedOps          2693501859                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses   2206727351                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses    463099799                       # Number of float alu accesses
system.switch_cpus08.num_func_calls           6258047                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts    187509381                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts         2206727351                       # number of integer instructions
system.switch_cpus08.num_fp_insts           463099799                       # number of float instructions
system.switch_cpus08.num_int_register_reads   3616403357                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes   1773158533                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads    520780180                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes    377833371                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs           576396735                       # number of memory refs
system.switch_cpus08.num_load_insts         455923018                       # Number of load instructions
system.switch_cpus08.num_store_insts        120473717                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     5974662625.573142                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2694189713.426857                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.310790                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.689210                       # Percentage of idle cycles
system.switch_cpus08.Branches               234607648                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass    175708355      6.52%      6.52% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu      1598312019     59.34%     65.86% # Class of executed instruction
system.switch_cpus08.op_class::IntMult       52974349      1.97%     67.82% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     67.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd     178090276      6.61%     74.44% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp      16219282      0.60%     75.04% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt       5314901      0.20%     75.24% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult     78093019      2.90%     78.13% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv       9447570      0.35%     78.49% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     78.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     78.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     78.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     78.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     78.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     78.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     78.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus08.op_class::MemRead      456168453     16.93%     95.42% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite     120480043      4.47%     99.89% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess      2898888      0.11%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total       2693707155                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits          440058829                       # DTB read hits
system.switch_cpus09.dtb.read_misses           176377                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses      435521380                       # DTB read accesses
system.switch_cpus09.dtb.write_hits         116212556                       # DTB write hits
system.switch_cpus09.dtb.write_misses           26779                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses     113589690                       # DTB write accesses
system.switch_cpus09.dtb.data_hits          556271385                       # DTB hits
system.switch_cpus09.dtb.data_misses           203156                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses      549111070                       # DTB accesses
system.switch_cpus09.itb.fetch_hits        2579938156                       # ITB hits
system.switch_cpus09.itb.fetch_misses           30889                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses    2579969045                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             8668852782                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts        2600718108                       # Number of instructions committed
system.switch_cpus09.committedOps          2600718108                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses   2129152599                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses    449515664                       # Number of float alu accesses
system.switch_cpus09.num_func_calls           5908583                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts    180886734                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts         2129152599                       # number of integer instructions
system.switch_cpus09.num_fp_insts           449515664                       # number of float instructions
system.switch_cpus09.num_int_register_reads   3492186695                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes   1709940106                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads    505137369                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes    366842651                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs           556616719                       # number of memory refs
system.switch_cpus09.num_load_insts         440354030                       # Number of load instructions
system.switch_cpus09.num_store_insts        116262689                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     6067466181.570249                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2601386600.429752                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.300084                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.699916                       # Percentage of idle cycles
system.switch_cpus09.Branches               226183106                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass    170062670      6.54%      6.54% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu      1541885539     59.28%     65.82% # Class of executed instruction
system.switch_cpus09.op_class::IntMult       50828792      1.95%     67.78% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     67.78% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd     172779352      6.64%     74.42% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp      15659630      0.60%     75.02% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt       5105159      0.20%     75.22% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult     75819846      2.92%     78.13% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv       9148471      0.35%     78.48% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     78.48% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     78.48% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     78.48% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     78.48% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     78.48% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     78.48% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     78.48% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus09.op_class::MemRead      440548556     16.94%     95.42% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite     116267264      4.47%     99.89% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess      2815985      0.11%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total       2600921264                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits          442249882                       # DTB read hits
system.switch_cpus10.dtb.read_misses           172932                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses      436842293                       # DTB read accesses
system.switch_cpus10.dtb.write_hits         116904497                       # DTB write hits
system.switch_cpus10.dtb.write_misses           26723                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses     113520869                       # DTB write accesses
system.switch_cpus10.dtb.data_hits          559154379                       # DTB hits
system.switch_cpus10.dtb.data_misses           199655                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses      550363162                       # DTB accesses
system.switch_cpus10.itb.fetch_hits        2587379808                       # ITB hits
system.switch_cpus10.itb.fetch_misses           31654                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses    2587411462                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             8668937233                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts        2613426607                       # Number of instructions committed
system.switch_cpus10.committedOps          2613426607                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses   2140229432                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses    450611932                       # Number of float alu accesses
system.switch_cpus10.num_func_calls           6096038                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts    182048648                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts         2140229432                       # number of integer instructions
system.switch_cpus10.num_fp_insts           450611932                       # number of float instructions
system.switch_cpus10.num_int_register_reads   3508902008                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes   1719018176                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads    506674508                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes    367670940                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs           559504474                       # number of memory refs
system.switch_cpus10.num_load_insts         442546792                       # Number of load instructions
system.switch_cpus10.num_store_insts        116957682                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     6054817282.182173                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2614119950.817827                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.301550                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.698450                       # Percentage of idle cycles
system.switch_cpus10.Branches               227938013                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass    170489674      6.52%      6.52% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu      1549952879     59.30%     65.83% # Class of executed instruction
system.switch_cpus10.op_class::IntMult       51247833      1.96%     67.79% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     67.79% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd     173199001      6.63%     74.41% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp      15776309      0.60%     75.02% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt       5145039      0.20%     75.21% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult     76091856      2.91%     78.13% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv       9137294      0.35%     78.47% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     78.47% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     78.47% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     78.47% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     78.47% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     78.47% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     78.47% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     78.47% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus10.op_class::MemRead      442780589     16.94%     95.42% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite     116964636      4.48%     99.89% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess      2841152      0.11%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total       2613626262                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits          396181665                       # DTB read hits
system.switch_cpus11.dtb.read_misses           157429                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses      390922600                       # DTB read accesses
system.switch_cpus11.dtb.write_hits         105220811                       # DTB write hits
system.switch_cpus11.dtb.write_misses           24195                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses     101524982                       # DTB write accesses
system.switch_cpus11.dtb.data_hits          501402476                       # DTB hits
system.switch_cpus11.dtb.data_misses           181624                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses      492447582                       # DTB accesses
system.switch_cpus11.itb.fetch_hits        2314792650                       # ITB hits
system.switch_cpus11.itb.fetch_misses           28169                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses    2314820819                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             8668854595                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts        2342358960                       # Number of instructions committed
system.switch_cpus11.committedOps          2342358960                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses   1919721206                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses    402256430                       # Number of float alu accesses
system.switch_cpus11.num_func_calls           5544144                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts    162962687                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts         1919721206                       # number of integer instructions
system.switch_cpus11.num_fp_insts           402256430                       # number of float instructions
system.switch_cpus11.num_int_register_reads   3145106158                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes   1542375860                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads    452236129                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes    328104595                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs           501719659                       # number of memory refs
system.switch_cpus11.num_load_insts         396450156                       # Number of load instructions
system.switch_cpus11.num_store_insts        105269503                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     6325894690.696215                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2342959904.303786                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.270273                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.729727                       # Percentage of idle cycles
system.switch_cpus11.Branches               203866478                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass    152557947      6.51%      6.51% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu      1389906010     59.33%     65.85% # Class of executed instruction
system.switch_cpus11.op_class::IntMult       46072746      1.97%     67.81% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     67.81% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd     154689359      6.60%     74.42% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp      14056223      0.60%     75.02% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt       4623008      0.20%     75.21% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult     67817175      2.90%     78.11% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv       8225442      0.35%     78.46% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     78.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     78.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     78.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     78.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     78.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     78.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     78.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus11.op_class::MemRead      396699174     16.93%     95.39% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite     105275659      4.49%     99.89% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess      2617841      0.11%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total       2342540584                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits          397106639                       # DTB read hits
system.switch_cpus12.dtb.read_misses           156542                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses      392301205                       # DTB read accesses
system.switch_cpus12.dtb.write_hits         105043145                       # DTB write hits
system.switch_cpus12.dtb.write_misses           24554                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses     102183929                       # DTB write accesses
system.switch_cpus12.dtb.data_hits          502149784                       # DTB hits
system.switch_cpus12.dtb.data_misses           181096                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses      494485134                       # DTB accesses
system.switch_cpus12.itb.fetch_hits        2323976502                       # ITB hits
system.switch_cpus12.itb.fetch_misses           28562                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses    2324005064                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             8668854766                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts        2345759908                       # Number of instructions committed
system.switch_cpus12.committedOps          2345759908                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses   1920707072                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses    405161510                       # Number of float alu accesses
system.switch_cpus12.num_func_calls           5423864                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts    163411583                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts         1920707072                       # number of integer instructions
system.switch_cpus12.num_fp_insts           405161510                       # number of float instructions
system.switch_cpus12.num_int_register_reads   3149765999                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes   1542201631                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads    455382104                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes    330633090                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs           502470650                       # number of memory refs
system.switch_cpus12.num_load_insts         397377337                       # Number of load instructions
system.switch_cpus12.num_store_insts        105093313                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     6322493512.737061                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2346361253.262939                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.270666                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.729334                       # Percentage of idle cycles
system.switch_cpus12.Branches               204369458                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass    153175731      6.53%      6.53% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu      1390518481     59.27%     65.80% # Class of executed instruction
system.switch_cpus12.op_class::IntMult       45886684      1.96%     67.76% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     67.76% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd     155768692      6.64%     74.40% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp      14129969      0.60%     75.00% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt       4608738      0.20%     75.20% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult     68264252      2.91%     78.11% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv       8296378      0.35%     78.46% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     78.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     78.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     78.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     78.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     78.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     78.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     78.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus12.op_class::MemRead      397602796     16.95%     95.41% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite     105099590      4.48%     99.89% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess      2589693      0.11%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total       2345941004                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits          497035775                       # DTB read hits
system.switch_cpus13.dtb.read_misses           199933                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses      490556067                       # DTB read accesses
system.switch_cpus13.dtb.write_hits         131369042                       # DTB write hits
system.switch_cpus13.dtb.write_misses           30984                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses     127898718                       # DTB write accesses
system.switch_cpus13.dtb.data_hits          628404817                       # DTB hits
system.switch_cpus13.dtb.data_misses           230917                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses      618454785                       # DTB accesses
system.switch_cpus13.itb.fetch_hits        2905985357                       # ITB hits
system.switch_cpus13.itb.fetch_misses           36746                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses    2906022103                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             8669335266                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts        2934225447                       # Number of instructions committed
system.switch_cpus13.committedOps          2934225447                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses   2403607973                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses    504935833                       # Number of float alu accesses
system.switch_cpus13.num_func_calls           6824107                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts    204942682                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts         2403607973                       # number of integer instructions
system.switch_cpus13.num_fp_insts           504935833                       # number of float instructions
system.switch_cpus13.num_int_register_reads   3939467287                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes   1929991988                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads    567311044                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes    412083497                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs           628814985                       # number of memory refs
system.switch_cpus13.num_load_insts         497384337                       # Number of load instructions
system.switch_cpus13.num_store_insts        131430648                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     5734187450.418724                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2935147815.581276                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.338567                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.661433                       # Percentage of idle cycles
system.switch_cpus13.Branches               256219674                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass    191738807      6.53%      6.53% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu      1740325600     59.31%     65.84% # Class of executed instruction
system.switch_cpus13.op_class::IntMult       57240205      1.95%     67.79% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     67.79% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd     194085052      6.61%     74.41% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp      17589074      0.60%     75.00% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt       5759269      0.20%     75.20% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult     85084185      2.90%     78.10% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv      10288965      0.35%     78.45% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     78.45% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     78.45% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     78.45% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     78.45% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     78.45% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     78.45% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     78.45% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus13.op_class::MemRead      497647551     16.96%     95.41% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite     131439616      4.48%     99.89% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess      3258040      0.11%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total       2934456364                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits          438995071                       # DTB read hits
system.switch_cpus14.dtb.read_misses           173113                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses      433838249                       # DTB read accesses
system.switch_cpus14.dtb.write_hits         116196778                       # DTB write hits
system.switch_cpus14.dtb.write_misses           27140                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses     113256051                       # DTB write accesses
system.switch_cpus14.dtb.data_hits          555191849                       # DTB hits
system.switch_cpus14.dtb.data_misses           200253                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses      547094300                       # DTB accesses
system.switch_cpus14.itb.fetch_hits        2569573547                       # ITB hits
system.switch_cpus14.itb.fetch_misses           31837                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses    2569605384                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             8668854602                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts        2592652763                       # Number of instructions committed
system.switch_cpus14.committedOps          2592652763                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses   2122174027                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses    448994893                       # Number of float alu accesses
system.switch_cpus14.num_func_calls           5960304                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts    180813857                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts         2122174027                       # number of integer instructions
system.switch_cpus14.num_fp_insts           448994893                       # number of float instructions
system.switch_cpus14.num_int_register_reads   3480918669                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes   1703246853                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads    504665435                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes    366457125                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs           555542721                       # number of memory refs
system.switch_cpus14.num_load_insts         439292444                       # Number of load instructions
system.switch_cpus14.num_store_insts        116250277                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     6075536059.046006                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2593318542.953994                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.299154                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.700846                       # Percentage of idle cycles
system.switch_cpus14.Branches               226183279                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass    169168663      6.52%      6.52% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu      1536490398     59.26%     65.78% # Class of executed instruction
system.switch_cpus14.op_class::IntMult       50414446      1.94%     67.73% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     67.73% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd     172518371      6.65%     74.38% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp      15658973      0.60%     74.99% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt       5060651      0.20%     75.18% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult     75841563      2.93%     78.11% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv       9090854      0.35%     78.46% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     78.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     78.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     78.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     78.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     78.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     78.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     78.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     78.46% # Class of executed instruction
system.switch_cpus14.op_class::MemRead      439513526     16.95%     95.41% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite     116257062      4.48%     99.89% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess      2838509      0.11%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total       2592853016                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits          517104034                       # DTB read hits
system.switch_cpus15.dtb.read_misses           205679                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses      511151683                       # DTB read accesses
system.switch_cpus15.dtb.write_hits         136975032                       # DTB write hits
system.switch_cpus15.dtb.write_misses           31465                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses     132979728                       # DTB write accesses
system.switch_cpus15.dtb.data_hits          654079066                       # DTB hits
system.switch_cpus15.dtb.data_misses           237144                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses      644131411                       # DTB accesses
system.switch_cpus15.itb.fetch_hits        3025960399                       # ITB hits
system.switch_cpus15.itb.fetch_misses           35259                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses    3025995658                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             8668854186                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts        3055928808                       # Number of instructions committed
system.switch_cpus15.committedOps          3055928808                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses   2503318173                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses    526322455                       # Number of float alu accesses
system.switch_cpus15.num_func_calls           7054370                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts    212665701                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts         2503318173                       # number of integer instructions
system.switch_cpus15.num_fp_insts           526322455                       # number of float instructions
system.switch_cpus15.num_int_register_reads   4103539143                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes   2010881634                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads    591705816                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes    429426629                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs           654487763                       # number of memory refs
system.switch_cpus15.num_load_insts         517453940                       # Number of load instructions
system.switch_cpus15.num_store_insts        137033823                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     5612140778.090795                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     3056713407.909205                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.352609                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.647391                       # Percentage of idle cycles
system.switch_cpus15.Branches               265925394                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass    199354291      6.52%      6.52% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu      1812605332     59.31%     65.83% # Class of executed instruction
system.switch_cpus15.op_class::IntMult       59875953      1.96%     67.79% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     67.79% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd     202371461      6.62%     74.41% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp      18416909      0.60%     75.02% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt       6006051      0.20%     75.21% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult     88754647      2.90%     78.12% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv      10700793      0.35%     78.47% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     78.47% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     78.47% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     78.47% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     78.47% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     78.47% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     78.47% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     78.47% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     78.47% # Class of executed instruction
system.switch_cpus15.op_class::MemRead      517715472     16.94%     95.41% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite     137043222      4.48%     99.89% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess      3321821      0.11%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total       3056165952                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq            1652                       # Transaction distribution
system.system_bus.trans_dist::ReadResp       43372584                       # Transaction distribution
system.system_bus.trans_dist::WriteReq          97951                       # Transaction distribution
system.system_bus.trans_dist::WriteResp         97951                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty     31798671                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict     31497034                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq       383151                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq       261934                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp       409898                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq      22608737                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp     22553369                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq     43370932                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    189363721                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total    189363721                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      7090143                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total      7090143                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total          196453864                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side   6060686784                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total   6060686784                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side    194332340                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total    194332340                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total          6255019124                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                    189692264                       # Total snoops (count)
system.system_bus.snoop_fanout::samples     318980267                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.592388                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.491390                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1           130020062     40.76%     40.76% # Request fanout histogram
system.system_bus.snoop_fanout::2           188960205     59.24%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total       318980267                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001900                       # Number of seconds simulated
sim_ticks                                  1900439000                       # Number of ticks simulated
final_tick                               6606097688000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             3433306104                       # Simulator instruction rate (inst/s)
host_op_rate                               3433298737                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              145287616                       # Simulator tick rate (ticks/s)
host_mem_usage                                 902812                       # Number of bytes of host memory used
host_seconds                                    13.08                       # Real time elapsed on the host
sim_insts                                 44909277086                       # Number of instructions simulated
sim_ops                                   44909277086                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst         4288                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data         1536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data          320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data          896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst          448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data          448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst         2368                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data         1408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.inst       230848                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data       222720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst        37888                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data        12736                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.inst       111104                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data       131008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            760896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst         4288                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst         2368                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus11.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus13.inst       230848                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst        37888                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus15.inst       111104                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       389824                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       277376                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         277376                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst           67                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data           14                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.inst         3607                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data         3480                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst          592                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data          199                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.inst         1736                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data         2047                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              11889                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         4334                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              4334                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst      2256321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data       808234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst        33676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data       168382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst       101029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst      1347057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data       471470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst       235735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data       235735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst      1246028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data       740881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.inst        33676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.inst    121470881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data    117193975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst     19936446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data      6701609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.inst     58462282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data     68935651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            400379070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst      2256321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst        33676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst       101029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst      1347057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst       235735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst      1246028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus11.inst        33676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus13.inst    121470881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst     19936446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus15.inst     58462282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       205123132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      145953645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           145953645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      145953645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst      2256321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data       808234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst        33676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data       168382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst       101029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst      1347057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data       471470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst       235735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data       235735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst      1246028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data       740881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.inst        33676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.inst    121470881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data    117193975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst     19936446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data      6701609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.inst     58462282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data     68935651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           546332716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.data          448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data          192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data         1024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data          448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data          192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data          192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.inst       107840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data       600064                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.inst          832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data        73280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.inst          960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data       486720                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           1275264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus13.inst       107840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus14.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus15.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       109632                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       644928                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         644928                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data           36                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.inst         1685                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data         9376                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data         1145                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data         7605                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              19926                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks        10077                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             10077                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.data       235735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data        67353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data       101029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data        67353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data        67353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data        67353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data        67353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data        67353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data       538823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data      1212351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data       235735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data       101029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data       101029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.inst     56744784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data    315750203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.inst       437794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data     38559512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.inst       505146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data    256109246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            671036534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus13.inst     56744784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus14.inst       437794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus15.inst       505146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        57687724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      339357380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           339357380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      339357380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data       235735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data        67353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data       101029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data        67353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data        67353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data        67353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data        67353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data        67353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data       538823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data      1212351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data       235735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data       101029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data       101029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.inst     56744784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data    315750203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.inst       437794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data     38559512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.inst       505146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data    256109246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1010393914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      6                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                      721                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    294     41.18%     41.18% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    92     12.89%     54.06% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     2      0.28%     54.34% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.14%     54.48% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   325     45.52%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                714                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     294     43.11%     43.11% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     92     13.49%     56.60% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      2      0.29%     56.89% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.15%     57.04% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    293     42.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 682                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             1883113500     97.42%     97.42% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               6900000      0.36%     97.78% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22                 98000      0.01%     97.78% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.01%     97.79% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              42654500      2.21%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         1932930500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.901538                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.955182                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                 524     83.71%     83.71% # number of callpals executed
system.cpu00.kern.callpal::rdps                     7      1.12%     84.82% # number of callpals executed
system.cpu00.kern.callpal::rti                     95     15.18%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  626                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel              95                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements              39                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         393.485520                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             58214                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             416                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          139.937500                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   393.485520                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.768526                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.768526                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          363                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           79007                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          79007                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        24394                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         24394                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        13667                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        13667                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          672                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          672                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          570                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          570                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        38061                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          38061                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        38061                       # number of overall hits
system.cpu00.dcache.overall_hits::total         38061                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data           82                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total           82                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data           34                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total           34                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           15                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           15                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data          116                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          116                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data          116                       # number of overall misses
system.cpu00.dcache.overall_misses::total          116                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        24476                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        24476                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        13701                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        13701                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          585                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          585                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data        38177                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        38177                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data        38177                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        38177                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.003350                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.003350                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.002482                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.002482                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.021834                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.021834                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.025641                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.025641                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.003038                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.003038                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.003038                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.003038                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           22                       # number of writebacks
system.cpu00.dcache.writebacks::total              22                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             167                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs           1152244                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             679                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         1696.972018                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          446                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          258753                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         258753                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       129126                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        129126                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       129126                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         129126                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       129126                       # number of overall hits
system.cpu00.icache.overall_hits::total        129126                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst          167                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          167                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst          167                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          167                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst          167                       # number of overall misses
system.cpu00.icache.overall_misses::total          167                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       129293                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       129293                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       129293                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       129293                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       129293                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       129293                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.001292                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.001292                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.001292                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.001292                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.001292                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.001292                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks          167                       # number of writebacks
system.cpu00.icache.writebacks::total             167                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             1931543000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         1932930500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu01.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu01.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                   37                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 3                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               5                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         272.531718                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             27255                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             278                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           98.039568                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   272.531718                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.532289                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.532289                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          273                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          264                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.533203                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses            2391                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses           2391                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data          735                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total           735                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data          413                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          413                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data           10                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            7                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data         1148                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           1148                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data         1148                       # number of overall hits
system.cpu01.dcache.overall_hits::total          1148                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data           12                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data            4                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            2                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            5                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data           16                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total           16                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data           16                       # number of overall misses
system.cpu01.dcache.overall_misses::total           16                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data          747                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total          747                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data         1164                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         1164                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data         1164                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         1164                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.016064                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.016064                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.009592                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.009592                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.013746                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.013746                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.013746                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.013746                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            152232                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             512                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          297.328125                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst          512                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            6876                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           6876                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst         3438                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          3438                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst         3438                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           3438                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst         3438                       # number of overall hits
system.cpu01.icache.overall_hits::total          3438                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst         3438                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         3438                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst         3438                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         3438                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst         3438                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         3438                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                       42                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                     10     26.32%     26.32% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     2      5.26%     31.58% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1      2.63%     34.21% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                    25     65.79%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                 38                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                      10     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      2      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1      4.55%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                      9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                  22                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             1931538500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31               1129500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         1932930500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::swpipl                  32     82.05%     82.05% # number of callpals executed
system.cpu02.kern.callpal::rdps                     4     10.26%     92.31% # number of callpals executed
system.cpu02.kern.callpal::rti                      3      7.69%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                   39                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements              26                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         373.154192                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             18974                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             379                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           50.063325                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   373.154192                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.728817                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.728817                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          353                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3          263                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses            2676                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses           2676                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data          784                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total           784                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data          416                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          416                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data           18                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            7                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data         1200                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           1200                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data         1200                       # number of overall hits
system.cpu02.dcache.overall_hits::total          1200                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data           65                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data            6                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            2                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            5                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data           71                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data           71                       # number of overall misses
system.cpu02.dcache.overall_misses::total           71                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data          849                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total          849                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data          422                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total          422                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data         1271                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         1271                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data         1271                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         1271                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.076561                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.076561                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.014218                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.014218                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.055862                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.055862                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.055862                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.055862                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu02.dcache.writebacks::total               9                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements              77                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            933061                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             589                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1584.144312                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          377                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          135                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses            7497                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses           7497                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst         3633                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total          3633                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst         3633                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total           3633                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst         3633                       # number of overall hits
system.cpu02.icache.overall_hits::total          3633                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst           77                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst           77                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           77                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst           77                       # number of overall misses
system.cpu02.icache.overall_misses::total           77                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst         3710                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total         3710                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst         3710                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total         3710                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst         3710                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total         3710                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.020755                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.020755                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.020755                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.020755                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.020755                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.020755                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks           77                       # number of writebacks
system.cpu02.icache.writebacks::total              77                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             1931542000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31               1126000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         1932930500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu03.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu03.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                   37                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements               7                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         370.069016                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             29520                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             359                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           82.228412                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   370.069016                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.722791                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.722791                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          265                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4           84                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses            2632                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses           2632                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data          814                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total           814                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data          413                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          413                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data           17                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            7                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data         1227                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           1227                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data         1227                       # number of overall hits
system.cpu03.dcache.overall_hits::total          1227                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data           34                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data            4                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            3                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            5                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data           38                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total           38                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data           38                       # number of overall misses
system.cpu03.dcache.overall_misses::total           38                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data          848                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total          848                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data         1265                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         1265                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data         1265                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         1265                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.040094                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.040094                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.009592                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.009592                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.150000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.150000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.030040                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.030040                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.030040                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.030040                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               4                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            974051                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             516                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         1887.695736                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          144                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses            7364                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses           7364                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst         3676                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          3676                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst         3676                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           3676                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst         3676                       # number of overall hits
system.cpu03.icache.overall_hits::total          3676                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst            4                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst            4                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst            4                       # number of overall misses
system.cpu03.icache.overall_misses::total            4                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst         3680                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         3680                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst         3680                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         3680                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst         3680                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         3680                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.001087                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.001087                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.001087                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.001087                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.001087                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.001087                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks            4                       # number of writebacks
system.cpu03.icache.writebacks::total               4                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             1931542000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31               1126000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         1932930500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu04.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu04.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                   37                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements               7                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         378.277381                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             24276                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             370                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           65.610811                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   378.277381                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.738823                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.738823                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          363                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3          254                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses            2604                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses           2604                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data          804                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total           804                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data          413                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          413                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data           16                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data            7                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data         1217                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           1217                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data         1217                       # number of overall hits
system.cpu04.dcache.overall_hits::total          1217                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data           32                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data            4                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data            3                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data            5                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data           36                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total           36                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data           36                       # number of overall misses
system.cpu04.dcache.overall_misses::total           36                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data          836                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total          836                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data         1253                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         1253                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data         1253                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         1253                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.038278                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.038278                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.009592                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.009592                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.028731                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.028731                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.028731                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.028731                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               4                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           1584727                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             516                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         3071.176357                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst          512                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          366                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          146                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses            7304                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses           7304                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst         3646                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          3646                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst         3646                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           3646                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst         3646                       # number of overall hits
system.cpu04.icache.overall_hits::total          3646                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst            4                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst            4                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst            4                       # number of overall misses
system.cpu04.icache.overall_misses::total            4                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst         3650                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         3650                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst         3650                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         3650                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst         3650                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         3650                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.001096                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.001096                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.001096                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.001096                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.001096                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.001096                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks            4                       # number of writebacks
system.cpu04.icache.writebacks::total               4                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             1931543000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         1932930500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu05.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu05.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                   37                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements               5                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         255.669048                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             29404                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             261                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          112.659004                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   255.669048                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.499354                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.499354                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses            2566                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses           2566                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data          789                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total           789                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data          413                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          413                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data           15                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data            7                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data         1202                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           1202                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data         1202                       # number of overall hits
system.cpu05.dcache.overall_hits::total          1202                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data           30                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total           30                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data            4                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data            3                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data            5                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data           34                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total           34                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data           34                       # number of overall misses
system.cpu05.dcache.overall_misses::total           34                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data          819                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total          819                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data         1236                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         1236                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data         1236                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         1236                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.036630                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.036630                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.009592                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.009592                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.027508                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.027508                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.027508                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.027508                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            139352                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             512                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          272.171875                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          512                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            7230                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           7230                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst         3615                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          3615                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst         3615                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           3615                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst         3615                       # number of overall hits
system.cpu05.icache.overall_hits::total          3615                       # number of overall hits
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst         3615                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         3615                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst         3615                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         3615                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst         3615                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         3615                       # number of overall (read+write) accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             1931543000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         1932930500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu06.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu06.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                   37                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements               6                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         214.292842                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             60566                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             220                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs          275.300000                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   214.292842                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.418541                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.418541                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          214                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.417969                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses            2538                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses           2538                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data          779                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total           779                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data          413                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          413                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data           14                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data            7                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data         1192                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           1192                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data         1192                       # number of overall hits
system.cpu06.dcache.overall_hits::total          1192                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data           28                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           28                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data            4                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data            3                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data            5                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data           32                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total           32                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data           32                       # number of overall misses
system.cpu06.dcache.overall_misses::total           32                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data          807                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total          807                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data         1224                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         1224                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data         1224                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         1224                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.034696                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.034696                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.009592                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.009592                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.176471                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.176471                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.026144                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.026144                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.026144                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.026144                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           1558198                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             512                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         3043.355469                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            7170                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           7170                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst         3585                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          3585                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst         3585                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           3585                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst         3585                       # number of overall hits
system.cpu06.icache.overall_hits::total          3585                       # number of overall hits
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst         3585                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         3585                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst         3585                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         3585                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst         3585                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         3585                       # number of overall (read+write) accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             1931542000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31               1126000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         1932930500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu07.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu07.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                   37                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               7                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         362.440106                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             24429                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             354                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           69.008475                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   362.440106                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.707891                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.707891                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          263                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4           82                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.677734                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            2517                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           2517                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data          777                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total           777                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data          413                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          413                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data           13                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            7                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data         1190                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           1190                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data         1190                       # number of overall hits
system.cpu07.dcache.overall_hits::total          1190                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data           23                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            4                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            3                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            5                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data           27                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total           27                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data           27                       # number of overall misses
system.cpu07.dcache.overall_misses::total           27                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data          800                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total          800                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data         1217                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         1217                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data         1217                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         1217                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.028750                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.028750                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.009592                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.009592                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.022186                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.022186                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.022186                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.022186                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu07.dcache.writebacks::total               1                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               4                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            877620                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             516                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         1700.813953                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst          512                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          137                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            7124                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           7124                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst         3556                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          3556                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst         3556                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           3556                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst         3556                       # number of overall hits
system.cpu07.icache.overall_hits::total          3556                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst            4                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst            4                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst            4                       # number of overall misses
system.cpu07.icache.overall_misses::total            4                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst         3560                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         3560                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst         3560                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         3560                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst         3560                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         3560                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.001124                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.001124                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.001124                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.001124                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.001124                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.001124                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks            4                       # number of writebacks
system.cpu07.icache.writebacks::total               4                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                       50                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                     15     32.61%     32.61% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     2      4.35%     36.96% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      2.17%     39.13% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                    28     60.87%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                 46                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                      15     46.88%     46.88% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      2      6.25%     53.12% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      3.12%     56.25% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                     14     43.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                  32                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             1931426500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31               1241500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         1932930500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.500000                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.695652                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::swpipl                  40     85.11%     85.11% # number of callpals executed
system.cpu08.kern.callpal::rdps                     4      8.51%     93.62% # number of callpals executed
system.cpu08.kern.callpal::rti                      3      6.38%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                   47                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements              32                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         365.357400                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             17948                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             383                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           46.861619                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   365.357400                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.713589                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.713589                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          320                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses            2710                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses           2710                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data          784                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total           784                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data          449                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          449                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            9                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data           11                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data         1233                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           1233                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data         1233                       # number of overall hits
system.cpu08.dcache.overall_hits::total          1233                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data           47                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data           11                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            8                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            6                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data           58                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total           58                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data           58                       # number of overall misses
system.cpu08.dcache.overall_misses::total           58                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data          831                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total          831                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data          460                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          460                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data         1291                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         1291                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data         1291                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         1291                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.056558                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.056558                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.023913                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.023913                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.470588                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.470588                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.352941                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.352941                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.044926                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.044926                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.044926                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.044926                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks           12                       # number of writebacks
system.cpu08.dcache.writebacks::total              12                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements              47                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            282530                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             559                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          505.420394                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          442                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses            7947                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses           7947                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst         3903                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          3903                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst         3903                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           3903                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst         3903                       # number of overall hits
system.cpu08.icache.overall_hits::total          3903                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst           47                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst           47                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           47                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst           47                       # number of overall misses
system.cpu08.icache.overall_misses::total           47                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst         3950                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         3950                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst         3950                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         3950                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst         3950                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         3950                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.011899                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.011899                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.011899                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.011899                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.011899                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.011899                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks           47                       # number of writebacks
system.cpu08.icache.writebacks::total              47                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                       80                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                     30     39.47%     39.47% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     2      2.63%     42.11% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1      1.32%     43.42% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                    43     56.58%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                 76                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      30     48.39%     48.39% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      2      3.23%     51.61% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1      1.61%     53.23% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     29     46.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                  62                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             1931147500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22                 98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31               1520500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         1932930500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.674419                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.815789                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::swpipl                  70     90.91%     90.91% # number of callpals executed
system.cpu09.kern.callpal::rdps                     4      5.19%     96.10% # number of callpals executed
system.cpu09.kern.callpal::rti                      3      3.90%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                   77                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements              37                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         364.456613                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             24862                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             409                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           60.787286                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   364.456613                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.711829                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.711829                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses            3908                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses           3908                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data         1151                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          1151                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data          641                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          641                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data           11                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            9                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            9                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data         1792                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           1792                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data         1792                       # number of overall hits
system.cpu09.dcache.overall_hits::total          1792                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data           68                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data           16                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            8                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            8                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data           84                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total           84                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data           84                       # number of overall misses
system.cpu09.dcache.overall_misses::total           84                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data         1219                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         1219                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data          657                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          657                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data         1876                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         1876                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data         1876                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         1876                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.055783                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.055783                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.024353                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.024353                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.421053                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.421053                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.470588                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.470588                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.044776                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.044776                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.044776                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.044776                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks           14                       # number of writebacks
system.cpu09.dcache.writebacks::total              14                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements              51                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           1213479                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             563                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         2155.380107                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          418                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           11199                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          11199                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst         5523                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          5523                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst         5523                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           5523                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst         5523                       # number of overall hits
system.cpu09.icache.overall_hits::total          5523                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst           51                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst           51                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           51                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst           51                       # number of overall misses
system.cpu09.icache.overall_misses::total           51                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst         5574                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         5574                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst         5574                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         5574                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst         5574                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         5574                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.009150                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.009150                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.009150                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.009150                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.009150                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.009150                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks           51                       # number of writebacks
system.cpu09.icache.writebacks::total              51                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                       42                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                     10     26.32%     26.32% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     2      5.26%     31.58% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      2.63%     34.21% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                    25     65.79%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                 38                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      10     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      2      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      4.55%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                      9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                  22                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             1890066000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31               1233500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         1891562000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                  32     82.05%     82.05% # number of callpals executed
system.cpu10.kern.callpal::rdps                     4     10.26%     92.31% # number of callpals executed
system.cpu10.kern.callpal::rti                      3      7.69%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                   39                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements              45                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         410.624395                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             26599                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             427                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           62.292740                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   410.624395                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.802001                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.802001                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          382                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3          376                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            2822                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           2822                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data          808                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total           808                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data          433                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          433                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data           20                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data           11                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data         1241                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           1241                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data         1241                       # number of overall hits
system.cpu10.dcache.overall_hits::total          1241                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data           85                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total           85                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data            4                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            3                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data           89                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total           89                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data           89                       # number of overall misses
system.cpu10.dcache.overall_misses::total           89                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data          893                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total          893                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data          437                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          437                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data         1330                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         1330                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data         1330                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         1330                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.095185                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.095185                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.009153                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.009153                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.214286                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.214286                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.066917                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.066917                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.066917                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.066917                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks           17                       # number of writebacks
system.cpu10.dcache.writebacks::total              17                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             116                       # number of replacements
system.cpu10.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            562247                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             628                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          895.297771                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst          512                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst            1                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          466                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            7962                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           7962                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst         3807                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          3807                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst         3807                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           3807                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst         3807                       # number of overall hits
system.cpu10.icache.overall_hits::total          3807                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst          116                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          116                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst          116                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          116                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst          116                       # number of overall misses
system.cpu10.icache.overall_misses::total          116                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst         3923                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         3923                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst         3923                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         3923                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst         3923                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         3923                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.029569                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.029569                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.029569                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.029569                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.029569                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.029569                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          116                       # number of writebacks
system.cpu10.icache.writebacks::total             116                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             1931542000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31               1126000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         1932930500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu11.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu11.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                   37                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               7                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         364.618634                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             23579                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             347                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           67.951009                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   364.618634                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.712146                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.712146                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          340                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3          249                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4           89                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            2487                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           2487                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data          769                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total           769                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data          413                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          413                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data           12                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            7                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data         1182                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           1182                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data         1182                       # number of overall hits
system.cpu11.dcache.overall_hits::total          1182                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data           19                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data            4                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            3                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            5                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data           23                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total           23                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data           23                       # number of overall misses
system.cpu11.dcache.overall_misses::total           23                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data          788                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total          788                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data         1205                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         1205                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data         1205                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         1205                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.024112                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.024112                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.009592                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.009592                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.019087                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.019087                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.019087                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.019087                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               4                       # number of replacements
system.cpu11.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            791143                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             516                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         1533.222868                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst          512                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst            1                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          376                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            7064                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           7064                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst         3526                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          3526                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst         3526                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           3526                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst         3526                       # number of overall hits
system.cpu11.icache.overall_hits::total          3526                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst            4                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst            4                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst            4                       # number of overall misses
system.cpu11.icache.overall_misses::total            4                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst         3530                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         3530                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst         3530                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         3530                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst         3530                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         3530                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.001133                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.001133                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.001133                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.001133                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.001133                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.001133                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks            4                       # number of writebacks
system.cpu11.icache.writebacks::total               4                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             1931542000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31               1126000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         1932930500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu12.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu12.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                   37                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               8                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         385.274485                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             24187                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             373                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           64.844504                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   385.274485                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.752489                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.752489                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          365                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3          247                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          116                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            2459                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           2459                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data          759                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total           759                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data          411                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          411                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data           11                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            6                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data         1170                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           1170                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data         1170                       # number of overall hits
system.cpu12.dcache.overall_hits::total          1170                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data           17                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data            6                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            3                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            6                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data           23                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total           23                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data           23                       # number of overall misses
system.cpu12.dcache.overall_misses::total           23                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data          776                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total          776                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data         1193                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         1193                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data         1193                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         1193                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.021907                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.021907                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.014388                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.014388                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.019279                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.019279                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.019279                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.019279                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu12.dcache.writebacks::total               1                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               4                       # number of replacements
system.cpu12.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           1165287                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             516                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         2258.308140                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst          512                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst            1                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          360                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          152                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            7004                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           7004                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst         3496                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          3496                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst         3496                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           3496                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst         3496                       # number of overall hits
system.cpu12.icache.overall_hits::total          3496                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst            4                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst            4                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst            4                       # number of overall misses
system.cpu12.icache.overall_misses::total            4                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst         3500                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         3500                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst         3500                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         3500                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst         3500                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         3500                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.001143                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.001143                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.001143                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.001143                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.001143                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.001143                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks            4                       # number of writebacks
system.cpu12.icache.writebacks::total               4                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                     6255                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                   2044     49.17%     49.17% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     2      0.05%     49.22% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      0.02%     49.24% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                  2110     50.76%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total               4157                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    2044     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      2      0.05%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      0.02%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   2043     49.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                4090                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             1292374000     76.19%     76.19% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22                 98000      0.01%     76.20% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.01%     76.21% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             403593500     23.79%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         1696230000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.968246                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.983883                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.syscall::2                        1      6.25%      6.25% # number of syscalls executed
system.cpu13.kern.syscall::3                        1      6.25%     12.50% # number of syscalls executed
system.cpu13.kern.syscall::4                        5     31.25%     43.75% # number of syscalls executed
system.cpu13.kern.syscall::6                        2     12.50%     56.25% # number of syscalls executed
system.cpu13.kern.syscall::19                       2     12.50%     68.75% # number of syscalls executed
system.cpu13.kern.syscall::45                       1      6.25%     75.00% # number of syscalls executed
system.cpu13.kern.syscall::54                       1      6.25%     81.25% # number of syscalls executed
system.cpu13.kern.syscall::71                       1      6.25%     87.50% # number of syscalls executed
system.cpu13.kern.syscall::73                       1      6.25%     93.75% # number of syscalls executed
system.cpu13.kern.syscall::130                      1      6.25%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                   16                       # number of syscalls executed
system.cpu13.kern.callpal::wripir                   1      0.02%      0.02% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  28      0.55%      0.57% # number of callpals executed
system.cpu13.kern.callpal::tbi                      3      0.06%      0.63% # number of callpals executed
system.cpu13.kern.callpal::swpipl                4100     80.39%     81.02% # number of callpals executed
system.cpu13.kern.callpal::rdps                    22      0.43%     81.45% # number of callpals executed
system.cpu13.kern.callpal::rdusp                    1      0.02%     81.47% # number of callpals executed
system.cpu13.kern.callpal::rti                     54      1.06%     82.53% # number of callpals executed
system.cpu13.kern.callpal::callsys                 28      0.55%     83.08% # number of callpals executed
system.cpu13.kern.callpal::imb                      6      0.12%     83.20% # number of callpals executed
system.cpu13.kern.callpal::rdunique               857     16.80%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                 5100                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel              83                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                52                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                53                      
system.cpu13.kern.mode_good::user                  52                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.638554                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.777778                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel        771772500     47.54%     47.54% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user          851565500     52.46%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     28                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements           27177                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         502.997360                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs            737905                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           27583                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           26.752166                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   502.997360                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.982417                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.982417                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         1503639                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        1503639                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data       463986                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        463986                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data       233019                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       233019                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data         6517                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         6517                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data         7154                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         7154                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data       697005                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         697005                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data       697005                       # number of overall hits
system.cpu13.dcache.overall_hits::total        697005                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data        18581                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        18581                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data         8194                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         8194                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data          697                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          697                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data           43                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           43                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data        26775                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        26775                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data        26775                       # number of overall misses
system.cpu13.dcache.overall_misses::total        26775                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data       482567                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       482567                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data       241213                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       241213                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data         7214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total         7214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data         7197                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         7197                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data       723780                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       723780                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data       723780                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       723780                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038504                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038504                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.033970                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.033970                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.096618                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.096618                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.005975                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.005975                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.036993                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.036993                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.036993                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.036993                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks        19776                       # number of writebacks
system.cpu13.dcache.writebacks::total           19776                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            9582                       # number of replacements
system.cpu13.icache.tags.tagsinuse         511.976294                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           4167699                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs           10094                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          412.888746                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   511.976294                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.999954                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.999954                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         6497413                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        6497413                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst      3234326                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       3234326                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst      3234326                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        3234326                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst      3234326                       # number of overall hits
system.cpu13.icache.overall_hits::total       3234326                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst         9587                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         9587                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst         9587                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         9587                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst         9587                       # number of overall misses
system.cpu13.icache.overall_misses::total         9587                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst      3243913                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      3243913                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst      3243913                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      3243913                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst      3243913                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      3243913                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.002955                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.002955                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.002955                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.002955                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.002955                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.002955                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         9582                       # number of writebacks
system.cpu13.icache.writebacks::total            9582                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      4                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                      822                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                    101     43.53%     43.53% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     2      0.86%     44.40% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     3      1.29%     45.69% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   126     54.31%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                232                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     101     49.03%     49.03% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      2      0.97%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      3      1.46%     51.46% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    100     48.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 206                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             1924355000     99.55%     99.55% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22                 98000      0.01%     99.55% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                351500      0.02%     99.57% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31               8258000      0.43%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         1933062500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.793651                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.887931                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu14.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu14.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    3                       # number of syscalls executed
system.cpu14.kern.callpal::wripir                   1      0.32%      0.32% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  58     18.83%     19.16% # number of callpals executed
system.cpu14.kern.callpal::tbi                      5      1.62%     20.78% # number of callpals executed
system.cpu14.kern.callpal::swpipl                 157     50.97%     71.75% # number of callpals executed
system.cpu14.kern.callpal::rdps                     5      1.62%     73.38% # number of callpals executed
system.cpu14.kern.callpal::rti                     71     23.05%     96.43% # number of callpals executed
system.cpu14.kern.callpal::callsys                  9      2.92%     99.35% # number of callpals executed
system.cpu14.kern.callpal::imb                      2      0.65%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  308                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel             129                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                67                      
system.cpu14.kern.mode_good::user                  67                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.519380                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.683673                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel       2038233000     99.60%     99.60% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user            8194500      0.40%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements            2122                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         397.334785                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             62064                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            2578                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           24.074476                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   397.334785                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.776045                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.776045                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           84575                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          84575                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data        24371                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         24371                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data        13405                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        13405                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data          434                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          434                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data          464                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          464                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data        37776                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          37776                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data        37776                       # number of overall hits
system.cpu14.dcache.overall_hits::total         37776                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data         1707                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1707                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data          651                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          651                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data           48                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data           18                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data         2358                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         2358                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data         2358                       # number of overall misses
system.cpu14.dcache.overall_misses::total         2358                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data        26078                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        26078                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data        14056                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total        14056                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data          482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data          482                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          482                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data        40134                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        40134                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data        40134                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        40134                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.065457                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.065457                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.046315                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.046315                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.099585                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.099585                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.037344                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.037344                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.058753                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.058753                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.058753                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.058753                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks         1052                       # number of writebacks
system.cpu14.dcache.writebacks::total            1052                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            1366                       # number of replacements
system.cpu14.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           1102704                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            1878                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          587.169329                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst          512                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses          293178                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses         293178                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst       144540                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        144540                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst       144540                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         144540                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst       144540                       # number of overall hits
system.cpu14.icache.overall_hits::total        144540                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst         1366                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1366                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst         1366                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1366                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst         1366                       # number of overall misses
system.cpu14.icache.overall_misses::total         1366                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst       145906                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       145906                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst       145906                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       145906                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst       145906                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       145906                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.009362                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.009362                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.009362                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.009362                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.009362                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.009362                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks         1366                       # number of writebacks
system.cpu14.icache.writebacks::total            1366                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                     1348                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                    303     48.87%     48.87% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     2      0.32%     49.19% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     1      0.16%     49.35% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   314     50.65%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                620                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     301     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      2      0.33%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      1      0.17%     50.33% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    300     49.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 604                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             2124316500     99.23%     99.23% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22                 98000      0.00%     99.24% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                112000      0.01%     99.24% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              16184000      0.76%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         2140710500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                0.993399                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.955414                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.974194                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu15.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu15.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu15.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu15.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu15.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu15.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                   12                       # number of syscalls executed
system.cpu15.kern.callpal::wripir                  15      2.11%      2.11% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  53      7.46%      9.58% # number of callpals executed
system.cpu15.kern.callpal::tbi                      1      0.14%      9.72% # number of callpals executed
system.cpu15.kern.callpal::swpipl                 515     72.54%     82.25% # number of callpals executed
system.cpu15.kern.callpal::rdps                     5      0.70%     82.96% # number of callpals executed
system.cpu15.kern.callpal::wrusp                    1      0.14%     83.10% # number of callpals executed
system.cpu15.kern.callpal::rti                    102     14.37%     97.46% # number of callpals executed
system.cpu15.kern.callpal::callsys                 15      2.11%     99.58% # number of callpals executed
system.cpu15.kern.callpal::imb                      3      0.42%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  710                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel             154                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                96                      
system.cpu15.kern.mode_good::user                  97                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.623377                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.768924                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel       3569269500     97.93%     97.93% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user           75508000      2.07%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements           12781                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         430.416585                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs            188254                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           13293                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           14.161890                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   430.416585                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.840657                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.840657                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          371198                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         371198                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data        81258                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         81258                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data        82336                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        82336                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data         1177                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         1177                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data         1287                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         1287                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data       163594                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         163594                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data       163594                       # number of overall hits
system.cpu15.dcache.overall_hits::total        163594                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data         5887                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         5887                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data         6968                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         6968                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data          161                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          161                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data           40                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           40                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data        12855                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        12855                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data        12855                       # number of overall misses
system.cpu15.dcache.overall_misses::total        12855                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data        87145                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        87145                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data        89304                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        89304                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data         1338                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total         1338                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data         1327                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         1327                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data       176449                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       176449                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data       176449                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       176449                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.067554                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.067554                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.078026                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.078026                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.120329                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.120329                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.030143                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.030143                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.072854                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.072854                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.072854                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.072854                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         8395                       # number of writebacks
system.cpu15.dcache.writebacks::total            8395                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            4640                       # number of replacements
system.cpu15.icache.tags.tagsinuse         511.974695                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           1458812                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            5151                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          283.209474                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   511.974695                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.999951                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.999951                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses          953321                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses         953321                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst       469699                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        469699                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst       469699                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         469699                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst       469699                       # number of overall hits
system.cpu15.icache.overall_hits::total        469699                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst         4641                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         4641                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst         4641                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         4641                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst         4641                       # number of overall misses
system.cpu15.icache.overall_misses::total         4641                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst       474340                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       474340                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst       474340                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       474340                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst       474340                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       474340                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.009784                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.009784                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.009784                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.009784                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.009784                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.009784                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks         4640                       # number of writebacks
system.cpu15.icache.writebacks::total            4640                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 440                       # Transaction distribution
system.iobus.trans_dist::WriteResp                440                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          316                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2742                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2742                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests          1068                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests          300                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests          529                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            2456                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops          846                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         1610                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 552                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp               1148                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                395                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               395                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty           32                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean          134                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict               15                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq               43                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             50                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp              93                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq                21                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp               21                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq            256                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq           340                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side          402                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side         2173                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side           52                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side          220                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side          177                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side           98                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side           94                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side           90                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side           86                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side           79                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                   3495                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side        15040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side        10619                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side          984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side         9152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side         5080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side         2456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side         2328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side         2200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side         2072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side         1816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                   52515                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            61193                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             63072                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.188055                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.024602                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   60024     95.17%     95.17% # Request fanout histogram
system.l2bus0.snoop_fanout::1                     948      1.50%     96.67% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     400      0.63%     97.30% # Request fanout histogram
system.l2bus0.snoop_fanout::3                     247      0.39%     97.70% # Request fanout histogram
system.l2bus0.snoop_fanout::4                     199      0.32%     98.01% # Request fanout histogram
system.l2bus0.snoop_fanout::5                     309      0.49%     98.50% # Request fanout histogram
system.l2bus0.snoop_fanout::6                     109      0.17%     98.67% # Request fanout histogram
system.l2bus0.snoop_fanout::7                     311      0.49%     99.17% # Request fanout histogram
system.l2bus0.snoop_fanout::8                     525      0.83%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               63072                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests        117159                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        54263                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests        10750                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           25867                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops        21081                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         4786                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              43157                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 45                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                45                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        29267                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean        11586                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict            10564                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              311                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            129                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             440                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq             15543                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp            15543                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          15816                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         27341                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side           98                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side          167                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side          228                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side          312                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side          229                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side           68                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side           72                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side        27070                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side        81094                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side         3268                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side         6617                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side        12350                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side        38094                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 169787                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side         4632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side         6296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side        12544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side         6872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side         1496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side         1432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side      1118912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side      3010147                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side       121728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side       219624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side       493376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side      1367504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 6371731                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            64685                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            181821                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.542869                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            1.536956                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                  142472     78.36%     78.36% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   26149     14.38%     92.74% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    2441      1.34%     94.08% # Request fanout histogram
system.l2bus1.snoop_fanout::3                     879      0.48%     94.57% # Request fanout histogram
system.l2bus1.snoop_fanout::4                     623      0.34%     94.91% # Request fanout histogram
system.l2bus1.snoop_fanout::5                    1076      0.59%     95.50% # Request fanout histogram
system.l2bus1.snoop_fanout::6                    1527      0.84%     96.34% # Request fanout histogram
system.l2bus1.snoop_fanout::7                    5229      2.88%     99.22% # Request fanout histogram
system.l2bus1.snoop_fanout::8                    1425      0.78%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              181821                       # Request fanout histogram
system.l2cache0.tags.replacements                  73                       # number of replacements
system.l2cache0.tags.tagsinuse            3663.813551                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 12774                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                3643                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                3.506451                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1165.174715                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst   400.684565                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data   983.130927                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst            1                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data     2.000145                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst    40.844477                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data   177.842023                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst   381.000805                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data   194.516145                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst           14                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   163.908667                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data     0.844507                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data     1.844508                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst    50.533287                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data    86.488780                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.284466                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.097823                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.240022                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.000488                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.009972                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.043418                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.093018                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.047489                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.003418                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.040017                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.000206                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.000450                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.012337                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.021115                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.894486                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3570                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3         3550                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.871582                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses                6397                       # Number of tag accesses
system.l2cache0.tags.data_accesses               6397                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks           32                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total           32                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks          134                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total          134                       # number of WritebackClean hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data            4                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data            2                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total               6                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst          100                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst           76                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst            4                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst            4                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst            1                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total          185                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data           22                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data            9                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data           41                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data           17                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data           18                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data           19                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data           19                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data            8                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total          153                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst          100                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data           26                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data            9                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst           76                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data           43                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst            4                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data           17                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst            4                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data           18                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data           19                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data           19                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data            8                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total                344                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst          100                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data           26                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data            9                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst           76                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data           43                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst            4                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data           17                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst            4                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data           18                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data           19                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data           19                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst            1                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data            8                       # number of overall hits
system.l2cache0.overall_hits::total               344                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data           22                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total           43                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data           14                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data            4                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            4                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           37                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data            8                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total            15                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst           67                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst            1                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst            3                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total           71                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data           54                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data            2                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data            8                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data            2                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data            2                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data            2                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data            3                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data           12                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total           85                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst           67                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data           62                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data            9                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data            3                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data            3                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data            3                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst            3                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data           13                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total              171                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst           67                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data           62                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data            9                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data            3                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data            3                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data            3                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data            4                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst            3                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data           13                       # number of overall misses
system.l2cache0.overall_misses::total             171                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks           32                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total           32                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks          134                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total          134                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total           43                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total           21                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst          167                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst           77                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total          256                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data           76                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data           49                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data           19                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data           20                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data           21                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data           22                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data           20                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total          238                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst          167                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data           88                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data           12                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst           77                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data           52                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data           20                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data           21                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data           22                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data           23                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data           21                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total            515                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst          167                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data           88                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data           12                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst           77                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data           52                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data           20                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data           21                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data           22                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data           23                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data           21                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total           515                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.666667                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.333333                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.714286                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.401198                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.012987                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.750000                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.277344                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.710526                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.181818                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.163265                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.105263                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.100000                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.095238                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.136364                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.600000                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.357143                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.401198                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.704545                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.250000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.012987                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.173077                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.150000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.142857                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.136364                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.173913                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.750000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.619048                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.332039                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.401198                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.704545                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.250000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.012987                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.173077                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.150000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.142857                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.136364                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.173913                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.750000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.619048                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.332039                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks             42                       # number of writebacks
system.l2cache0.writebacks::total                  42                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               33011                       # number of replacements
system.l2cache1.tags.tagsinuse            3993.307832                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 89478                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               36974                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                2.420025                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1250.736916                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst    14.468792                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data     8.281039                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst     1.288621                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data     4.734004                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst    20.214022                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data    19.203178                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.inst     0.307026                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data     1.431177                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.inst     0.506758                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     0.606828                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.inst   825.583590                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data  1519.853210                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst    43.470161                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data    32.845963                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst    91.611283                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data   158.165264                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.305356                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.003532                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.002022                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.000315                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.001156                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.004935                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.004688                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.inst     0.000075                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.000349                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.inst     0.000124                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000148                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.inst     0.201558                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.371058                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.010613                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.008019                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.022366                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.038615                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.974929                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3963                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          883                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2939                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.967529                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              927966                       # Number of tag accesses
system.l2cache1.tags.data_accesses             927966                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        29267                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        29267                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks        11586                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total        11586                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus08.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus13.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus14.data            3                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus15.data            5                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             11                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus13.data            2                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus15.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            3                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data         3703                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data           60                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data          539                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            4302                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst            7                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst           44                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst           79                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst            3                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst            4                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst         4295                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst          761                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst         2890                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         8083                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data           19                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data           22                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data           43                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data            7                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data           11                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data        10374                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data          871                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data         2617                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total        13964                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst            7                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data           19                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst           44                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data           22                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst           79                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data           43                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst            3                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data            7                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst            4                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data           11                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst         4295                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data        14077                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst          761                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data          931                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst         2890                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data         3156                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              26349                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst            7                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data           19                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst           44                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data           22                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst           79                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data           43                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst            3                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data            7                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst            4                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data           11                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst         4295                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data        14077                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst          761                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data          931                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst         2890                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data         3156                       # number of overall hits
system.l2cache1.overall_hits::total             26349                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data            5                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data            5                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data          195                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data            8                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data            8                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          227                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data           16                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data           11                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           39                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data            4                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data            6                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data            3                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data         4230                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data          562                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data         6358                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total         11165                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst           40                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst            7                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst           37                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus11.inst            1                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus13.inst         5292                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst          605                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus15.inst         1751                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         7733                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data           28                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data           37                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data           36                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            5                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data         8742                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data          790                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data         3312                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total        12952                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst           40                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data           32                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst            7                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data           43                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst           37                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data           39                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.inst            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data            6                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.inst         5292                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data        12972                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst          605                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data         1352                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.inst         1751                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data         9670                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            31850                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst           40                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data           32                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst            7                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data           43                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst           37                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data           39                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.inst            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data            6                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.inst         5292                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data        12972                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst          605                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data         1352                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.inst         1751                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data         9670                       # number of overall misses
system.l2cache1.overall_misses::total           31850                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        29267                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        29267                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks        11586                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total        11586                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data          196                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          238                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data         7933                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data          622                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data         6897                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total        15467                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst           47                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst           51                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst          116                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst         9587                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst         1366                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst         4641                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        15816                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data           59                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data           79                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data           12                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data        19116                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data         1661                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data         5929                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        26916                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst           47                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data           51                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst           51                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data           65                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst          116                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data           82                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst            4                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data           13                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst            4                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data           14                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst         9587                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data        27049                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst         1366                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data         2283                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst         4641                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data        12826                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          58199                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst           47                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data           51                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst           51                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data           65                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst          116                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data           82                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst            4                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data           13                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst            4                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data           14                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst         9587                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data        27049                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst         1366                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data         2283                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst         4641                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data        12826                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         58199                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data     0.994898                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data     0.727273                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data     0.615385                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.953782                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.928571                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.533216                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.903537                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.921850                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.721859                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.851064                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.137255                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.318966                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus11.inst     0.250000                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus13.inst     0.551997                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.442899                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus15.inst     0.377289                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.488935                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.595745                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.627119                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.455696                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.416667                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.153846                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.457313                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.475617                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.558610                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.481201                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.851064                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.627451                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.137255                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.661538                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.318966                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.475610                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.inst     0.250000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.461538                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.214286                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.inst     0.551997                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.479574                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.442899                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.592203                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.inst     0.377289                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.753937                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.547260                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.851064                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.627451                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.137255                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.661538                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.318966                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.475610                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.inst     0.250000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.461538                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.214286                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.inst     0.551997                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.479574                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.442899                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.592203                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.inst     0.377289                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.753937                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.547260                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks          14354                       # number of writebacks
system.l2cache1.writebacks::total               14354                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                552                       # Transaction distribution
system.membus0.trans_dist::ReadResp             11594                       # Transaction distribution
system.membus0.trans_dist::WriteReq               440                       # Transaction distribution
system.membus0.trans_dist::WriteResp              440                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         4375                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            5959                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             104                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           140                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            142                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             1049                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            1036                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        11042                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port          421                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side          155                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         1894                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total         2470                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        34313                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           90                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        34403                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 36873                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port         8704                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side         4928                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         2403                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total        16035                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      1039360                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          339                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total      1039699                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1055734                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           37894                       # Total snoops (count)
system.membus0.snoop_fanout::samples            62256                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.608279                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.488139                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  24387     39.17%     39.17% # Request fanout histogram
system.membus0.snoop_fanout::3                  37869     60.83%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              62256                       # Request fanout histogram
system.membus1.trans_dist::ReadResp             20714                       # Transaction distribution
system.membus1.trans_dist::WriteReq                45                       # Transaction distribution
system.membus1.trans_dist::WriteResp               45                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty        14399                       # Transaction distribution
system.membus1.trans_dist::CleanEvict           13744                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             311                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           137                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            281                       # Transaction distribution
system.membus1.trans_dist::ReadExReq            11242                       # Transaction distribution
system.membus1.trans_dist::ReadExResp           11166                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq        20714                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        57486                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        35156                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        92642                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port          156                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total          156                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 92798                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port      1916800                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      1040211                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      2957011                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port         5184                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total         5184                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                2962195                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           31545                       # Total snoops (count)
system.membus1.snoop_fanout::samples            92475                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.340546                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.473895                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  60983     65.95%     65.95% # Request fanout histogram
system.membus1.snoop_fanout::2                  31492     34.05%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              92475                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements           59                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    14.873678                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           13                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs           73                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.178082                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     9.176531                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     1.802922                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     0.734849                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     0.001720                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.844506                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.844506                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.311987                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.311984                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.844672                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.573533                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.112683                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.045928                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.000108                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.052782                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.052782                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.019499                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.019499                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.052792                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.929605                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses          901                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses          901                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks           41                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total           41                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total            5                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            4                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total            7                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data           20                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total           29                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data           20                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data            3                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total           36                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data           20                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data            3                       # number of overall misses
system.numa_caches_downward0.overall_misses::total           36                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks           41                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total           41                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data           20                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total           29                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.data           20                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total           36                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data           20                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total           36                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks           45                       # number of writebacks
system.numa_caches_downward0.writebacks::total           45                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements        15164                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.710503                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           27                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs        15180                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.001779                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     8.412588                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     0.001829                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.000476                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.000891                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.001049                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.003386                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.011782                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.inst     0.000013                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000006                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.inst     0.839032                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     4.474059                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.223128                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.150049                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.inst     0.712293                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.879921                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.525787                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.000114                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.000030                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.000056                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.000066                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.000212                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000736                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.inst     0.000001                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.inst     0.052439                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.279629                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.013946                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.009378                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.inst     0.044518                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.054995                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.981906                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses       200046                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       200046                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         4322                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         4322                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus13.data            5                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            5                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.data            3                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus14.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus15.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            5                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus13.data            8                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus14.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus15.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total           10                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus13.data            8                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus14.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus15.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total           10                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data            4                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data           14                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           31                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data           11                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data           11                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           31                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data            1                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus10.data            1                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus13.data          685                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus14.data            7                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data          331                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         1025                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst           40                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data           14                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst            7                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data            7                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst           37                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data           31                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.inst            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            3                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.inst         3607                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data         2889                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst          592                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data          197                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.inst         1736                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data         1730                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total        10891                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst           40                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data           15                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst            7                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data            7                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst           37                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data           32                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.inst            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.inst         3607                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data         3574                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst          592                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data          204                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.inst         1736                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data         2061                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total        11916                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst           40                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data           15                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst            7                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data            7                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst           37                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data           32                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.inst            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.inst         3607                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data         3574                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst          592                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data          204                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.inst         1736                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data         2061                       # number of overall misses
system.numa_caches_downward1.overall_misses::total        11916                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         4322                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         4322                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           31                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           31                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus10.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus13.data          690                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus14.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data          331                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         1030                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst           40                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data           14                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst           37                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data           31                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.inst         3607                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data         2892                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst          592                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data          198                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.inst         1736                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data         1731                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total        10896                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst           40                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data           15                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst            7                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data            7                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst           37                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data           32                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.inst            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.inst         3607                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data         3582                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst          592                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data          205                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.inst         1736                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data         2062                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total        11926                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst           40                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data           15                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst            7                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data            7                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst           37                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data           32                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.inst            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.inst         3607                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data         3582                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst          592                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data          205                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.inst         1736                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data         2062                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total        11926                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus13.data     0.992754                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.995146                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data     0.998963                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data     0.994949                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data     0.999422                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999541                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data     0.997767                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data     0.995122                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data     0.999515                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999161                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data     0.997767                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data     0.995122                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data     0.999515                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999161                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         4328                       # number of writebacks
system.numa_caches_downward1.writebacks::total         4328                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements        15166                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.705072                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           26                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs        15182                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.001713                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     8.090661                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     0.001932                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.000743                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.001141                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.001205                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.006736                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.027989                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.inst     0.000013                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000006                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.inst     0.914524                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     4.657197                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     0.226293                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.148838                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.inst     0.742274                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.885518                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.505666                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.000121                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.000046                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.000071                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.000075                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.000421                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.001749                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.inst     0.000001                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.inst     0.057158                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.291075                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.014143                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.009302                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.inst     0.046392                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.055345                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.981567                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses       200011                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       200011                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         4328                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         4328                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus13.data            4                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus13.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus15.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            5                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus13.data            8                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus15.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            9                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus13.data            8                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus15.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            9                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data            4                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data           14                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           31                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data           11                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data           11                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           31                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data            1                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus10.data            1                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus13.data          681                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus14.data            7                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data          331                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         1021                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst           40                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data           14                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst            7                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data            7                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst           37                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data           31                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.inst            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.inst         3607                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data         2885                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst          592                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data          197                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.inst         1736                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data         1729                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total        10886                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst           40                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data           15                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst            7                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data            7                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst           37                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data           32                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.inst            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.inst         3607                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data         3566                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst          592                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data          204                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.inst         1736                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data         2060                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total        11907                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst           40                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data           15                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst            7                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data            7                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst           37                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data           32                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.inst            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.inst         3607                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data         3566                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst          592                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data          204                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.inst         1736                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data         2060                       # number of overall misses
system.numa_caches_upward0.overall_misses::total        11907                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         4328                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         4328                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           31                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           31                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus10.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus13.data          685                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus14.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data          331                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         1025                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst           40                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data           14                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst           37                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data           31                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.inst         3607                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data         2889                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst          592                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data          197                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.inst         1736                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data         1730                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total        10891                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst           40                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data           15                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst            7                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data            7                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst           37                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data           32                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.inst            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.inst         3607                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data         3574                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst          592                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data          204                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.inst         1736                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data         2061                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total        11916                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst           40                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data           15                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst            7                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data            7                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst           37                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data           32                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.inst            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.inst         3607                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data         3574                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst          592                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data          204                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.inst         1736                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data         2061                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total        11916                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus13.data     0.994161                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.996098                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data     0.998615                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data     0.999422                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999541                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data     0.997762                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data     0.999515                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999245                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data     0.997762                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data     0.999515                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999245                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         4333                       # number of writebacks
system.numa_caches_upward0.writebacks::total         4333                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements           64                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    14.874177                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           13                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs           78                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.166667                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     9.694168                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     2.126837                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     0.311987                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     0.005174                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.734849                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.844506                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.311984                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.844672                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.605886                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.132927                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.019499                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.000323                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.045928                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.052782                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.019499                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.052792                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.929636                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses          937                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses          937                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks           45                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total           45                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total            5                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            4                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total            7                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data           20                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total           29                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data           20                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data            3                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total           36                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data           20                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data            3                       # number of overall misses
system.numa_caches_upward1.overall_misses::total           36                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks           45                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total           45                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data           20                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total           29                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.data           20                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total           36                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data           20                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total           36                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks           45                       # number of writebacks
system.numa_caches_upward1.writebacks::total           45                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              25531                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             14760                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits              40291                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             14086                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         14086                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles                3865867                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            129293                       # Number of instructions committed
system.switch_cpus00.committedOps              129293                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses       124175                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             11694                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts         8701                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts             124175                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       158004                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes        96176                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs               40478                       # number of memory refs
system.switch_cpus00.num_load_insts             25715                       # Number of load instructions
system.switch_cpus00.num_store_insts            14763                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     3734369.396929                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     131497.603071                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.034015                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.965985                       # Percentage of idle cycles
system.switch_cpus00.Branches                   22115                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass          580      0.45%      0.45% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu           82327     63.67%     64.12% # Class of executed instruction
system.switch_cpus00.op_class::IntMult            106      0.08%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          27802     21.50%     85.71% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         14767     11.42%     97.13% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         3711      2.87%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           129293                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                759                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits               432                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits               1191                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits               523                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles                3865864                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts              3438                       # Number of instructions committed
system.switch_cpus01.committedOps                3438                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses         3276                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts          245                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts               3276                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads         4399                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes         2573                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                1194                       # number of memory refs
system.switch_cpus01.num_load_insts               759                       # Number of load instructions
system.switch_cpus01.num_store_insts              435                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     3862370.269648                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles      3493.730352                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000904                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999096                       # Percentage of idle cycles
system.switch_cpus01.Branches                     463                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass           20      0.58%      0.58% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu            2016     58.64%     59.22% # Class of executed instruction
system.switch_cpus01.op_class::IntMult             10      0.29%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus01.op_class::MemRead            786     22.86%     82.37% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite           435     12.65%     95.03% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess          171      4.97%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total             3438                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                869                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits               445                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits               1314                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits               541                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses           541                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles                3865864                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts              3710                       # Number of instructions committed
system.switch_cpus02.committedOps                3710                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses         3539                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts          357                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts               3539                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads         4686                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes         2721                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                1317                       # number of memory refs
system.switch_cpus02.num_load_insts               869                       # Number of load instructions
system.switch_cpus02.num_store_insts              448                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     3862093.619093                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles      3770.380907                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.000975                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.999025                       # Percentage of idle cycles
system.switch_cpus02.Branches                     585                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass           16      0.43%      0.43% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu            2160     58.22%     58.65% # Class of executed instruction
system.switch_cpus02.op_class::IntMult             10      0.27%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus02.op_class::MemRead            897     24.18%     83.10% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite           448     12.08%     95.18% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess          179      4.82%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total             3710                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                868                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits               438                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits               1306                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits               523                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles                3865864                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts              3680                       # Number of instructions committed
system.switch_cpus03.committedOps                3680                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses         3514                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts          356                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts               3514                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads         4647                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes         2700                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                1309                       # number of memory refs
system.switch_cpus03.num_load_insts               868                       # Number of load instructions
system.switch_cpus03.num_store_insts              441                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     3862124.132022                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles      3739.867978                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000967                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999033                       # Percentage of idle cycles
system.switch_cpus03.Branches                     582                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass           16      0.43%      0.43% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu            2147     58.34%     58.78% # Class of executed instruction
system.switch_cpus03.op_class::IntMult             10      0.27%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus03.op_class::MemRead            895     24.32%     83.37% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite           441     11.98%     95.35% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess          171      4.65%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total             3680                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits                855                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.write_hits               437                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.data_hits               1292                       # DTB hits
system.switch_cpus04.dtb.data_misses                0                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus04.itb.fetch_hits               523                       # ITB hits
system.switch_cpus04.itb.fetch_misses               0                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                3865864                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts              3650                       # Number of instructions committed
system.switch_cpus04.committedOps                3650                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses         3485                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts          342                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts               3485                       # number of integer instructions
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_int_register_reads         4617                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes         2685                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs                1295                       # number of memory refs
system.switch_cpus04.num_load_insts               855                       # Number of load instructions
system.switch_cpus04.num_store_insts              440                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     3862154.644951                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles      3709.355049                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.000960                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.999040                       # Percentage of idle cycles
system.switch_cpus04.Branches                     567                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass           16      0.44%      0.44% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu            2131     58.38%     58.82% # Class of executed instruction
system.switch_cpus04.op_class::IntMult             10      0.27%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus04.op_class::MemRead            882     24.16%     83.26% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite           440     12.05%     95.32% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess          171      4.68%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total             3650                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits                837                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits               437                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits               1274                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits               523                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles                3865864                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts              3615                       # Number of instructions committed
system.switch_cpus05.committedOps                3615                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses         3447                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts          328                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts               3447                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads         4575                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes         2661                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs                1277                       # number of memory refs
system.switch_cpus05.num_load_insts               837                       # Number of load instructions
system.switch_cpus05.num_store_insts              440                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3862190.243368                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles      3673.756632                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.000950                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.999050                       # Percentage of idle cycles
system.switch_cpus05.Branches                     552                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass           20      0.55%      0.55% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu            2110     58.37%     58.92% # Class of executed instruction
system.switch_cpus05.op_class::IntMult             10      0.28%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus05.op_class::MemRead            864     23.90%     83.10% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite           440     12.17%     95.27% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess          171      4.73%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total             3615                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits                824                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits               436                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits               1260                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits               523                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles                3865864                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts              3585                       # Number of instructions committed
system.switch_cpus06.committedOps                3585                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses         3418                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts          314                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts               3418                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads         4545                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes         2646                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs                1263                       # number of memory refs
system.switch_cpus06.num_load_insts               824                       # Number of load instructions
system.switch_cpus06.num_store_insts              439                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     3862220.756297                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles      3643.243703                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000942                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999058                       # Percentage of idle cycles
system.switch_cpus06.Branches                     537                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass           20      0.56%      0.56% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu            2094     58.41%     58.97% # Class of executed instruction
system.switch_cpus06.op_class::IntMult             10      0.28%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::MemRead            851     23.74%     82.98% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite           439     12.25%     95.23% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess          171      4.77%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total             3585                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                816                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits               434                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits               1250                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits               523                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles                3865864                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts              3560                       # Number of instructions committed
system.switch_cpus07.committedOps                3560                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses         3398                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts          300                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts               3398                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads         4527                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes         2640                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                1253                       # number of memory refs
system.switch_cpus07.num_load_insts               816                       # Number of load instructions
system.switch_cpus07.num_store_insts              437                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     3862246.183737                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles      3617.816263                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000936                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999064                       # Percentage of idle cycles
system.switch_cpus07.Branches                     522                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass           16      0.45%      0.45% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu            2083     58.51%     58.96% # Class of executed instruction
system.switch_cpus07.op_class::IntMult             10      0.28%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus07.op_class::MemRead            843     23.68%     82.92% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite           437     12.28%     95.20% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess          171      4.80%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total             3560                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                848                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits               480                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits               1328                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits               613                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses           613                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles                3865864                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts              3950                       # Number of instructions committed
system.switch_cpus08.committedOps                3950                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses         3758                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls               160                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts          269                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts               3758                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads         5110                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes         2989                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                1331                       # number of memory refs
system.switch_cpus08.num_load_insts               848                       # Number of load instructions
system.switch_cpus08.num_store_insts              483                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     3861849.515662                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles      4014.484338                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.001038                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.998962                       # Percentage of idle cycles
system.switch_cpus08.Branches                     515                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass           18      0.46%      0.46% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu            2343     59.32%     59.77% # Class of executed instruction
system.switch_cpus08.op_class::IntMult             12      0.30%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     60.08% # Class of executed instruction
system.switch_cpus08.op_class::MemRead            883     22.35%     82.43% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite           483     12.23%     94.66% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess          211      5.34%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total             3950                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits               1238                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits               678                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits               1916                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits               883                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses           883                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles                3865864                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts              5574                       # Number of instructions committed
system.switch_cpus09.committedOps                5574                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses         5314                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls               214                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts          435                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts               5314                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads         7183                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes         4173                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                1919                       # number of memory refs
system.switch_cpus09.num_load_insts              1238                       # Number of load instructions
system.switch_cpus09.num_store_insts              681                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     3860197.749115                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles      5666.250885                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.001466                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.998534                       # Percentage of idle cycles
system.switch_cpus09.Branches                     770                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass           20      0.36%      0.36% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu            3256     58.41%     58.77% # Class of executed instruction
system.switch_cpus09.op_class::IntMult             12      0.22%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus09.op_class::MemRead           1274     22.86%     81.84% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite           681     12.22%     94.06% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess          331      5.94%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total             5574                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                915                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits               461                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits               1376                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits               541                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses           541                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles                3783067                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts              3923                       # Number of instructions committed
system.switch_cpus10.committedOps                3923                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses         3727                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls               154                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts          376                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts               3727                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads         4939                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes         2871                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                1379                       # number of memory refs
system.switch_cpus10.num_load_insts               915                       # Number of load instructions
system.switch_cpus10.num_store_insts              464                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     3779165.369210                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles      3901.630790                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001031                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998969                       # Percentage of idle cycles
system.switch_cpus10.Branches                     615                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass           24      0.61%      0.61% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu            2289     58.35%     58.96% # Class of executed instruction
system.switch_cpus10.op_class::IntMult             10      0.25%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     59.21% # Class of executed instruction
system.switch_cpus10.op_class::MemRead            956     24.37%     83.58% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite           465     11.85%     95.44% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess          179      4.56%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total             3923                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                803                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits               433                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits               1236                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits               523                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles                3865864                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts              3530                       # Number of instructions committed
system.switch_cpus11.committedOps                3530                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses         3369                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts          286                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts               3369                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads         4497                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes         2625                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                1239                       # number of memory refs
system.switch_cpus11.num_load_insts               803                       # Number of load instructions
system.switch_cpus11.num_store_insts              436                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     3862276.696666                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles      3587.303334                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000928                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999072                       # Percentage of idle cycles
system.switch_cpus11.Branches                     507                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass           16      0.45%      0.45% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu            2067     58.56%     59.01% # Class of executed instruction
system.switch_cpus11.op_class::IntMult             10      0.28%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     59.29% # Class of executed instruction
system.switch_cpus11.op_class::MemRead            830     23.51%     82.80% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite           436     12.35%     95.16% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess          171      4.84%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total             3530                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                790                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits               432                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits               1222                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits               523                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles                3865864                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts              3500                       # Number of instructions committed
system.switch_cpus12.committedOps                3500                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses         3340                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts          272                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts               3340                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads         4467                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes         2610                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                1225                       # number of memory refs
system.switch_cpus12.num_load_insts               790                       # Number of load instructions
system.switch_cpus12.num_store_insts              435                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     3862307.209595                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles      3556.790405                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000920                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999080                       # Percentage of idle cycles
system.switch_cpus12.Branches                     492                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass           16      0.46%      0.46% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu            2051     58.60%     59.06% # Class of executed instruction
system.switch_cpus12.op_class::IntMult             10      0.29%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus12.op_class::MemRead            817     23.34%     82.69% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite           435     12.43%     95.11% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess          171      4.89%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total             3500                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits             488606                       # DTB read hits
system.switch_cpus13.dtb.read_misses              607                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses         230995                       # DTB read accesses
system.switch_cpus13.dtb.write_hits            248392                       # DTB write hits
system.switch_cpus13.dtb.write_misses              92                       # DTB write misses
system.switch_cpus13.dtb.write_acv                 12                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses        108744                       # DTB write accesses
system.switch_cpus13.dtb.data_hits             736998                       # DTB hits
system.switch_cpus13.dtb.data_misses              699                       # DTB misses
system.switch_cpus13.dtb.data_acv                  12                       # DTB access violations
system.switch_cpus13.dtb.data_accesses         339739                       # DTB accesses
system.switch_cpus13.itb.fetch_hits           1735284                       # ITB hits
system.switch_cpus13.itb.fetch_misses             441                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses       1735725                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles                3384747                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts           3243202                       # Number of instructions committed
system.switch_cpus13.committedOps             3243202                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses      3104028                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses        11430                       # Number of float alu accesses
system.switch_cpus13.num_func_calls             54269                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts       422332                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts            3104028                       # number of integer instructions
system.switch_cpus13.num_fp_insts               11430                       # number of float instructions
system.switch_cpus13.num_int_register_reads      4264675                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes      2408140                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads         7556                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes         7473                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs              738972                       # number of memory refs
system.switch_cpus13.num_load_insts            490388                       # Number of load instructions
system.switch_cpus13.num_store_insts           248584                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     495595.051973                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2889151.948027                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.853580                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.146420                       # Percentage of idle cycles
system.switch_cpus13.Branches                  514210                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass        80222      2.47%      2.47% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu         2373587     73.17%     75.64% # Class of executed instruction
system.switch_cpus13.op_class::IntMult           5349      0.16%     75.81% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     75.81% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd          3667      0.11%     75.92% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             1      0.00%     75.92% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt          2129      0.07%     75.99% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            1      0.00%     75.99% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv           724      0.02%     76.01% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     76.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     76.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     76.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     76.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     76.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     76.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     76.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     76.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     76.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     76.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     76.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     76.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     76.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     76.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     76.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     76.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     76.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     76.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     76.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     76.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     76.01% # Class of executed instruction
system.switch_cpus13.op_class::MemRead         501776     15.47%     91.48% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite        248880      7.67%     99.15% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess        27577      0.85%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total          3243913                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits              26012                       # DTB read hits
system.switch_cpus14.dtb.read_misses              329                       # DTB read misses
system.switch_cpus14.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses           1826                       # DTB read accesses
system.switch_cpus14.dtb.write_hits             14435                       # DTB write hits
system.switch_cpus14.dtb.write_misses              35                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses           872                       # DTB write accesses
system.switch_cpus14.dtb.data_hits              40447                       # DTB hits
system.switch_cpus14.dtb.data_misses              364                       # DTB misses
system.switch_cpus14.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus14.dtb.data_accesses           2698                       # DTB accesses
system.switch_cpus14.itb.fetch_hits             23622                       # ITB hits
system.switch_cpus14.itb.fetch_misses             125                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses         23747                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles                3866129                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts            145521                       # Number of instructions committed
system.switch_cpus14.committedOps              145521                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses       139989                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses          296                       # Number of float alu accesses
system.switch_cpus14.num_func_calls              3001                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts        18117                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts             139989                       # number of integer instructions
system.switch_cpus14.num_fp_insts                 296                       # number of float instructions
system.switch_cpus14.num_int_register_reads       185525                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes       106140                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs               41559                       # number of memory refs
system.switch_cpus14.num_load_insts             26901                       # Number of load instructions
system.switch_cpus14.num_store_insts            14658                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     3717595.103572                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     148533.896428                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.038419                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.961581                       # Percentage of idle cycles
system.switch_cpus14.Branches                   22270                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass         2870      1.97%      1.97% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu           93704     64.22%     66.19% # Class of executed instruction
system.switch_cpus14.op_class::IntMult            147      0.10%     66.29% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     66.29% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd            24      0.02%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             3      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus14.op_class::MemRead          27966     19.17%     85.48% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite         14668     10.05%     95.53% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess         6524      4.47%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total           145906                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits              88015                       # DTB read hits
system.switch_cpus15.dtb.read_misses              372                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses          34081                       # DTB read accesses
system.switch_cpus15.dtb.write_hits             90577                       # DTB write hits
system.switch_cpus15.dtb.write_misses             106                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses         15517                       # DTB write accesses
system.switch_cpus15.dtb.data_hits             178592                       # DTB hits
system.switch_cpus15.dtb.data_misses              478                       # DTB misses
system.switch_cpus15.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus15.dtb.data_accesses          49598                       # DTB accesses
system.switch_cpus15.itb.fetch_hits            163274                       # ITB hits
system.switch_cpus15.itb.fetch_misses             152                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses        163426                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles                4281821                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts            473857                       # Number of instructions committed
system.switch_cpus15.committedOps              473857                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses       456266                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus15.num_func_calls              9205                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts        50547                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts             456266                       # number of integer instructions
system.switch_cpus15.num_fp_insts                3618                       # number of float instructions
system.switch_cpus15.num_int_register_reads       654036                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes       310854                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs              179720                       # number of memory refs
system.switch_cpus15.num_load_insts             88855                       # Number of load instructions
system.switch_cpus15.num_store_insts            90865                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     3747292.669450                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     534528.330550                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.124837                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.875163                       # Percentage of idle cycles
system.switch_cpus15.Branches                   62872                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass         9849      2.08%      2.08% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu          270819     57.09%     59.17% # Class of executed instruction
system.switch_cpus15.op_class::IntMult            601      0.13%     59.30% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     59.30% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd          1172      0.25%     59.54% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     59.54% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     59.54% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv           227      0.05%     59.59% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus15.op_class::MemRead          91215     19.23%     78.82% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite         90944     19.17%     97.99% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess         9513      2.01%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total           474340                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp          10920                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             45                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            45                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         4373                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         6683                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq           66                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          101                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           71                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          1045                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         1032                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq        10920                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side          159                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total          159                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        35142                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        35142                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              35301                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side         5184                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total         5184                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      1039955                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total      1039955                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             1045139                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        54216                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         77371                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.699720                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.458383                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               23233     30.03%     30.03% # Request fanout histogram
system.system_bus.snoop_fanout::2               54138     69.97%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           77371                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
