Fitter report for eth_sdram_dac
Sat Nov 22 16:39:06 2025
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Incremental Compilation Routing Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Other Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sat Nov 22 16:39:06 2025       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; eth_sdram_dac                               ;
; Top-level Entity Name              ; eth_sdram_dac                               ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,138 / 10,320 ( 21 % )                     ;
;     Total combinational functions  ; 1,668 / 10,320 ( 16 % )                     ;
;     Dedicated logic registers      ; 1,421 / 10,320 ( 14 % )                     ;
; Total registers                    ; 1433                                        ;
; Total pins                         ; 58 / 180 ( 32 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 32,768 / 423,936 ( 8 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 2 / 2 ( 100 % )                             ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 3.90        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  30.0%      ;
;     Processors 5-14        ;  20.0%      ;
;     Processors 15-20       ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------+
; I/O Assignment Warnings                                  ;
+-------------------+--------------------------------------+
; Pin Name          ; Reason                               ;
+-------------------+--------------------------------------+
; eth_txc           ; Missing drive strength and slew rate ;
; eth_tx_ctl        ; Missing drive strength and slew rate ;
; eth_txd[0]        ; Missing drive strength and slew rate ;
; eth_txd[1]        ; Missing drive strength and slew rate ;
; eth_txd[2]        ; Missing drive strength and slew rate ;
; eth_txd[3]        ; Missing drive strength and slew rate ;
; eth_rst_n         ; Missing drive strength and slew rate ;
; sdram_clk         ; Missing drive strength and slew rate ;
; sdram_cke         ; Missing drive strength and slew rate ;
; sdram_cs_n        ; Missing drive strength and slew rate ;
; sdram_ras_n       ; Missing drive strength and slew rate ;
; sdram_cas_n       ; Missing drive strength and slew rate ;
; sdram_we_n        ; Missing drive strength and slew rate ;
; sdram_ba[0]       ; Missing drive strength and slew rate ;
; sdram_ba[1]       ; Missing drive strength and slew rate ;
; sdram_dqm[0]      ; Missing drive strength and slew rate ;
; sdram_dqm[1]      ; Missing drive strength and slew rate ;
; sdram_addr[0]     ; Missing drive strength and slew rate ;
; sdram_addr[1]     ; Missing drive strength and slew rate ;
; sdram_addr[2]     ; Missing drive strength and slew rate ;
; sdram_addr[3]     ; Missing drive strength and slew rate ;
; sdram_addr[4]     ; Missing drive strength and slew rate ;
; sdram_addr[5]     ; Missing drive strength and slew rate ;
; sdram_addr[6]     ; Missing drive strength and slew rate ;
; sdram_addr[7]     ; Missing drive strength and slew rate ;
; sdram_addr[8]     ; Missing drive strength and slew rate ;
; sdram_addr[9]     ; Missing drive strength and slew rate ;
; sdram_addr[10]    ; Missing drive strength and slew rate ;
; sdram_addr[11]    ; Missing drive strength and slew rate ;
; sdram_addr[12]    ; Missing drive strength and slew rate ;
; dac_clk           ; Missing drive strength and slew rate ;
; dac_data_final[0] ; Missing drive strength and slew rate ;
; dac_data_final[1] ; Missing drive strength and slew rate ;
; dac_data_final[2] ; Missing drive strength and slew rate ;
; dac_data_final[3] ; Missing drive strength and slew rate ;
; dac_data_final[4] ; Missing drive strength and slew rate ;
; dac_data_final[5] ; Missing drive strength and slew rate ;
; dac_data_final[6] ; Missing drive strength and slew rate ;
; dac_data_final[7] ; Missing drive strength and slew rate ;
; dac_data_final[8] ; Missing drive strength and slew rate ;
; dac_data_final[9] ; Missing drive strength and slew rate ;
; sdram_data[0]     ; Missing drive strength and slew rate ;
; sdram_data[1]     ; Missing drive strength and slew rate ;
; sdram_data[2]     ; Missing drive strength and slew rate ;
; sdram_data[3]     ; Missing drive strength and slew rate ;
; sdram_data[4]     ; Missing drive strength and slew rate ;
; sdram_data[5]     ; Missing drive strength and slew rate ;
; sdram_data[6]     ; Missing drive strength and slew rate ;
; sdram_data[7]     ; Missing drive strength and slew rate ;
+-------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                               ;
+---------------------+----------------+--------------+----------------+---------------+----------------------------+
; Name                ; Ignored Entity ; Ignored From ; Ignored To     ; Ignored Value ; Ignored Source             ;
+---------------------+----------------+--------------+----------------+---------------+----------------------------+
; Location            ;                ;              ; sdram_data[10] ; PIN_J16       ; QSF Assignment             ;
; Location            ;                ;              ; sdram_data[11] ; PIN_J15       ; QSF Assignment             ;
; Location            ;                ;              ; sdram_data[12] ; PIN_K16       ; QSF Assignment             ;
; Location            ;                ;              ; sdram_data[13] ; PIN_K15       ; QSF Assignment             ;
; Location            ;                ;              ; sdram_data[14] ; PIN_L16       ; QSF Assignment             ;
; Location            ;                ;              ; sdram_data[15] ; PIN_L15       ; QSF Assignment             ;
; Location            ;                ;              ; sdram_data[8]  ; PIN_G16       ; QSF Assignment             ;
; Location            ;                ;              ; sdram_data[9]  ; PIN_J11       ; QSF Assignment             ;
; DDIO_INPUT_REGISTER ; altddio_in     ;              ; input_cell_H   ; HIGH          ; Compiler or HDL Assignment ;
; DDIO_INPUT_REGISTER ; altddio_in     ;              ; input_cell_L   ; LOW           ; Compiler or HDL Assignment ;
+---------------------+----------------+--------------+----------------+---------------+----------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 3258 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 3258 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 10 / 2362 ( 0.42 % )   ;
;     -- Achieved     ; 10 / 2362 ( 0.42 % )   ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 2383    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 204     ; 0                 ; N/A                     ; Post-Synthesis    ;
; sld_signaltap:auto_signaltap_0 ; 664     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 7       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Routing Preservation                                                                ;
+--------------------------------+--------------------------------+---------------+-------------+-------------+
; Partition 1                    ; Partition 2                    ; # Connections ; # Requested ; # Preserved ;
+--------------------------------+--------------------------------+---------------+-------------+-------------+
; Top                            ; Top                            ; 9002          ; 0           ; 0           ;
; sld_hub:auto_hub               ; Top                            ; 52            ; 0           ; 0           ;
; Top                            ; sld_hub:auto_hub               ; 52            ; 0           ; 0           ;
; sld_hub:auto_hub               ; sld_hub:auto_hub               ; 742           ; 0           ; 0           ;
; sld_signaltap:auto_signaltap_0 ; Top                            ; 90            ; 0           ; 0           ;
; Top                            ; sld_signaltap:auto_signaltap_0 ; 90            ; 0           ; 0           ;
; sld_signaltap:auto_signaltap_0 ; sld_hub:auto_hub               ; 92            ; 0           ; 0           ;
; sld_hub:auto_hub               ; sld_signaltap:auto_signaltap_0 ; 92            ; 0           ; 0           ;
; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0 ; 2012          ; 0           ; 0           ;
; hard_block:auto_generated_inst ; Top                            ; 226           ; 0           ; 0           ;
; Top                            ; hard_block:auto_generated_inst ; 226           ; 0           ; 0           ;
; hard_block:auto_generated_inst ; hard_block:auto_generated_inst ; 14            ; 0           ; 0           ;
+--------------------------------+--------------------------------+---------------+-------------+-------------+
Note: The table contains rows with duplicate information to facilitate sorting by Partition.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/quartus13.0/project/climb_intermediate_project/par/output_files/eth_sdram_dac.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 2,138 / 10,320 ( 21 % )  ;
;     -- Combinational with no register       ; 717                      ;
;     -- Register only                        ; 470                      ;
;     -- Combinational with a register        ; 951                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 830                      ;
;     -- 3 input functions                    ; 279                      ;
;     -- <=2 input functions                  ; 559                      ;
;     -- Register only                        ; 470                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 1474                     ;
;     -- arithmetic mode                      ; 194                      ;
;                                             ;                          ;
; Total registers*                            ; 1,433 / 11,172 ( 13 % )  ;
;     -- Dedicated logic registers            ; 1,421 / 10,320 ( 14 % )  ;
;     -- I/O registers                        ; 12 / 852 ( 1 % )         ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 172 / 645 ( 27 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 58 / 180 ( 32 % )        ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )           ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )           ;
;                                             ;                          ;
; Global signals                              ; 9                        ;
; M9Ks                                        ; 4 / 46 ( 9 % )           ;
; Total block memory bits                     ; 32,768 / 423,936 ( 8 % ) ;
; Total block memory implementation bits      ; 36,864 / 423,936 ( 9 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )           ;
; PLLs                                        ; 2 / 2 ( 100 % )          ;
; Global clocks                               ; 9 / 10 ( 90 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 4% / 4% / 4%             ;
; Peak interconnect usage (total/H/V)         ; 7% / 7% / 7%             ;
; Maximum fan-out                             ; 938                      ;
; Highest non-global fan-out                  ; 211                      ;
; Total fan-out                               ; 10949                    ;
; Average fan-out                             ; 3.03                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                  ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                  ; Low                            ; Low                            ;
;                                             ;                       ;                      ;                                ;                                ;
; Total logic elements                        ; 1537 / 10320 ( 15 % ) ; 145 / 10320 ( 1 % )  ; 456 / 10320 ( 4 % )            ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 584                   ; 59                   ; 74                             ; 0                              ;
;     -- Register only                        ; 262                   ; 27                   ; 181                            ; 0                              ;
;     -- Combinational with a register        ; 691                   ; 59                   ; 201                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                      ;                                ;                                ;
;     -- 4 input functions                    ; 670                   ; 52                   ; 108                            ; 0                              ;
;     -- 3 input functions                    ; 177                   ; 30                   ; 72                             ; 0                              ;
;     -- <=2 input functions                  ; 428                   ; 36                   ; 95                             ; 0                              ;
;     -- Register only                        ; 262                   ; 27                   ; 181                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic elements by mode                      ;                       ;                      ;                                ;                                ;
;     -- normal mode                          ; 1138                  ; 110                  ; 226                            ; 0                              ;
;     -- arithmetic mode                      ; 137                   ; 8                    ; 49                             ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total registers                             ; 965                   ; 86                   ; 382                            ; 0                              ;
;     -- Dedicated logic registers            ; 953 / 10320 ( 9 % )   ; 86 / 10320 ( < 1 % ) ; 382 / 10320 ( 4 % )            ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 24                    ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total LABs:  partially or completely used   ; 124 / 645 ( 19 % )    ; 13 / 645 ( 2 % )     ; 38 / 645 ( 6 % )               ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                      ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                    ; 0                              ; 0                              ;
; I/O pins                                    ; 58                    ; 0                    ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 16384                 ; 0                    ; 16384                          ; 0                              ;
; Total RAM block bits                        ; 18432                 ; 0                    ; 18432                          ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ; 2 / 2 ( 100 % )                ;
; M9K                                         ; 2 / 46 ( 4 % )        ; 0 / 46 ( 0 % )       ; 2 / 46 ( 4 % )                 ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 3 / 12 ( 25 % )       ; 0 / 12 ( 0 % )       ; 1 / 12 ( 8 % )                 ; 5 / 12 ( 41 % )                ;
; Double Data Rate I/O output circuitry       ; 6 / 185 ( 3 % )       ; 0 / 185 ( 0 % )      ; 0 / 185 ( 0 % )                ; 0 / 185 ( 0 % )                ;
;                                             ;                       ;                      ;                                ;                                ;
; Connections                                 ;                       ;                      ;                                ;                                ;
;     -- Input Connections                    ; 987                   ; 127                  ; 516                            ; 3                              ;
;     -- Registered Input Connections         ; 957                   ; 96                   ; 420                            ; 0                              ;
;     -- Output Connections                   ; 535                   ; 119                  ; 1                              ; 978                            ;
;     -- Registered Output Connections        ; 0                     ; 118                  ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Internal Connections                        ;                       ;                      ;                                ;                                ;
;     -- Total Connections                    ; 8606                  ; 789                  ; 2203                           ; 988                            ;
;     -- Registered Connections               ; 3926                  ; 547                  ; 1079                           ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; External Connections                        ;                       ;                      ;                                ;                                ;
;     -- Top                                  ; 16                    ; 119                  ; 406                            ; 981                            ;
;     -- sld_hub:auto_hub                     ; 119                   ; 16                   ; 111                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 406                   ; 111                  ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 981                   ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Partition Interface                         ;                       ;                      ;                                ;                                ;
;     -- Input Ports                          ; 12                    ; 19                   ; 73                             ; 3                              ;
;     -- Output Ports                         ; 42                    ; 37                   ; 26                             ; 6                              ;
;     -- Bidir Ports                          ; 8                     ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Registered Ports                            ;                       ;                      ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                    ; 17                             ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 26                   ; 17                             ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Port Connectivity                           ;                       ;                      ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                    ; 16                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                    ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                    ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                    ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 15                   ; 17                             ; 0                              ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                      ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; eth_rx_ctl ; A4    ; 8        ; 5            ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; eth_rxc    ; E1    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; eth_rxd[0] ; B4    ; 8        ; 5            ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; eth_rxd[1] ; A3    ; 8        ; 3            ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; eth_rxd[2] ; B3    ; 8        ; 3            ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; eth_rxd[3] ; A2    ; 8        ; 5            ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_clk    ; M2    ; 2        ; 0            ; 11           ; 14           ; 211                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_rst_n  ; M1    ; 2        ; 0            ; 11           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; touch_key  ; F8    ; 8        ; 13           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; dac_clk           ; F3    ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dac_data_final[0] ; N3    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dac_data_final[1] ; B8    ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dac_data_final[2] ; F7    ; 8        ; 11           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dac_data_final[3] ; J1    ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dac_data_final[4] ; F6    ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dac_data_final[5] ; B1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dac_data_final[6] ; C2    ; 1        ; 0            ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dac_data_final[7] ; G1    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dac_data_final[8] ; F2    ; 1        ; 0            ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dac_data_final[9] ; F1    ; 1        ; 0            ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_rst_n         ; E5    ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_tx_ctl        ; B5    ; 8        ; 5            ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_txc           ; A5    ; 8        ; 7            ; 24           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_txd[0]        ; B6    ; 8        ; 9            ; 24           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_txd[1]        ; A6    ; 8        ; 9            ; 24           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_txd[2]        ; B7    ; 8        ; 11           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_txd[3]        ; A7    ; 8        ; 11           ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]     ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10]    ; F14   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11]    ; D16   ; 6        ; 34           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12]    ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]     ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]     ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]     ; C14   ; 7        ; 32           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]     ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]     ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]     ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]     ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]     ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]     ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]       ; G11   ; 6        ; 34           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]       ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n       ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke         ; F16   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk         ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n        ; K10   ; 4        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]      ; J14   ; 5        ; 34           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]      ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n       ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n        ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                      ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------+---------------------+
; sdram_data[0] ; P14   ; 4        ; 32           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[1] ; M12   ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[2] ; N14   ; 5        ; 34           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[3] ; L12   ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[4] ; L13   ; 5        ; 34           ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[5] ; L14   ; 5        ; 34           ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[6] ; L11   ; 4        ; 32           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[7] ; K12   ; 5        ; 34           ; 3            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                             ;
+----------+-----------------------+------------------------+---------------------+---------------------------+
; Location ; Pin Name              ; Reserved As            ; User Signal Name    ; Pin Type                  ;
+----------+-----------------------+------------------------+---------------------+---------------------------+
; F4       ; nSTATUS               ; -                      ; -                   ; Dedicated Programming Pin ;
; H5       ; nCONFIG               ; -                      ; -                   ; Dedicated Programming Pin ;
; H4       ; TDI                   ; -                      ; altera_reserved_tdi ; JTAG Pin                  ;
; H3       ; TCK                   ; -                      ; altera_reserved_tck ; JTAG Pin                  ;
; J5       ; TMS                   ; -                      ; altera_reserved_tms ; JTAG Pin                  ;
; J4       ; TDO                   ; -                      ; altera_reserved_tdo ; JTAG Pin                  ;
; J3       ; nCE                   ; -                      ; -                   ; Dedicated Programming Pin ;
; H14      ; CONF_DONE             ; -                      ; -                   ; Dedicated Programming Pin ;
; H13      ; MSEL0                 ; -                      ; -                   ; Dedicated Programming Pin ;
; H12      ; MSEL1                 ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL2                 ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL3                 ; -                      ; -                   ; Dedicated Programming Pin ;
; G15      ; DIFFIO_R4p, CRC_ERROR ; Use as regular IO      ; sdram_dqm[1]        ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO      ; Use as programming pin ; sdram_cke           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR    ; Use as regular IO      ; sdram_addr[12]      ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3    ; Use as regular IO      ; touch_key           ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4     ; Use as regular IO      ; eth_txd[2]          ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7     ; Use as regular IO      ; eth_txc             ; Dual Purpose Pin          ;
+----------+-----------------------+------------------------+---------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 8 / 17 ( 47 % )  ; 2.5V          ; --           ;
; 2        ; 3 / 19 ( 16 % )  ; 2.5V          ; --           ;
; 3        ; 1 / 26 ( 4 % )   ; 2.5V          ; --           ;
; 4        ; 3 / 27 ( 11 % )  ; 2.5V          ; --           ;
; 5        ; 10 / 25 ( 40 % ) ; 2.5V          ; --           ;
; 6        ; 11 / 14 ( 79 % ) ; 2.5V          ; --           ;
; 7        ; 7 / 26 ( 27 % )  ; 2.5V          ; --           ;
; 8        ; 15 / 26 ( 58 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; eth_rxd[3]                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 200        ; 8        ; eth_rxd[1]                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 196        ; 8        ; eth_rx_ctl                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 192        ; 8        ; eth_txc                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 188        ; 8        ; eth_txd[1]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 183        ; 8        ; eth_txd[3]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; sdram_addr[4]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; sdram_addr[5]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; dac_data_final[5]               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; eth_rxd[2]                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 197        ; 8        ; eth_rxd[0]                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 195        ; 8        ; eth_tx_ctl                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 189        ; 8        ; eth_txd[0]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 184        ; 8        ; eth_txd[2]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 178        ; 8        ; dac_data_final[1]               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; sdram_clk                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; sdram_addr[6]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 4          ; 1        ; dac_data_final[6]               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; sdram_addr[3]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 147        ; 6        ; sdram_addr[7]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; sdram_addr[8]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; sdram_addr[2]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 144        ; 6        ; sdram_addr[9]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; sdram_addr[11]                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; eth_rxc                         ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; eth_rst_n                       ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; sdram_addr[1]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; dac_data_final[9]               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 11         ; 1        ; dac_data_final[8]               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 6          ; 1        ; dac_clk                         ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 9          ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; dac_data_final[4]               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F7       ; 186        ; 8        ; dac_data_final[2]               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 182        ; 8        ; touch_key                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; sdram_addr[0]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; sdram_ba[1]                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 142        ; 6        ; sdram_addr[10]                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 140        ; 6        ; sdram_addr[12]                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; sdram_cke                       ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 14         ; 1        ; dac_data_final[7]               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; sdram_ba[0]                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; sdram_dqm[1]                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; H2       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck             ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi             ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; dac_data_final[3]               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo             ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms             ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; sdram_cas_n                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; sdram_we_n                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 122        ; 5        ; sdram_dqm[0]                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; sdram_cs_n                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K11      ; 110        ; 5        ; sdram_ras_n                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 105        ; 5        ; sdram_data[7]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; sdram_data[6]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 104        ; 5        ; sdram_data[3]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 114        ; 5        ; sdram_data[4]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 113        ; 5        ; sdram_data[5]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; sys_rst_n                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; sys_clk                         ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; sdram_data[1]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; dac_data_final[0]               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; sdram_data[2]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; sdram_data[0]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                         ;
+-------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Name                          ; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|pll1 ; eth_top:u_eth_top|pll:u_pll|altpll:altpll_component|pll_altpll1:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; SDC pin name                  ; u_pll_clk|altpll_component|auto_generated|pll1                                ; u_eth_top|u_pll|altpll_component|auto_generated|pll1                                ;
; PLL mode                      ; Normal                                                                        ; Normal                                                                              ;
; Compensate clock              ; clock0                                                                        ; clock0                                                                              ;
; Compensated input/output pins ; --                                                                            ; --                                                                                  ;
; Switchover type               ; --                                                                            ; --                                                                                  ;
; Input frequency 0             ; 50.0 MHz                                                                      ; 125.0 MHz                                                                           ;
; Input frequency 1             ; --                                                                            ; --                                                                                  ;
; Nominal PFD frequency         ; 50.0 MHz                                                                      ; 125.0 MHz                                                                           ;
; Nominal VCO frequency         ; 300.0 MHz                                                                     ; 625.0 MHz                                                                           ;
; VCO post scale K counter      ; 2                                                                             ; 2                                                                                   ;
; VCO frequency control         ; Auto                                                                          ; Auto                                                                                ;
; VCO phase shift step          ; 416 ps                                                                        ; 200 ps                                                                              ;
; VCO multiply                  ; --                                                                            ; --                                                                                  ;
; VCO divide                    ; --                                                                            ; --                                                                                  ;
; Freq min lock                 ; 50.01 MHz                                                                     ; 60.01 MHz                                                                           ;
; Freq max lock                 ; 108.37 MHz                                                                    ; 130.04 MHz                                                                          ;
; M VCO Tap                     ; 5                                                                             ; 0                                                                                   ;
; M Initial                     ; 1                                                                             ; 1                                                                                   ;
; M value                       ; 6                                                                             ; 5                                                                                   ;
; N value                       ; 1                                                                             ; 1                                                                                   ;
; Charge pump current           ; setting 1                                                                     ; setting 1                                                                           ;
; Loop filter resistance        ; setting 27                                                                    ; setting 28                                                                          ;
; Loop filter capacitance       ; setting 0                                                                     ; setting 0                                                                           ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                          ; 1.19 MHz to 1.7 MHz                                                                 ;
; Bandwidth type                ; Medium                                                                        ; Medium                                                                              ;
; Real time reconfigurable      ; Off                                                                           ; Off                                                                                 ;
; Scan chain MIF file           ; --                                                                            ; --                                                                                  ;
; Preserve PLL counter order    ; Off                                                                           ; Off                                                                                 ;
; PLL location                  ; PLL_1                                                                         ; PLL_2                                                                               ;
; Inclk0 signal                 ; sys_clk                                                                       ; eth_rxc                                                                             ;
; Inclk1 signal                 ; --                                                                            ; --                                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                                 ; Global Clock                                                                        ;
; Inclk1 signal type            ; --                                                                            ; --                                                                                  ;
+-------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------------------+
; Name                                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------------------+
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[0]       ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 15.00 (416 ps)   ; 50/50      ; C0      ; 3             ; 2/1 Odd      ; --            ; 1       ; 5       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]       ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[1]       ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -75 (-2083 ps) ; 15.00 (416 ps)   ; 50/50      ; C4      ; 3             ; 2/1 Odd      ; --            ; 1       ; 0       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]       ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[2]       ; clock2       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 7.50 (416 ps)    ; 50/50      ; C3      ; 6             ; 3/3 Even     ; --            ; 1       ; 5       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]       ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[3]       ; clock3       ; 1    ; 50  ; 1.0 MHz          ; 0 (0 ps)       ; 0.15 (416 ps)    ; 50/50      ; C1      ; 300           ; 150/150 Even ; --            ; 1       ; 5       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[3]       ;
; eth_top:u_eth_top|pll:u_pll|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 125.0 MHz        ; 135 (3000 ps)  ; 9.00 (200 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd      ; --            ; 2       ; 7       ; u_eth_top|u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |eth_sdram_dac                                                                                          ; 2138 (2)    ; 1421 (0)                  ; 12 (12)       ; 32768       ; 4    ; 0            ; 0       ; 0         ; 58   ; 0            ; 717 (2)      ; 470 (0)           ; 951 (1)          ; |eth_sdram_dac                                                                                                                                                                                                                                                                                                                                     ;              ;
;    |eth_top:u_eth_top|                                                                                  ; 1018 (0)    ; 618 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 400 (0)      ; 203 (0)           ; 415 (0)          ; |eth_sdram_dac|eth_top:u_eth_top                                                                                                                                                                                                                                                                                                                   ;              ;
;       |arp:u_arp|                                                                                       ; 719 (0)     ; 422 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 296 (0)      ; 93 (0)            ; 330 (0)          ; |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp                                                                                                                                                                                                                                                                                                         ;              ;
;          |arp_rx:u_arp_rx|                                                                              ; 366 (366)   ; 279 (279)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 87 (87)      ; 80 (80)           ; 199 (199)        ; |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx                                                                                                                                                                                                                                                                                         ;              ;
;          |arp_tx:u_arp_tx|                                                                              ; 313 (313)   ; 111 (111)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 183 (183)    ; 13 (13)           ; 117 (117)        ; |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx                                                                                                                                                                                                                                                                                         ;              ;
;          |crc32_d8:u_crc32_d8|                                                                          ; 59 (59)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 33 (33)          ; |eth_sdram_dac|eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8                                                                                                                                                                                                                                                                                     ;              ;
;       |eth_ctrl:u_eth_ctrl|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |eth_sdram_dac|eth_top:u_eth_top|eth_ctrl:u_eth_ctrl                                                                                                                                                                                                                                                                                               ;              ;
;       |gmii_to_rgmii:u_gmii_to_rgmii|                                                                   ; 16 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 15 (0)            ; 0 (0)            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii                                                                                                                                                                                                                                                                                     ;              ;
;          |rgmii_rx:u_rgmii_rx|                                                                          ; 16 (1)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 15 (0)            ; 0 (0)            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx                                                                                                                                                                                                                                                                 ;              ;
;             |ddi_x1:ddi_x1_inst|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst                                                                                                                                                                                                                                              ;              ;
;                |altddio_in:ALTDDIO_IN_component|                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component                                                                                                                                                                                                              ;              ;
;                   |ddio_in_8hf:auto_generated|                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated                                                                                                                                                                                   ;              ;
;             |ddi_x4:ddi_x4_inst|                                                                        ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 0 (0)            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst                                                                                                                                                                                                                                              ;              ;
;                |altddio_in:ALTDDIO_IN_component|                                                        ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 0 (0)            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component                                                                                                                                                                                                              ;              ;
;                   |ddio_in_bhf:auto_generated|                                                          ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated                                                                                                                                                                                   ;              ;
;          |rgmii_tx:u_rgmii_tx|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx                                                                                                                                                                                                                                                                 ;              ;
;             |ddo_x1:ddo_x1_clk|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk                                                                                                                                                                                                                                               ;              ;
;                |altddio_out:ALTDDIO_OUT_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                             ;              ;
;                   |ddio_out_p9j:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                                                 ;              ;
;             |ddo_x1:ddo_x1_inst|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst                                                                                                                                                                                                                                              ;              ;
;                |altddio_out:ALTDDIO_OUT_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                            ;              ;
;                   |ddio_out_p9j:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                                                ;              ;
;             |ddo_x4:ddo_x4_inst|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst                                                                                                                                                                                                                                              ;              ;
;                |altddio_out:ALTDDIO_OUT_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                            ;              ;
;                   |ddio_out_s9j:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |eth_sdram_dac|eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated                                                                                                                                                                                ;              ;
;       |pll:u_pll|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |eth_sdram_dac|eth_top:u_eth_top|pll:u_pll                                                                                                                                                                                                                                                                                                         ;              ;
;          |altpll:altpll_component|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |eth_sdram_dac|eth_top:u_eth_top|pll:u_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                 ;              ;
;             |pll_altpll1:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |eth_sdram_dac|eth_top:u_eth_top|pll:u_pll|altpll:altpll_component|pll_altpll1:auto_generated                                                                                                                                                                                                                                                      ;              ;
;       |udp:u_udp|                                                                                       ; 282 (0)     ; 179 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 103 (0)      ; 95 (0)            ; 84 (0)           ; |eth_sdram_dac|eth_top:u_eth_top|udp:u_udp                                                                                                                                                                                                                                                                                                         ;              ;
;          |udp_rx:u_udp_rx|                                                                              ; 282 (282)   ; 179 (179)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 103 (103)    ; 95 (95)           ; 84 (84)          ; |eth_sdram_dac|eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx                                                                                                                                                                                                                                                                                         ;              ;
;    |pll_clk:u_pll_clk|                                                                                  ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |eth_sdram_dac|pll_clk:u_pll_clk                                                                                                                                                                                                                                                                                                                   ;              ;
;       |altpll:altpll_component|                                                                         ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |eth_sdram_dac|pll_clk:u_pll_clk|altpll:altpll_component                                                                                                                                                                                                                                                                                           ;              ;
;          |pll_clk_altpll1:auto_generated|                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |eth_sdram_dac|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated                                                                                                                                                                                                                                                            ;              ;
;    |sdram_top:u_sdram_top|                                                                              ; 500 (0)     ; 320 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 179 (0)      ; 57 (0)            ; 264 (0)          ; |eth_sdram_dac|sdram_top:u_sdram_top                                                                                                                                                                                                                                                                                                               ;              ;
;       |sdram_controller:u_sdram_controller|                                                             ; 193 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 106 (0)      ; 17 (0)            ; 70 (0)           ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller                                                                                                                                                                                                                                                                           ;              ;
;          |sdram_cmd:u_sdram_cmd|                                                                        ; 70 (70)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (50)      ; 0 (0)             ; 20 (20)          ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                                                                                                                                                                                     ;              ;
;          |sdram_ctrl:u_sdram_ctrl|                                                                      ; 103 (103)   ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (53)      ; 0 (0)             ; 50 (50)          ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                                                                                                                                                                                   ;              ;
;          |sdram_data:u_sdram_data|                                                                      ; 20 (20)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 17 (17)           ; 0 (0)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data                                                                                                                                                                                                                                                   ;              ;
;       |sdram_fifo_ctrl:u_sdram_fifo_ctrl|                                                               ; 308 (48)    ; 234 (38)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (10)      ; 40 (2)            ; 195 (36)         ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                                                                                                                                                                             ;              ;
;          |rdfifo:u_rdfifo|                                                                              ; 128 (0)     ; 98 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 18 (0)            ; 80 (0)           ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                                                                                                                                                                                                                                                             ;              ;
;             |dcfifo:dcfifo_component|                                                                   ; 128 (0)     ; 98 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 18 (0)            ; 80 (0)           ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                     ;              ;
;                |dcfifo_cll1:auto_generated|                                                             ; 128 (50)    ; 98 (37)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (6)       ; 18 (11)           ; 80 (9)           ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated                                                                                                                                                                                                          ;              ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin|                                                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                                          ;              ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                     ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                                          ;              ;
;                   |a_graycounter_2lc:wrptr_g1p|                                                         ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 16 (16)          ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                              ;              ;
;                   |a_graycounter_677:rdptr_g1p|                                                         ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 15 (15)          ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                              ;              ;
;                   |alt_synch_pipe_0e8:ws_dgrp|                                                          ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 5 (0)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                                                                                                                                                                               ;              ;
;                      |dffpipe_re9:dffpipe4|                                                             ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 5 (5)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4                                                                                                                                                          ;              ;
;                   |altsyncram_gj31:fifo_ram|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram                                                                                                                                                                                 ;              ;
;                   |cmpr_c66:rdempty_eq_comp1_lsb|                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb                                                                                                                                                                            ;              ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                                                                                                                                                                              ;              ;
;                   |dffpipe_pe9:ws_brp|                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                       ;              ;
;                   |dffpipe_pe9:ws_bwp|                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                       ;              ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                       ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                            ;              ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                       ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                            ;              ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                           ;              ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                      ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                           ;              ;
;          |wrfifo:u_wrfifo|                                                                              ; 132 (0)     ; 98 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 20 (0)            ; 79 (0)           ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                                                                                                                                                                                                                                                             ;              ;
;             |dcfifo:dcfifo_component|                                                                   ; 132 (0)     ; 98 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 20 (0)            ; 79 (0)           ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                     ;              ;
;                |dcfifo_pkl1:auto_generated|                                                             ; 132 (50)    ; 98 (37)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (3)       ; 20 (16)           ; 79 (13)          ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated                                                                                                                                                                                                          ;              ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin|                                                     ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                                                                                                          ;              ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin|                                                     ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                                                                                                          ;              ;
;                   |a_graycounter_2lc:wrptr_g1p|                                                         ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                              ;              ;
;                   |a_graycounter_677:rdptr_g1p|                                                         ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                              ;              ;
;                   |alt_synch_pipe_vd8:rs_dgwp|                                                          ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 9 (0)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                                                                                                                                                                               ;              ;
;                      |dffpipe_qe9:dffpipe11|                                                            ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 9 (9)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11                                                                                                                                                         ;              ;
;                   |altsyncram_gj31:fifo_ram|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram                                                                                                                                                                                 ;              ;
;                   |cmpr_c66:rdempty_eq_comp1_lsb|                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb                                                                                                                                                                            ;              ;
;                   |cmpr_c66:wrfull_eq_comp1_lsb|                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb                                                                                                                                                                             ;              ;
;                   |dffpipe_pe9:rs_brp|                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                       ;              ;
;                   |dffpipe_pe9:rs_bwp|                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                       ;              ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                       ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                            ;              ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                       ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                            ;              ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                           ;              ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                      ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |eth_sdram_dac|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                           ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 145 (1)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (1)       ; 27 (0)            ; 59 (0)           ; |eth_sdram_dac|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                    ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 144 (103)   ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (45)      ; 27 (25)           ; 59 (34)          ; |eth_sdram_dac|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                       ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |eth_sdram_dac|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                               ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 17 (17)          ; |eth_sdram_dac|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                             ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 456 (14)    ; 382 (16)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (1)       ; 181 (12)          ; 201 (0)          ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                      ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 443 (0)     ; 366 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (0)       ; 169 (0)           ; 201 (0)          ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 443 (69)    ; 366 (66)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (11)      ; 169 (48)          ; 201 (9)          ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 72 (70)     ; 70 (70)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 47 (47)           ; 24 (0)           ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ;              ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                            ;              ;
;                |lpm_mux:mux|                                                                            ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ;              ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                       ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ;              ;
;                |altsyncram_6u14:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated                                                                                                                                          ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 105 (105)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 19 (19)           ; 56 (56)          ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ;              ;
;             |sld_ela_control:ela_control|                                                               ; 64 (2)      ; 56 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 44 (1)            ; 13 (1)           ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 46 (0)      ; 40 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 30 (0)            ; 11 (0)           ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 1 (1)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 23 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 7 (0)             ; 11 (0)           ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1 ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 13 (3)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 9 (0)             ; 2 (1)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 87 (9)      ; 74 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (9)       ; 0 (0)             ; 74 (0)           ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ;              ;
;                   |cntr_vei:auto_generated|                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated                                                      ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ;              ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                               ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ;              ;
;                   |cntr_egi:auto_generated|                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                     ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ;              ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                        ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |eth_sdram_dac|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ;              ;
;    |touch:u_touch|                                                                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |eth_sdram_dac|touch:u_touch                                                                                                                                                                                                                                                                                                                       ;              ;
;    |udp_32_to_8bit:u_udp_32_to_8bit|                                                                    ; 19 (19)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; |eth_sdram_dac|udp_32_to_8bit:u_udp_32_to_8bit                                                                                                                                                                                                                                                                                                     ;              ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+-------------------+----------+---------------+---------------+-----------------------+----------+------+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+-------------------+----------+---------------+---------------+-----------------------+----------+------+
; eth_txc           ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; eth_tx_ctl        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; eth_txd[0]        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; eth_txd[1]        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; eth_txd[2]        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; eth_txd[3]        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; eth_rst_n         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_clk         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_cke         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_cs_n        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_ras_n       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_cas_n       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_we_n        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_ba[0]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_ba[1]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_dqm[0]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_dqm[1]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[0]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[1]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[2]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[3]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[4]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[5]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[6]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[7]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[8]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[9]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[10]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[11]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[12]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; dac_clk           ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; dac_data_final[0] ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; dac_data_final[1] ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; dac_data_final[2] ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; dac_data_final[3] ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; dac_data_final[4] ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; dac_data_final[5] ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; dac_data_final[6] ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; dac_data_final[7] ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; dac_data_final[8] ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; dac_data_final[9] ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_data[0]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_data[1]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_data[2]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[3]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[4]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[5]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[6]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_data[7]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sys_rst_n         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; sys_clk           ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; eth_rxc           ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; touch_key         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; eth_rx_ctl        ; Input    ; --            ; (0) 0 ps      ; --                    ; --       ; --   ;
; eth_rxd[0]        ; Input    ; --            ; (0) 0 ps      ; --                    ; --       ; --   ;
; eth_rxd[1]        ; Input    ; --            ; (0) 0 ps      ; --                    ; --       ; --   ;
; eth_rxd[2]        ; Input    ; --            ; (0) 0 ps      ; --                    ; --       ; --   ;
; eth_rxd[3]        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
+-------------------+----------+---------------+---------------+-----------------------+----------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                             ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; sdram_data[0]                                                                                                                                                                   ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                        ; 0                 ; 6       ;
; sdram_data[1]                                                                                                                                                                   ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                        ; 0                 ; 6       ;
; sdram_data[2]                                                                                                                                                                   ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]~feeder                                                                 ; 1                 ; 6       ;
; sdram_data[3]                                                                                                                                                                   ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                        ; 1                 ; 6       ;
; sdram_data[4]                                                                                                                                                                   ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]~feeder                                                                 ; 1                 ; 6       ;
; sdram_data[5]                                                                                                                                                                   ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]~feeder                                                                 ; 1                 ; 6       ;
; sdram_data[6]                                                                                                                                                                   ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                        ; 0                 ; 6       ;
; sdram_data[7]                                                                                                                                                                   ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]~feeder                                                                 ; 1                 ; 6       ;
; sys_rst_n                                                                                                                                                                       ;                   ;         ;
; sys_clk                                                                                                                                                                         ;                   ;         ;
; eth_rxc                                                                                                                                                                         ;                   ;         ;
; touch_key                                                                                                                                                                       ;                   ;         ;
;      - touch:u_touch|touch_key_d0~feeder                                                                                                                                        ; 1                 ; 6       ;
; eth_rx_ctl                                                                                                                                                                      ;                   ;         ;
;      - eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_l[0]~feeder ; 1                 ; 0       ;
;      - eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_h[0]~feeder ; 1                 ; 0       ;
; eth_rxd[0]                                                                                                                                                                      ;                   ;         ;
;      - eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[0]~feeder ; 1                 ; 0       ;
;      - eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[0]~feeder ; 1                 ; 0       ;
; eth_rxd[1]                                                                                                                                                                      ;                   ;         ;
;      - eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[1]~feeder ; 1                 ; 0       ;
;      - eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[1]~feeder ; 1                 ; 0       ;
; eth_rxd[2]                                                                                                                                                                      ;                   ;         ;
;      - eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[2]~feeder ; 1                 ; 0       ;
;      - eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[2]~feeder ; 1                 ; 0       ;
; eth_rxd[3]                                                                                                                                                                      ;                   ;         ;
;      - eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[3]~feeder ; 0                 ; 0       ;
;      - eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[3]~feeder ; 0                 ; 0       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                 ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                         ; JTAG_X1_Y12_N0     ; 262     ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                         ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; eth_rxc                                                                                                                                                                                                                                                                              ; PIN_E1             ; 1       ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Selector6~0                                                                                                                                                                                                                              ; LCCOMB_X11_Y20_N8  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[3]~17                                                                                                                                                                                                                                ; LCCOMB_X11_Y19_N28 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[3]~19                                                                                                                                                                                                                                ; LCCOMB_X10_Y19_N26 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[31]~1                                                                                                                                                                                                                           ; LCCOMB_X12_Y19_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[35]~3                                                                                                                                                                                                                          ; LCCOMB_X10_Y19_N0  ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|eth_type[15]~3                                                                                                                                                                                                                           ; LCCOMB_X6_Y19_N0   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|op_data[15]~0                                                                                                                                                                                                                            ; LCCOMB_X12_Y20_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|op_data[7]~1                                                                                                                                                                                                                             ; LCCOMB_X10_Y23_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[28]~1                                                                                                                                                                                                                           ; LCCOMB_X12_Y19_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[4]~2                                                                                                                                                                                                                             ; LCCOMB_X10_Y19_N10 ; 81      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[47]~3                                                                                                                                                                                                                          ; LCCOMB_X10_Y19_N12 ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|Selector0~0                                                                                                                                                                                                                              ; LCCOMB_X11_Y17_N18 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[23][4]~1                                                                                                                                                                                                                        ; LCCOMB_X13_Y16_N16 ; 80      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cnt[0]~22                                                                                                                                                                                                                                ; LCCOMB_X10_Y18_N2  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[1]~0                                                                                                                                                                                                                            ; LCCOMB_X10_Y18_N12 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[4]~30                                                                                                                                                                                                                           ; LCCOMB_X11_Y18_N6  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[25]~5                                                                                                                                                                                                                       ; LCCOMB_X16_Y18_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|pll:u_pll|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                      ; PLL_2              ; 675     ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Equal19~10                                                                                                                                                                                                                               ; LCCOMB_X9_Y21_N30  ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cnt[4]~18                                                                                                                                                                                                                                ; LCCOMB_X10_Y22_N22 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cnt[4]~19                                                                                                                                                                                                                                ; LCCOMB_X8_Y22_N18  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|data_byte_num[0]~22                                                                                                                                                                                                                      ; LCCOMB_X8_Y22_N24  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|data_cnt[11]~52                                                                                                                                                                                                                          ; LCCOMB_X10_Y20_N6  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[23]~2                                                                                                                                                                                                                             ; LCCOMB_X9_Y22_N2   ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[47]~2                                                                                                                                                                                                                            ; LCCOMB_X9_Y22_N20  ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|eth_type[15]~3                                                                                                                                                                                                                           ; LCCOMB_X7_Y21_N6   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|ip_head_byte_num[2]~2                                                                                                                                                                                                                    ; LCCOMB_X9_Y22_N6   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[0]~3                                                                                                                                                                                                                            ; LCCOMB_X10_Y20_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[16]~1                                                                                                                                                                                                                           ; LCCOMB_X13_Y21_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[24]~2                                                                                                                                                                                                                           ; LCCOMB_X17_Y20_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[8]~0                                                                                                                                                                                                                            ; LCCOMB_X9_Y20_N18  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_en                                                                                                                                                                                                                                   ; FF_X10_Y20_N19     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|udp_byte_num[0]~0                                                                                                                                                                                                                        ; LCCOMB_X11_Y22_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|udp_byte_num[8]~1                                                                                                                                                                                                                        ; LCCOMB_X8_Y23_N12  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                            ; PLL_1              ; 255     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                            ; PLL_1              ; 4       ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[3]                                                                                                                                                                                            ; PLL_1              ; 29      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_locked                                                                                                                                                                                            ; PLL_1              ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; rst_n~0                                                                                                                                                                                                                                                                              ; LCCOMB_X26_Y13_N6  ; 938     ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]~0                                                                                                                                                                                      ; LCCOMB_X31_Y13_N6  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan3~2                                                                                                                                                                                        ; LCCOMB_X30_Y16_N26 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan4~1                                                                                                                                                                                        ; LCCOMB_X24_Y13_N30 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~1                                                                                                                                                                                        ; LCCOMB_X29_Y14_N18 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]~2                                                                                                                                                                                   ; LCCOMB_X29_Y14_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|Equal2~1                                                                                                                                                                                           ; LCCOMB_X32_Y13_N0  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|always0~0                                                                                                                                                                                          ; LCCOMB_X31_Y12_N14 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                                                                                                                       ; FF_X32_Y12_N17     ; 8       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan1~4                                                                                                                                                                                                                  ; LCCOMB_X31_Y14_N6  ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan3~4                                                                                                                                                                                                                  ; LCCOMB_X31_Y14_N2  ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|valid_rdreq~0                                                                                                                                             ; LCCOMB_X28_Y10_N0  ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|valid_wrreq~0                                                                                                                                             ; LCCOMB_X29_Y10_N26 ; 23      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_done_flag                                                                                                                                                                                                               ; LCCOMB_X31_Y10_N22 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|valid_rdreq~1                                                                                                                                             ; LCCOMB_X31_Y12_N26 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|valid_wrreq~0                                                                                                                                             ; LCCOMB_X19_Y17_N24 ; 25      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|write_done_flag                                                                                                                                                                                                              ; LCCOMB_X31_Y12_N4  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                ; FF_X13_Y10_N1      ; 22      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                     ; LCCOMB_X10_Y9_N28  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                       ; LCCOMB_X10_Y9_N30  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                     ; LCCOMB_X11_Y12_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                        ; LCCOMB_X11_Y8_N22  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                       ; LCCOMB_X11_Y8_N12  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                        ; LCCOMB_X11_Y10_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                          ; FF_X10_Y12_N27     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                          ; FF_X10_Y12_N9      ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                          ; LCCOMB_X11_Y10_N2  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10                                                                                                                                                                                                   ; LCCOMB_X10_Y9_N26  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                   ; LCCOMB_X9_Y8_N2    ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                  ; LCCOMB_X10_Y9_N8   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                             ; LCCOMB_X9_Y9_N20   ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                             ; LCCOMB_X10_Y9_N6   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; FF_X13_Y10_N19     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; FF_X13_Y10_N3      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                     ; FF_X12_Y10_N5      ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                     ; FF_X10_Y9_N1       ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                              ; LCCOMB_X13_Y10_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; FF_X9_Y10_N5       ; 22      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                ; LCCOMB_X2_Y11_N22  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                ; LCCOMB_X2_Y11_N4   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                              ; FF_X2_Y11_N17      ; 5       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                             ; LCCOMB_X2_Y11_N16  ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                ; FF_X10_Y10_N17     ; 170     ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                           ; LCCOMB_X2_Y11_N8   ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                            ; LCCOMB_X2_Y11_N2   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                ; LCCOMB_X13_Y11_N18 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                      ; LCCOMB_X10_Y10_N14 ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4]~0 ; LCCOMB_X13_Y11_N24 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0    ; LCCOMB_X12_Y9_N2   ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                       ; LCCOMB_X10_Y10_N8  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                            ; LCCOMB_X14_Y10_N18 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~11                                                                                                                                      ; LCCOMB_X11_Y10_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~10                                                                                                                                 ; LCCOMB_X10_Y10_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                    ; LCCOMB_X10_Y10_N6  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                        ; LCCOMB_X10_Y10_N20 ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                                                                                                                              ; PIN_M2             ; 211     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_rst_n                                                                                                                                                                                                                                                                            ; PIN_M1             ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y12_N0    ; 262     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; eth_rxc                                                                                                               ; PIN_E1            ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; eth_top:u_eth_top|pll:u_pll|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]                       ; PLL_2             ; 675     ; 9                                    ; Global Clock         ; GCLK8            ; --                        ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[0]                             ; PLL_1             ; 255     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[1]                             ; PLL_1             ; 1       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[2]                             ; PLL_1             ; 4       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[3]                             ; PLL_1             ; 29      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; rst_n~0                                                                                                               ; LCCOMB_X26_Y13_N6 ; 938     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X10_Y10_N17    ; 170     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                              ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sys_clk~input                                                                                                                                                                                                                                                                                     ; 211     ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[4]~2                                                                                                                                                                                                                                          ; 81      ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[23][4]~1                                                                                                                                                                                                                                     ; 80      ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Selector3~0                                                                                                                                                                                                                                           ; 58      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ; 55      ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|always2~4                                                                                                                                                                                                                                             ; 50      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                     ; 49      ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[47]~2                                                                                                                                                                                                                                         ; 48      ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[35]~3                                                                                                                                                                                                                                       ; 48      ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[47]~3                                                                                                                                                                                                                                       ; 48      ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[3]                                                                                                                                                                                                                                                ; 41      ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[4]                                                                                                                                                                                                                                                ; 41      ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[2]                                                                                                                                                                                                                                                ; 40      ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|always2~3                                                                                                                                                                                                                                             ; 35      ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|crc_clr                                                                                                                                                                                                                                               ; 33      ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[0]                                                                                                                                                                                                                                           ; 33      ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cnt[1]                                                                                                                                                                                                                                                ; 33      ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[31]~1                                                                                                                                                                                                                                        ; 32      ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[28]~1                                                                                                                                                                                                                                        ; 32      ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[25]~5                                                                                                                                                                                                                                    ; 32      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                       ; 29      ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[3]                                                                                                                                                                                                                                           ; 29      ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[1]                                                                                                                                                                                                                                           ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                          ; 28      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                                                                                                                                   ; 28      ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cnt[0]                                                                                                                                                                                                                                                ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                  ; 26      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|valid_wrreq~0                                                                                                                                                          ; 26      ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[2]                                                                                                                                                                                                                                           ; 26      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|valid_rdreq~0                                                                                                                                                          ; 25      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                        ; 24      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1                                                                              ; 24      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr~0                                                                                                                                                                                 ; 24      ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[23]~2                                                                                                                                                                                                                                          ; 24      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|valid_rdreq~1                                                                                                                                                          ; 24      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|valid_wrreq~0                                                                                                                                                          ; 24      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                                                                                                                                   ; 24      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                             ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                             ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                              ; 23      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                      ; 23      ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[2]                                                                                                                                ; 23      ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[0]                                                                                                                                ; 23      ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[4]                                                                                                                                                                                                                                           ; 23      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                                                                                                                                   ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                             ; 22      ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[1]                                                                                                                                ; 22      ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[3]                                                                                                                                ; 22      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                                                                                                                                   ; 21      ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cnt[2]                                                                                                                                                                                                                                                ; 21      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                               ; 20      ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[3]                                                                                                                                 ; 20      ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[2]                                                                                                                                 ; 19      ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[1]                                                                                                                                 ; 19      ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[0]                                                                                                                                 ; 19      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                                                                                                                                     ; 19      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                                                                                                                                   ; 19      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                                                                                                                                   ; 19      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                 ; 18      ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|gmii_rx_dv                                                                                                                                                                                                                    ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                      ; 17      ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|data_cnt[11]~52                                                                                                                                                                                                                                       ; 17      ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Equal19~10                                                                                                                                                                                                                                            ; 17      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                                                                                                                                   ; 17      ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cnt[3]                                                                                                                                                                                                                                                ; 17      ;
; QIC_SIGNALTAP_GND                                                                                                                                                                                                                                                                                 ; 16      ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|data_byte_num[0]~22                                                                                                                                                                                                                                   ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~7                                                                                                                                   ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3                                                                                                                                   ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                  ; 15      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan3~2                                                                                                                                                                                                     ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|write_done_flag                                                                                                                                                                                                                           ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan1~4                                                                                                                                                                                                                               ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_done_flag                                                                                                                                                                                                                            ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan3~4                                                                                                                                                                                                                               ; 15      ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|Selector2~0                                                                                                                                                                                                                                           ; 15      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]~0                                                                                                                                                                                                   ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                         ; 14      ;
; udp_32_to_8bit:u_udp_32_to_8bit|byte_sel[1]                                                                                                                                                                                                                                                       ; 14      ;
; udp_32_to_8bit:u_udp_32_to_8bit|byte_sel[0]                                                                                                                                                                                                                                                       ; 13      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]~3                                                                                                                                                                                                   ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                   ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                        ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                      ; 12      ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cnt[0]~27                                                                                                                                                                                                                                             ; 12      ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|Selector4~0                                                                                                                                                                                                                                           ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                         ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                         ; 11      ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_en                                                                                                                                                                                                                                                ; 11      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan4~1                                                                                                                                                                                                     ; 11      ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|Equal5~0                                                                                                                                                                                                                                              ; 11      ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|Selector0~0                                                                                                                                                                                                                                           ; 11      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                                                                                                                                      ; 11      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                                                                                                                                      ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                   ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                   ; 10      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~1                                                                                                                                                                                                     ; 10      ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|skip_en                                                                                                                                                                                                                                               ; 10      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]~1                                                                                                                                                                                                  ; 10      ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cnt[3]                                                                                                                                                                                                                                                ; 10      ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cnt[2]                                                                                                                                                                                                                                                ; 10      ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cnt[0]                                                                                                                                                                                                                                                ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                 ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                   ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                                                                 ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                                                                 ; 9       ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_latch_l[0]                                                                                                                                ; 9       ;
; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_h[0]                                                                                                                                 ; 9       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|always0~0                                                                                                                                                                                                       ; 9       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|Selector1~0                                                                                                                                                                                                                                           ; 9       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|Selector3~0                                                                                                                                                                                                                                           ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                                                                 ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                                                                 ; 9       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|Equal2~1                                                                                                                                                                                                        ; 9       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[0]                                                                                                                                                                                                                                                ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                     ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                         ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                   ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                   ; 8       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|eth_type[15]~3                                                                                                                                                                                                                                        ; 8       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|eth_type[15]~3                                                                                                                                                                                                                                        ; 8       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[4]~46                                                                                                                                                                                                                                        ; 8       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|udp_byte_num[8]~1                                                                                                                                                                                                                                     ; 8       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|udp_byte_num[0]~0                                                                                                                                                                                                                                     ; 8       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[0]~3                                                                                                                                                                                                                                         ; 8       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[24]~2                                                                                                                                                                                                                                        ; 8       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[16]~1                                                                                                                                                                                                                                        ; 8       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[8]~0                                                                                                                                                                                                                                         ; 8       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Selector5~0                                                                                                                                                                                                                                           ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                                                 ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                                                                 ; 8       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|op_data[7]~1                                                                                                                                                                                                                                          ; 8       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|op_data[15]~0                                                                                                                                                                                                                                         ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                                                                 ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                                                 ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                                                                 ; 8       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                                                                                                                                    ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                                                 ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                                                                 ; 8       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_next[13]~19                                                                                                                                                                                                                                   ; 8       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|Equal5~1                                                                                                                                                                                                                                              ; 8       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|skip_en                                                                                                                                                                                                                                               ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                                                                 ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                                                 ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                                                                 ; 8       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[7]                                                                                                                                                                                                                                           ; 8       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[4]                                                                                                                                                                                                                                           ; 8       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cnt[1]                                                                                                                                                                                                                                                ; 8       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                                                                                                                                      ; 8       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                                                                                                                                      ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                 ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                           ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                 ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                         ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                         ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                    ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                       ; 7       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Selector3~0                                                                                                                                                                                                                                           ; 7       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Selector2~0                                                                                                                                                                                                                                           ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                                                                                                                                 ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                                                 ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                                                                                                 ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                 ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                                                                 ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                                                                 ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                                                                 ; 7       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|skip_en                                                                                                                                                                                                                                               ; 7       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_next[12]~24                                                                                                                                                                                                                                   ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                                                                                                                                 ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                                                 ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                                                                                                 ; 7       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[27]                                                                                                                                                                                                                                      ; 7       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[4]~30                                                                                                                                                                                                                                        ; 7       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[4]~27                                                                                                                                                                                                                                        ; 7       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_next[12]~10                                                                                                                                                                                                                                   ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                 ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                                                                 ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                                                                 ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                                                                 ; 7       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Selector12~0                                                                                                                                                                                                      ; 7       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[2]                                                                                                                                                                                                                                           ; 7       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|data_cnt[1]                                                                                                                                                                                                                                           ; 7       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|data_cnt[0]                                                                                                                                                                                                                                           ; 7       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[1]                                                                                                                                                                                                                                                ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                             ; 6       ;
; ~GND                                                                                                                                                                                                                                                                                              ; 6       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Selector1~0                                                                                                                                                                                                                                           ; 6       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|LessThan2~0                                                                                                                                                                                                                                           ; 6       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Selector4~0                                                                                                                                                                                                                                           ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                                                 ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                                                 ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                                                                                                                                 ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                                                                                                                                 ; 6       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Equal0~2                                                                                                                                                                                                                                              ; 6       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Selector2~0                                                                                                                                                                                                                                           ; 6       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Equal9~0                                                                                                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdptr_g[3]                                                                                                                                                             ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdptr_g[6]                                                                                                                                                             ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdptr_g[9]                                                                                                                                                             ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdptr_g[10]                                                                                                                                                            ; 6       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Equal10~0                                                                                                                                                                                                                                             ; 6       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cnt[0]~22                                                                                                                                                                                                                                             ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                                                 ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                                                 ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                                                                                                                                 ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                                                                                                                                 ; 6       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_next[12]~22                                                                                                                                                                                                                                   ; 6       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_next[4]~16                                                                                                                                                                                                                                    ; 6       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_next[15]~11                                                                                                                                                                                                                                   ; 6       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[29]                                                                                                                                                                                                                                      ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|wrptr_g[6]                                                                                                                                                             ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|wrptr_g[3]                                                                                                                                                             ; 6       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr~2                                                                                                                                                                                                      ; 6       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[3]                                                                                                                                                                                                                                           ; 6       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cnt[4]                                                                                                                                                                                                                                                ; 6       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cnt[5]                                                                                                                                                                                                                                                ; 6       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cnt[4]                                                                                                                                                                                                                                                ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4]~0              ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10                                                                                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                             ; 5       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[3]~19                                                                                                                                                                                                                                             ; 5       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cnt[4]~19                                                                                                                                                                                                                                             ; 5       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cnt[4]~18                                                                                                                                                                                                                                             ; 5       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Equal9~0                                                                                                                                                                                                                                              ; 5       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Selector6~0                                                                                                                                                                                                                                           ; 5       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[3]~17                                                                                                                                                                                                                                             ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                                                ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                                                                 ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdptr_g[2]                                                                                                                                                             ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdptr_g[5]                                                                                                                                                             ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdptr_g[8]                                                                                                                                                             ; 5       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|always2~1                                                                                                                                                                                                                                             ; 5       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|error_en                                                                                                                                                                                                                                              ; 5       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[1]~0                                                                                                                                                                                                                                         ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                                                                                                                                  ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                                                                                                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal10~1                                                                                                                                                                                                       ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~3                                                                                                                                                                                                       ; 5       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_next[9]~20                                                                                                                                                                                                                                    ; 5       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[24]                                                                                                                                                                                                                                      ; 5       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|LessThan0~1                                                                                                                                                                                                                                           ; 5       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[4]~29                                                                                                                                                                                                                                        ; 5       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[28]                                                                                                                                                                                                                                      ; 5       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[4]~25                                                                                                                                                                                                                                        ; 5       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[4]~22                                                                                                                                                                                                                                        ; 5       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[4]~19                                                                                                                                                                                                                                        ; 5       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[4]~17                                                                                                                                                                                                                                        ; 5       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[4]~15                                                                                                                                                                                                                                        ; 5       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[4]~14                                                                                                                                                                                                                                        ; 5       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[4]~13                                                                                                                                                                                                                                        ; 5       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[4]~10                                                                                                                                                                                                                                        ; 5       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cur_state.st_arp_data                                                                                                                                                                                                                                 ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                                                ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                                                                 ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|wrptr_g[9]                                                                                                                                                             ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|wrptr_g[10]                                                                                                                                                            ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|wrptr_g[8]                                                                                                                                                             ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|wrptr_g[5]                                                                                                                                                             ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|wrptr_g[2]                                                                                                                                                             ; 5       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[5]                                                                                                                                                                                                                                           ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                                                                                                                                      ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                                                                                                                                      ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~10                                                                                                                                              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~11                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                      ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                    ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                       ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                       ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                       ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                       ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                       ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                       ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                       ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                       ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                       ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                       ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~6                                                                                                                                               ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                          ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9                                                                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                             ; 4       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|ip_head_byte_num[2]~2                                                                                                                                                                                                                                 ; 4       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Selector7~19                                                                                                                                                                                                                                          ; 4       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Equal10~0                                                                                                                                                                                                                                             ; 4       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Equal12~0                                                                                                                                                                                                                                             ; 4       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|LessThan0~0                                                                                                                                                                                                                                           ; 4       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Equal1~0                                                                                                                                                                                                                                              ; 4       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|error_en                                                                                                                                                                                                                                              ; 4       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_ip_head                                                                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~4                                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|_~5                                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|_~3                                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                                                 ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                                                ; 4       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Equal2~0                                                                                                                                                                                                                                              ; 4       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|LessThan0~0                                                                                                                                                                                                                                           ; 4       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Selector1~0                                                                                                                                                                                                                                           ; 4       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Equal0~0                                                                                                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdptr_g[0]                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdptr_g[1]                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor4                                                                                                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdptr_g[4]                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor4                                                                                                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor7                                                                                                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor7                                                                                                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor4                                                                                                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor4                                                                                                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor7                                                                                                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor7                                                                                                                                   ; 4       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Equal11~10                                                                                                                                                                                                                                            ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~4                                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]~2                                                                                                                                                                                                ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|_~4                                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|_~2                                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|rdptr_g[7]                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                                                 ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|rdptr_g[9]                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|rdptr_g[6]                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                                                ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|rdptr_g[10]                                                                                                                                                            ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|rdptr_g[8]                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|rdptr_g[0]                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|rdptr_g[1]                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|rdptr_g[3]                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|rdptr_g[2]                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|rdptr_g[5]                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|rdptr_g[4]                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                                                                                                                                  ; 4       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_next[21]~21                                                                                                                                                                                                                                   ; 4       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[26]                                                                                                                                                                                                                                      ; 4       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_next[8]~14                                                                                                                                                                                                                                    ; 4       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|Selector10~2                                                                                                                                                                                                                                          ; 4       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[0]~33                                                                                                                                                                                                                                        ; 4       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|Selector8~0                                                                                                                                                                                                                                           ; 4       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[0]~11                                                                                                                                                                                                                                        ; 4       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cur_state.st_eth_head                                                                                                                                                                                                                                 ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|wrptr_g[7]                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|wrptr_g[4]                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|wrptr_g[1]                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|wrptr_g[0]                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]~0                                                                                                                                                                                                  ; 4       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[6]                                                                                                                                                                                                                                           ; 4       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[1]                                                                                                                                                                                                                                           ; 4       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[0]                                                                                                                                                                                                                                           ; 4       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cur_state.st_idle                                                                                                                                                                                                                                     ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                                                                                                                                      ; 4       ;
; sys_rst_n~input                                                                                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~10                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~4                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~0                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10]                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated|counter_reg_bit[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated|counter_reg_bit[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated|counter_reg_bit[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2]                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0]                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                  ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[0]~47                                                                                                                                                                                                                                        ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[4]~45                                                                                                                                                                                                                                        ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Equal9~1                                                                                                                                                                                                                                              ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|skip_en~4                                                                                                                                                                                                                                             ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[0]                                                                                                                                                                                                                                             ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[1]                                                                                                                                                                                                                                             ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|ip_head_byte_num[2]                                                                                                                                                                                                                                   ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_idle                                                                                                                                                                                                                                     ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Equal1~1                                                                                                                                                                                                                                              ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[1]                                                                                                                                                                                                                                            ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[3]                                                                                                                                                                                                                                            ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[5]                                                                                                                                                                                                                                            ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[7]                                                                                                                                                                                                                                            ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[8]                                                                                                                                                                                                                                            ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[9]                                                                                                                                                                                                                                            ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[11]                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[12]                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[13]                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[15]                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[18]                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[19]                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[22]                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[23]                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[24]                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[26]                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[27]                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[28]                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[30]                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[31]                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[33]                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[34]                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[35]                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[37]                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[38]                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[39]                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Selector7~5                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Selector6~1                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_preamble                                                                                                                                                                                                                                 ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_eth_head                                                                                                                                                                                                                                 ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_rx_end                                                                                                                                                                                                                                   ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_udp_head                                                                                                                                                                                                                                 ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[0]                                                                                                                                                     ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[1]                                                                                                                                                     ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[2]                                                                                                                                                     ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[3]                                                                                                                                                     ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[4]                                                                                                                                                     ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[5]                                                                                                                                                     ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[6]                                                                                                                                                     ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[7]                                                                                                                                                     ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[8]                                                                                                                                                     ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[9]                                                                                                                                                     ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[10]                                                                                                                                                    ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[5]                                                                                                                                                                                                                                          ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[7]                                                                                                                                                                                                                                          ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[8]                                                                                                                                                                                                                                          ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[9]                                                                                                                                                                                                                                          ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[11]                                                                                                                                                                                                                                         ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[12]                                                                                                                                                                                                                                         ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[13]                                                                                                                                                                                                                                         ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[15]                                                                                                                                                                                                                                         ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[18]                                                                                                                                                                                                                                         ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[19]                                                                                                                                                                                                                                         ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[22]                                                                                                                                                                                                                                         ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[23]                                                                                                                                                                                                                                         ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[24]                                                                                                                                                                                                                                         ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[26]                                                                                                                                                                                                                                         ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[27]                                                                                                                                                                                                                                         ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[28]                                                                                                                                                                                                                                         ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[30]                                                                                                                                                                                                                                         ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[31]                                                                                                                                                                                                                                         ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[33]                                                                                                                                                                                                                                         ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[34]                                                                                                                                                                                                                                         ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[35]                                                                                                                                                                                                                                         ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[37]                                                                                                                                                                                                                                         ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[38]                                                                                                                                                                                                                                         ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[39]                                                                                                                                                                                                                                         ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[1]                                                                                                                                                                                                                                          ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Selector4~1                                                                                                                                                                                                                                           ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|always2~8                                                                                                                                                                                                                                             ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Selector11~3                                                                                                                                                                                                                                          ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cur_state.st_idle                                                                                                                                                                                                                                     ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cur_state.st_rx_end                                                                                                                                                                                                                                   ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cur_state.st_preamble                                                                                                                                                                                                                                 ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[9]                                                                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[10]                                                                                                                                                            ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[8]                                                                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[7]                                                                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[6]                                                                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[5]                                                                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[4]                                                                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[3]                                                                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[2]                                                                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[1]                                                                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[0]                                                                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]                                                                                                            ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]                                                                                                            ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdptr_g[7]                                                                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]                                                                                                            ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10]                                                                                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]                                                                                                              ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]                                                                                                              ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]                                                                                                              ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]                                                                                                             ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|always2~2                                                                                                                                                                                                                                             ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Equal11~9                                                                                                                                                                                                                                             ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Equal11~6                                                                                                                                                                                                                                             ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Equal11~5                                                                                                                                                                                                                                             ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Equal11~4                                                                                                                                                                                                                                             ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|op_data[0]                                                                                                                                                                                                                                            ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|op_data[1]                                                                                                                                                                                                                                            ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cur_state.st_eth_head                                                                                                                                                                                                                                 ; 3       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_next[15]~23                                                                                                                                                                                                                                   ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|tx_en_d0                                                                                                                                                                                                                                              ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                                                                                                                                  ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~11                                                                                                                                                                                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~2                                                                                                                                                                                                            ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal14~0                                                                                                                                                                                                       ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal10~0                                                                                                                                                                                                       ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                                                                                                                                    ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~4                                                                                                                                                                                                       ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|Equal8~0                                                                                                                                                                                                                                              ; 3       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[21]                                                                                                                                                                                                                                      ; 3       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_next[25]~18                                                                                                                                                                                                                                   ; 3       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[30]                                                                                                                                                                                                                                      ; 3       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_next[16]~15                                                                                                                                                                                                                                   ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[7][0]                                                                                                                                                                                                                                        ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[0]~44                                                                                                                                                                                                                                        ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[0]~34                                                                                                                                                                                                                                        ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[0]~32                                                                                                                                                                                                                                        ; 3       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_next[13]~12                                                                                                                                                                                                                                   ; 3       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[25]                                                                                                                                                                                                                                      ; 3       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[31]                                                                                                                                                                                                                                      ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[4]~18                                                                                                                                                                                                                                        ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cur_state.st_preamble                                                                                                                                                                                                                                 ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[4]~12                                                                                                                                                                                                                                        ; 3       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cur_state.st_crc                                                                                                                                                                                                                                      ; 3       ;
; touch:u_touch|touch_cnt                                                                                                                                                                                                                                                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~0                                                                                                                                                                                                       ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal1~4                                                                                                                                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal1~0                                                                                                                                                                                                          ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|data_cnt[10]                                                                                                                                                                                                                                          ; 3       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|data_cnt[11]                                                                                                                                                                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                                                                                                                                 ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                                                                                                                                  ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                                                                                                                                  ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                                                                                                                                  ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                                                                                                                                  ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                                                                                                                                  ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                                                                                                                                  ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                                                                                                                                    ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                                                                                                                                    ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                                                                                                                                    ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                                                                                                                                    ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                                                                                                                                    ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                                                                                                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                                                                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                                                                                                                                      ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                                                                                                                                      ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                                                                                                                                      ; 3       ;
; eth_rxd[3]~input                                                                                                                                                                                                                                                                                  ; 2       ;
; eth_rxd[2]~input                                                                                                                                                                                                                                                                                  ; 2       ;
; eth_rxd[1]~input                                                                                                                                                                                                                                                                                  ; 2       ;
; eth_rxd[0]~input                                                                                                                                                                                                                                                                                  ; 2       ;
; eth_rx_ctl~input                                                                                                                                                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~6                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~5                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~1                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~0                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~20                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~18                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~16                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~14                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~12                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~10                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~8                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~6                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~4                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~2                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~0                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1]                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4]                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~4                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                  ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[4]~6                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_next[13]~32                                                                                                                                                                                                                                   ; 2       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_next[4]~30                                                                                                                                                                                                                                    ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|Selector5~6                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[0]~48                                                                                                                                                                                                                                        ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|Selector12~19                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Selector0~0                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Equal11~1                                                                                                                                                                                                                                             ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|udp_byte_num[3]                                                                                                                                                                                                                                       ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[22]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[23]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|always2~37                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[2]                                                                                                                                                                                                                                             ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[3]                                                                                                                                                                                                                                             ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[4]                                                                                                                                                                                                                                             ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[5]                                                                                                                                                                                                                                             ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|always2~35                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[6]                                                                                                                                                                                                                                             ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[7]                                                                                                                                                                                                                                             ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[8]                                                                                                                                                                                                                                             ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[9]                                                                                                                                                                                                                                             ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|always2~34                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[11]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[13]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[10]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[12]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|always2~33                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[15]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[14]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|always2~32                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Equal15~1                                                                                                                                                                                                                                             ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Equal15~0                                                                                                                                                                                                                                             ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Selector7~12                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|ip_head_byte_num[3]                                                                                                                                                                                                                                   ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Selector7~6                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|always2~31                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[40]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[41]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[42]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[43]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[44]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[45]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[46]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[47]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[0]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[2]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[4]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[6]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[10]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[14]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[16]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[17]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[20]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[21]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[25]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[29]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[32]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[36]                                                                                                                                                                                                                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~6                                                                                                                                        ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Equal19~9                                                                                                                                                                                                                                             ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Equal19~8                                                                                                                                                                                                                                             ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Equal19~5                                                                                                                                                                                                                                             ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Equal19~4                                                                                                                                                                                                                                             ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_rx_data                                                                                                                                                                                                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|_~7                                                                                                                                        ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|always2~10                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[3]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[40]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[41]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[42]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[43]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[44]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[45]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[46]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[47]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[0]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[2]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[4]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[6]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[10]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[14]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[16]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[17]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[20]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[21]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[25]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[29]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[32]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[36]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Selector5~1                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Equal8~0                                                                                                                                                                                                                                              ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|always2~9                                                                                                                                                                                                                                             ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Equal11~0                                                                                                                                                                                                                                             ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|eth_type[15]~2                                                                                                                                                                                                                                        ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Selector0~0                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|Equal0~1                                                                                                                                                                                                                                              ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[35]~1                                                                                                                                                                                                                                       ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[4]~5                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Equal12~4                                                                                                                                                                                                                                             ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Selector11~2                                                                                                                                                                                                                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor1                                                                                                                                   ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor1                                                                                                                                   ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]                                                                                                            ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[5]                                                                                                            ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]                                                                                                            ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor1                                                                                                                                   ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor1                                                                                                                                   ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]                                                                                                              ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]                                                                                                              ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]                                                                                                              ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[16]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[17]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[18]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[19]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[21]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[22]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[23]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[0]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[1]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[2]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[3]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[4]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[5]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[6]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[7]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[9]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[10]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[11]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[13]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[14]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[15]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[12]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[17]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[18]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[19]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[20]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[21]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[22]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[23]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[24]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[25]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[26]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[27]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[28]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[29]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[30]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[31]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[32]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[33]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[34]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[35]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[36]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[37]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[38]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[39]                                                                                                                                                                                                                                         ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[0]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[1]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[2]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[3]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[4]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[5]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[6]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[7]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[8]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[9]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[10]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[11]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[12]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[13]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[14]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[15]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[6]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[7]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[0]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[2]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[1]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[3]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[4]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[5]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[9]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[10]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[11]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[8]                                                                                                                                                                                                                                           ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[13]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[14]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[16]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[18]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[19]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[20]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[22]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[21]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[23]                                                                                                                                                                                                                                          ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Equal12~3                                                                                                                                                                                                                                             ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Equal12~2                                                                                                                                                                                                                                             ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Equal12~1                                                                                                                                                                                                                                             ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|Equal12~0                                                                                                                                                                                                                                             ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cur_state.st_arp_data                                                                                                                                                                                                                                 ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[20]                                                                                                                                                                                                                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~6                                                                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_wr_ack~2                                                                                                                                                                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_wr_ack~0                                                                                                                                                                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal8~0                                                                                                                                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal7~0                                                                                                                                                                                                        ; 2       ;
; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_next[20]~26                                                                                                                                                                                                                                   ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[16]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[17]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[18]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[19]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[21]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[22]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[23]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[24]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[25]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[26]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[27]                                                                                                                                                                                                                                            ; 2       ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[28]                                                                                                                                                                                                                                            ; 2       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+----------------------+-----------------+-----------------+
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None ; M9K_X27_Y10_N0                 ; Don't care           ; Old data        ; Old data        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None ; M9K_X27_Y15_N0                 ; Don't care           ; Old data        ; Old data        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2    ; None ; M9K_X15_Y11_N0, M9K_X15_Y10_N0 ; Don't care           ; Old data        ; Old data        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 2,570 / 32,401 ( 8 % )  ;
; C16 interconnects           ; 20 / 1,326 ( 2 % )      ;
; C4 interconnects            ; 938 / 21,816 ( 4 % )    ;
; Direct links                ; 698 / 32,401 ( 2 % )    ;
; Global clocks               ; 9 / 10 ( 90 % )         ;
; Local interconnects         ; 1,304 / 10,320 ( 13 % ) ;
; R24 interconnects           ; 30 / 1,289 ( 2 % )      ;
; R4 interconnects            ; 1,245 / 28,186 ( 4 % )  ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.43) ; Number of LABs  (Total = 172) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 16                            ;
; 2                                           ; 6                             ;
; 3                                           ; 0                             ;
; 4                                           ; 3                             ;
; 5                                           ; 3                             ;
; 6                                           ; 3                             ;
; 7                                           ; 3                             ;
; 8                                           ; 1                             ;
; 9                                           ; 5                             ;
; 10                                          ; 6                             ;
; 11                                          ; 6                             ;
; 12                                          ; 2                             ;
; 13                                          ; 8                             ;
; 14                                          ; 5                             ;
; 15                                          ; 13                            ;
; 16                                          ; 92                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.36) ; Number of LABs  (Total = 172) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 135                           ;
; 1 Clock                            ; 139                           ;
; 1 Clock enable                     ; 67                            ;
; 1 Sync. clear                      ; 5                             ;
; 1 Sync. load                       ; 5                             ;
; 2 Clock enables                    ; 38                            ;
; 2 Clocks                           ; 17                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.98) ; Number of LABs  (Total = 172) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 6                             ;
; 2                                            ; 10                            ;
; 3                                            ; 3                             ;
; 4                                            ; 3                             ;
; 5                                            ; 0                             ;
; 6                                            ; 1                             ;
; 7                                            ; 1                             ;
; 8                                            ; 2                             ;
; 9                                            ; 2                             ;
; 10                                           ; 2                             ;
; 11                                           ; 2                             ;
; 12                                           ; 2                             ;
; 13                                           ; 2                             ;
; 14                                           ; 1                             ;
; 15                                           ; 1                             ;
; 16                                           ; 7                             ;
; 17                                           ; 13                            ;
; 18                                           ; 5                             ;
; 19                                           ; 5                             ;
; 20                                           ; 4                             ;
; 21                                           ; 3                             ;
; 22                                           ; 11                            ;
; 23                                           ; 8                             ;
; 24                                           ; 8                             ;
; 25                                           ; 10                            ;
; 26                                           ; 13                            ;
; 27                                           ; 7                             ;
; 28                                           ; 9                             ;
; 29                                           ; 9                             ;
; 30                                           ; 7                             ;
; 31                                           ; 6                             ;
; 32                                           ; 8                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.23) ; Number of LABs  (Total = 172) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 22                            ;
; 2                                               ; 11                            ;
; 3                                               ; 7                             ;
; 4                                               ; 9                             ;
; 5                                               ; 11                            ;
; 6                                               ; 10                            ;
; 7                                               ; 10                            ;
; 8                                               ; 9                             ;
; 9                                               ; 8                             ;
; 10                                              ; 7                             ;
; 11                                              ; 16                            ;
; 12                                              ; 13                            ;
; 13                                              ; 11                            ;
; 14                                              ; 6                             ;
; 15                                              ; 6                             ;
; 16                                              ; 9                             ;
; 17                                              ; 0                             ;
; 18                                              ; 3                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
; 22                                              ; 1                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.08) ; Number of LABs  (Total = 172) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 6                             ;
; 3                                            ; 6                             ;
; 4                                            ; 13                            ;
; 5                                            ; 8                             ;
; 6                                            ; 4                             ;
; 7                                            ; 5                             ;
; 8                                            ; 4                             ;
; 9                                            ; 9                             ;
; 10                                           ; 2                             ;
; 11                                           ; 3                             ;
; 12                                           ; 9                             ;
; 13                                           ; 6                             ;
; 14                                           ; 6                             ;
; 15                                           ; 7                             ;
; 16                                           ; 12                            ;
; 17                                           ; 9                             ;
; 18                                           ; 10                            ;
; 19                                           ; 6                             ;
; 20                                           ; 8                             ;
; 21                                           ; 5                             ;
; 22                                           ; 5                             ;
; 23                                           ; 9                             ;
; 24                                           ; 3                             ;
; 25                                           ; 3                             ;
; 26                                           ; 0                             ;
; 27                                           ; 3                             ;
; 28                                           ; 2                             ;
; 29                                           ; 1                             ;
; 30                                           ; 0                             ;
; 31                                           ; 1                             ;
; 32                                           ; 0                             ;
; 33                                           ; 2                             ;
; 34                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 58           ; 6            ; 58           ; 0            ; 0            ; 62        ; 58           ; 0            ; 62        ; 62        ; 0            ; 49           ; 0            ; 0            ; 17           ; 0            ; 49           ; 17           ; 0            ; 0            ; 0            ; 49           ; 0            ; 0            ; 0            ; 0            ; 0            ; 62        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 56           ; 4            ; 62           ; 62           ; 0         ; 4            ; 62           ; 0         ; 0         ; 62           ; 13           ; 62           ; 62           ; 45           ; 62           ; 13           ; 45           ; 62           ; 62           ; 62           ; 13           ; 62           ; 62           ; 62           ; 62           ; 62           ; 0         ; 62           ; 62           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; eth_txc             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_tx_ctl          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_txd[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_txd[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_txd[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_txd[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rst_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dac_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dac_data_final[0]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dac_data_final[1]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dac_data_final[2]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dac_data_final[3]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dac_data_final[4]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dac_data_final[5]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dac_data_final[6]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dac_data_final[7]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dac_data_final[8]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dac_data_final[9]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rxc             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; touch_key           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rx_ctl          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rxd[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rxd[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rxd[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rxd[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
; Base pin-out file on sameframe device                            ; Off           ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; I/O                 ; sys_clk              ; 8.6               ;
; sys_clk             ; sys_clk              ; 5.1               ;
; eth_rxc             ; eth_rxc              ; 3.7               ;
; altera_reserved_tck ; altera_reserved_tck  ; 1.7               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                           ; Destination Register                                                                                                                                                                                                                     ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sys_clk                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                        ; 0.822             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                                         ; dac_data_final[2]                                                                                                                                                                                                                        ; 0.343             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                         ; dac_data_final[2]                                                                                                                                                                                                                        ; 0.343             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                                         ; dac_data_final[2]                                                                                                                                                                                                                        ; 0.343             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                                         ; dac_data_final[2]                                                                                                                                                                                                                        ; 0.343             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                                      ; 0.249             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                                      ; 0.249             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                                      ; 0.249             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]     ; 0.195             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]     ; 0.195             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]     ; 0.194             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]     ; 0.194             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]     ; 0.194             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]     ; 0.194             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]     ; 0.194             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]     ; 0.194             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                                                                   ; 0.152             ;
; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[11]                                                                                                                                                                                                                  ; udp_32_to_8bit:u_udp_32_to_8bit|dac_data[3]                                                                                                                                                                                              ; 0.150             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                                                                   ; 0.149             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                                                                   ; 0.147             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[0]                                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_address_reg0                                                      ; 0.144             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[1]                                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_address_reg0                                                      ; 0.144             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[5]                                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_address_reg0                                                      ; 0.139             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[3]                                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_address_reg0                                                      ; 0.139             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                                                                        ; 0.137             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[4]                                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_address_reg0                                                      ; 0.134             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[2]                                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_address_reg0                                                      ; 0.134             ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|crc_clr                                                                                                                                                                                                                       ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[13]                                                                                                                                                                             ; 0.120             ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[35]                                                                                                                                                                                                                   ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][3]                                                                                                                                                                              ; 0.110             ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[34]                                                                                                                                                                                                                   ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][2]                                                                                                                                                                              ; 0.110             ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[33]                                                                                                                                                                                                                   ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][1]                                                                                                                                                                              ; 0.110             ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[32]                                                                                                                                                                                                                   ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[0]                                                                                                                                                                                  ; 0.110             ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[38]                                                                                                                                                                                                                   ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][6]                                                                                                                                                                              ; 0.106             ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[37]                                                                                                                                                                                                                   ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][5]                                                                                                                                                                              ; 0.106             ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[36]                                                                                                                                                                                                                   ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][4]                                                                                                                                                                              ; 0.106             ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[4]                                                                                                                                                                                                                   ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[1]                                                                                                                                                                                  ; 0.087             ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[2]                                                                                                                                                                                                                   ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[1]                                                                                                                                                                                  ; 0.082             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                                                                   ; 0.079             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                                                                   ; 0.077             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                                      ; 0.056             ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[40]                                                                                                                                                                                                                   ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][0]                                                                                                                                                                              ; 0.053             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                                      ; 0.052             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ; 0.048             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ; 0.048             ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[8]                                                                                                                                                                                                                     ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[26][0]                                                                                                                                                                              ; 0.039             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                        ; 0.036             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                       ; 0.036             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                       ; 0.036             ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                                                                          ; 0.035             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                                                                   ; 0.035             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                        ; 0.034             ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                                                                          ; 0.034             ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                                                                                                              ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                                                                             ; 0.034             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                       ; 0.034             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                                                                                 ; 0.032             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                                                                                 ; 0.032             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                                                                                 ; 0.032             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                        ; 0.032             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                        ; 0.031             ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                                                                          ; 0.031             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                       ; 0.031             ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[3]                                                                                                                                                                                                                   ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[1]                                                                                                                                                                                  ; 0.030             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                                                                                ; 0.029             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                                                                                 ; 0.029             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10]                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                                                                                 ; 0.029             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                                                                   ; 0.026             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                                                                        ; 0.017             ;
; udp_32_to_8bit:u_udp_32_to_8bit|byte_sel[0]                                                                                                                                                                                                                               ; udp_32_to_8bit:u_udp_32_to_8bit|dac_data[6]                                                                                                                                                                                              ; 0.016             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                        ; 0.016             ;
; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cnt[5]                                                                                                                                                                                                                        ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cnt[5]                                                                                                                                                                                       ; 0.015             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                                                                        ; 0.014             ;
; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[4]                                                                                                                                                                                                                        ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[4]                                                                                                                                                                                       ; 0.013             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 72 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (119006): Selected device EP4CE10F17C8 for design "eth_sdram_dac"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[2] port
    Info (15099): Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[3] port
Info (15535): Implemented PLL "eth_top:u_eth_top|pll:u_pll|altpll:altpll_component|pll_altpll1:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 135 degrees (3000 ps) for eth_top:u_eth_top|pll:u_pll|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_cll1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_pkl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'eth_sdram_dac.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_eth_top|u_pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: u_pll_clk|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll_clk|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll_clk|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll_clk|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From eth_rxc (Rise) to eth_rxc (Rise) (setup and hold)
    Critical Warning (332169): From eth_rxc (Fall) to eth_rxc (Rise) (setup and hold)
    Critical Warning (332169): From eth_rxc (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):    8.000      eth_rxc
    Info (332111):   20.000      sys_clk
Info (176353): Automatically promoted node eth_rxc~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node eth_top:u_eth_top|pll:u_pll|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[1] (placed in counter C4 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[2] (placed in counter C3 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|wire_pll1_clk[3] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node rst_n~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr~1
        Info (176357): Destination node eth_rst_n~output
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info (176466): Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing
    Info (176467): Node "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_h[0]" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing
    Info (176467): Node "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_l[0]" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing
    Info (176467): Node "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_latch_l[0]" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing
    Info (176467): Node "eth_rx_ctl~input" is constrained to location IOIBUF_X5_Y24_N15 to improve DDIO timing
    Info (176467): Node "eth_rx_ctl" is constrained to location PIN A4 to improve DDIO timing
    Info (176467): Node "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[0]" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing
    Info (176467): Node "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[0]" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing
    Info (176467): Node "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[0]" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing
    Info (176467): Node "eth_rxd[0]~input" is constrained to location IOIBUF_X5_Y24_N22 to improve DDIO timing
    Info (176467): Node "eth_rxd[0]" is constrained to location PIN B4 to improve DDIO timing
    Info (176467): Node "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[1]" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing
    Info (176467): Node "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[1]" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing
    Info (176467): Node "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[1]" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing
    Info (176467): Node "eth_rxd[1]~input" is constrained to location IOIBUF_X3_Y24_N15 to improve DDIO timing
    Info (176467): Node "eth_rxd[1]" is constrained to location PIN A3 to improve DDIO timing
    Info (176467): Node "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[2]" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing
    Info (176467): Node "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[2]" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing
    Info (176467): Node "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[2]" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing
    Info (176467): Node "eth_rxd[2]~input" is constrained to location IOIBUF_X3_Y24_N22 to improve DDIO timing
    Info (176467): Node "eth_rxd[2]" is constrained to location PIN B3 to improve DDIO timing
    Info (176467): Node "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[3]" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing
    Info (176467): Node "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[3]" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing
    Info (176467): Node "eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[3]" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing
    Info (176467): Node "eth_rxd[3]~input" is constrained to location IOIBUF_X5_Y24_N1 to improve DDIO timing
    Info (176467): Node "eth_rxd[3]" is constrained to location PIN A2 to improve DDIO timing
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|pll1" output port clk[1] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll1:auto_generated|pll1" output port clk[2] feeds output pin "dac_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15055): PLL "eth_top:u_eth_top|pll:u_pll|altpll:altpll_component|pll_altpll1:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input
    Info (15024): Input port INCLK[0] of node "eth_top:u_eth_top|pll:u_pll|altpll:altpll_component|pll_altpll1:auto_generated|pll1" is driven by eth_rxc~inputclkctrl which is OUTCLK output port of Clock control block type node eth_rxc~inputclkctrl
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "sdram_data[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_data[9]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 0.42 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 2.22 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file D:/quartus13.0/project/climb_intermediate_project/par/output_files/eth_sdram_dac.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 5833 megabytes
    Info: Processing ended: Sat Nov 22 16:39:06 2025
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:21


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/quartus13.0/project/climb_intermediate_project/par/output_files/eth_sdram_dac.fit.smsg.


