/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 608 360)
	(text "pcihellocore" (rect 270 -1 314 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 344 20 356)(font "Arial" ))
	(port
		(pt 0 112)
		(input)
		(text "inport_external_connection_export[31..0]" (rect 0 0 159 12)(font "Arial" (font_size 8)))
		(text "inport_external_connection_export[31..0]" (rect 4 101 244 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 256 112)(line_width 3))
	)
	(port
		(pt 0 152)
		(input)
		(text "pcie_hard_ip_0_pcie_rstn_export" (rect 0 0 134 12)(font "Arial" (font_size 8)))
		(text "pcie_hard_ip_0_pcie_rstn_export" (rect 4 141 190 152)(font "Arial" (font_size 8)))
		(line (pt 0 152)(pt 256 152)(line_width 1))
	)
	(port
		(pt 0 192)
		(input)
		(text "pcie_hard_ip_0_powerdown_pll_powerdown" (rect 0 0 173 12)(font "Arial" (font_size 8)))
		(text "pcie_hard_ip_0_powerdown_pll_powerdown" (rect 4 181 232 192)(font "Arial" (font_size 8)))
		(line (pt 0 192)(pt 256 192)(line_width 1))
	)
	(port
		(pt 0 208)
		(input)
		(text "pcie_hard_ip_0_powerdown_gxb_powerdown" (rect 0 0 180 12)(font "Arial" (font_size 8)))
		(text "pcie_hard_ip_0_powerdown_gxb_powerdown" (rect 4 197 232 208)(font "Arial" (font_size 8)))
		(line (pt 0 208)(pt 256 208)(line_width 1))
	)
	(port
		(pt 0 248)
		(input)
		(text "pcie_hard_ip_0_refclk_export" (rect 0 0 120 12)(font "Arial" (font_size 8)))
		(text "pcie_hard_ip_0_refclk_export" (rect 4 237 172 248)(font "Arial" (font_size 8)))
		(line (pt 0 248)(pt 256 248)(line_width 1))
	)
	(port
		(pt 0 288)
		(input)
		(text "pcie_hard_ip_0_rx_in_rx_datain_0" (rect 0 0 140 12)(font "Arial" (font_size 8)))
		(text "pcie_hard_ip_0_rx_in_rx_datain_0" (rect 4 277 196 288)(font "Arial" (font_size 8)))
		(line (pt 0 288)(pt 256 288)(line_width 1))
	)
	(port
		(pt 0 72)
		(output)
		(text "hexport_external_connection_export[31..0]" (rect 0 0 167 12)(font "Arial" (font_size 8)))
		(text "hexport_external_connection_export[31..0]" (rect 4 61 250 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 256 72)(line_width 3))
	)
	(port
		(pt 0 328)
		(output)
		(text "pcie_hard_ip_0_tx_out_tx_dataout_0" (rect 0 0 149 12)(font "Arial" (font_size 8)))
		(text "pcie_hard_ip_0_tx_out_tx_dataout_0" (rect 4 317 208 328)(font "Arial" (font_size 8)))
		(line (pt 0 328)(pt 256 328)(line_width 1))
	)
	(drawing
		(text "hexport_external_connection" (rect 91 43 344 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 261 67 558 144)(font "Arial" (color 0 0 0)))
		(text "inport_external_connection" (rect 101 83 358 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 261 107 558 224)(font "Arial" (color 0 0 0)))
		(text "pcie_hard_ip_0_pcie_rstn" (rect 105 123 354 259)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 261 147 558 304)(font "Arial" (color 0 0 0)))
		(text "pcie_hard_ip_0_powerdown" (rect 92 163 328 339)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "pll_powerdown" (rect 261 187 600 384)(font "Arial" (color 0 0 0)))
		(text "gxb_powerdown" (rect 261 203 600 416)(font "Arial" (color 0 0 0)))
		(text "pcie_hard_ip_0_refclk" (rect 126 219 378 451)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 261 243 558 496)(font "Arial" (color 0 0 0)))
		(text "pcie_hard_ip_0_rx_in" (rect 130 259 380 531)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "rx_datain_0" (rect 261 283 588 576)(font "Arial" (color 0 0 0)))
		(text "pcie_hard_ip_0_tx_out" (rect 123 299 372 611)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "tx_dataout_0" (rect 261 323 594 656)(font "Arial" (color 0 0 0)))
		(text " pcihellocore " (rect 555 344 1194 698)(font "Arial" ))
		(line (pt 256 32)(pt 352 32)(line_width 1))
		(line (pt 352 32)(pt 352 344)(line_width 1))
		(line (pt 256 344)(pt 352 344)(line_width 1))
		(line (pt 256 32)(pt 256 344)(line_width 1))
		(line (pt 257 52)(pt 257 76)(line_width 1))
		(line (pt 258 52)(pt 258 76)(line_width 1))
		(line (pt 257 92)(pt 257 116)(line_width 1))
		(line (pt 258 92)(pt 258 116)(line_width 1))
		(line (pt 257 132)(pt 257 156)(line_width 1))
		(line (pt 258 132)(pt 258 156)(line_width 1))
		(line (pt 257 172)(pt 257 212)(line_width 1))
		(line (pt 258 172)(pt 258 212)(line_width 1))
		(line (pt 257 228)(pt 257 252)(line_width 1))
		(line (pt 258 228)(pt 258 252)(line_width 1))
		(line (pt 257 268)(pt 257 292)(line_width 1))
		(line (pt 258 268)(pt 258 292)(line_width 1))
		(line (pt 257 308)(pt 257 332)(line_width 1))
		(line (pt 258 308)(pt 258 332)(line_width 1))
		(line (pt 0 0)(pt 608 0)(line_width 1))
		(line (pt 608 0)(pt 608 360)(line_width 1))
		(line (pt 0 360)(pt 608 360)(line_width 1))
		(line (pt 0 0)(pt 0 360)(line_width 1))
	)
)
