0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/28F640P30.v,1568372250,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/include/UserData.h;C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/include/BankLib.h;C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/clock.v,1568372250,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/cpld_model.v,,clock,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/cpld_model.v,1568372250,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/new/eth_conf.v,,cpld_model,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v,1568372250,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/sram_model.v,,flag_sync_cpld,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/include/BankLib.h,1568372250,verilog,,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1568372250,verilog,,,,,,,,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/include/TimingData.h,1568372250,verilog,,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/include/UserData.h,1568372250,verilog,,,,,,,,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/include/data.h,1568372250,verilog,,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/include/def.h,1568372250,verilog,,,,,,,,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/rgmii_model.sv,1568372250,systemVerilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/tb.sv,,rgmii_model,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/sram_model.v,1568372250,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/new/thinpad_top.v,,sram_model,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/tb.sv,1569335113,systemVerilog,,,,tb,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_address_swap.v,1569329952,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_axi_mux.v,,eth_mac_address_swap,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_axi_mux.v,1569329952,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_axi_pat_check.v,,eth_mac_axi_mux,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_axi_pat_check.v,1569329952,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_axi_pat_gen.v,,eth_mac_axi_pat_check,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_axi_pat_gen.v,1569329952,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_axi_pipe.v,,eth_mac_axi_pat_gen,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_axi_pipe.v,1569329952,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_basic_pat_gen.v,,eth_mac_axi_pipe,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_basic_pat_gen.v,1569329952,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_bram_tdp.v,,eth_mac_basic_pat_gen,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_bram_tdp.v,1569329952,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_example_design_resets.v,,eth_mac_bram_tdp,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_example_design_resets.v,1569329951,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_fifo_block.v,,eth_mac_example_design_resets,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_fifo_block.v,1569329953,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_reset_sync.v,,eth_mac_fifo_block,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_reset_sync.v,1569329953,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_rx_client_fifo.v,,eth_mac_reset_sync,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_rx_client_fifo.v,1569329952,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_sync_block.v,,eth_mac_rx_client_fifo,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_sync_block.v,1569329953,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_ten_100_1g_eth_fifo.v,,eth_mac_sync_block,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_ten_100_1g_eth_fifo.v,1569329952,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_tx_client_fifo.v,,eth_mac_ten_100_1g_eth_fifo,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_tx_client_fifo.v,1569329953,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v,,eth_mac_tx_client_fifo,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
,,,,,,eth_mac;eth_mac_CC2CE;eth_mac_CC2CE_17;eth_mac_CC8CE;eth_mac_CC8CE_13;eth_mac_CC8CE_14;eth_mac_CC8CE_15;eth_mac_CC8CE_16;eth_mac_CC8CE_6;eth_mac_CC8CE_7;eth_mac_CC8CE_8;eth_mac_CRC32_8;eth_mac_CRC32_8_12;eth_mac_CRC_64_32;eth_mac_CRC_64_32_9;eth_mac_DECODE_FRAME;eth_mac_PARAM_CHECK;eth_mac_STATE_MACHINES;eth_mac_TX_STATE_MACH;eth_mac_eth_mac_block;eth_mac_eth_mac_block_reset_sync;eth_mac_eth_mac_block_reset_sync__1;eth_mac_eth_mac_block_sync_block;eth_mac_eth_mac_block_sync_block__1;eth_mac_eth_mac_block_sync_block__2;eth_mac_eth_mac_block_sync_block__3;eth_mac_eth_mac_block_sync_block__4;eth_mac_eth_mac_block_sync_block__5;eth_mac_eth_mac_clk_en_gen;eth_mac_eth_mac_rgmii_v2_0_if;eth_mac_eth_mac_support;eth_mac_eth_mac_support_clocking;eth_mac_eth_mac_support_resets;eth_mac_tri_mode_ethernet_mac_v9_0_13;eth_mac_tri_mode_ethernet_mac_v9_0_13_addr_filter;eth_mac_tri_mode_ethernet_mac_v9_0_13_addr_filter_wrap;eth_mac_tri_mode_ethernet_mac_v9_0_13_control;eth_mac_tri_mode_ethernet_mac_v9_0_13_gmii_mii_rx;eth_mac_tri_mode_ethernet_mac_v9_0_13_gmii_mii_tx;eth_mac_tri_mode_ethernet_mac_v9_0_13_pfc_tx_cntl;eth_mac_tri_mode_ethernet_mac_v9_0_13_rx;eth_mac_tri_mode_ethernet_mac_v9_0_13_rx_axi_intf;eth_mac_tri_mode_ethernet_mac_v9_0_13_rx_cntl;eth_mac_tri_mode_ethernet_mac_v9_0_13_rx_sync_req;eth_mac_tri_mode_ethernet_mac_v9_0_13_sync_block;eth_mac_tri_mode_ethernet_mac_v9_0_13_sync_block_18;eth_mac_tri_mode_ethernet_mac_v9_0_13_sync_block_19;eth_mac_tri_mode_ethernet_mac_v9_0_13_sync_block_20;eth_mac_tri_mode_ethernet_mac_v9_0_13_sync_block__parameterized1;eth_mac_tri_mode_ethernet_mac_v9_0_13_sync_block__parameterized1_10;eth_mac_tri_mode_ethernet_mac_v9_0_13_sync_block__parameterized1_11;eth_mac_tri_mode_ethernet_mac_v9_0_13_sync_block__parameterized1_5;eth_mac_tri_mode_ethernet_mac_v9_0_13_sync_reset;eth_mac_tri_mode_ethernet_mac_v9_0_13_sync_reset_2;eth_mac_tri_mode_ethernet_mac_v9_0_13_sync_reset_3;eth_mac_tri_mode_ethernet_mac_v9_0_13_sync_reset__parameterized0;eth_mac_tri_mode_ethernet_mac_v9_0_13_sync_reset__parameterized0_0;eth_mac_tri_mode_ethernet_mac_v9_0_13_sync_reset__parameterized0_1;eth_mac_tri_mode_ethernet_mac_v9_0_13_sync_reset__parameterized0_4;eth_mac_tri_mode_ethernet_mac_v9_0_13_tx;eth_mac_tri_mode_ethernet_mac_v9_0_13_tx_axi_intf;eth_mac_tri_mode_ethernet_mac_v9_0_13_tx_cntl;eth_mac_tri_mode_ethernet_mac_v9_0_13_tx_pause,,,,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v,1569378951,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/28F640P30.v,,pll_example,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v,1569378951,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v,,pll_example_clk_wiz,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,1568372250,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/new/async.v,,SEG7_LUT,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/new/async.v,1568372250,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sim_1/new/clock.v,,ASSERTION_ERROR;BaudTickGen;async_receiver;async_transmitter,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/new/eth_conf.v,1568372250,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/imports/imports/eth_mac_address_swap.v,,eth_conf,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/new/thinpad_top.v,1569382625,verilog,,C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/new/vga.v,,thinpad_top,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.srcs/sources_1/new/vga.v,1568372250,verilog,,,,vga,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
