<stg><name>dense_layer</name>


<trans_list>

<trans id="312" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %p_read3163 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read31

]]></Node>
<StgValue><ssdm name="p_read3163"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %p_read3062 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read30

]]></Node>
<StgValue><ssdm name="p_read3062"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %p_read_202 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read29

]]></Node>
<StgValue><ssdm name="p_read_202"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %p_read_203 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read28

]]></Node>
<StgValue><ssdm name="p_read_203"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %p_read_204 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read27

]]></Node>
<StgValue><ssdm name="p_read_204"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %p_read_205 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read26

]]></Node>
<StgValue><ssdm name="p_read_205"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %p_read_206 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read25

]]></Node>
<StgValue><ssdm name="p_read_206"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %p_read_207 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read24

]]></Node>
<StgValue><ssdm name="p_read_207"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %p_read_208 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read23

]]></Node>
<StgValue><ssdm name="p_read_208"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %p_read_209 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read22

]]></Node>
<StgValue><ssdm name="p_read_209"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %p_read2153 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read21

]]></Node>
<StgValue><ssdm name="p_read2153"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13 %p_read2052 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read20

]]></Node>
<StgValue><ssdm name="p_read2052"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %p_read_210 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read19

]]></Node>
<StgValue><ssdm name="p_read_210"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15 %p_read_211 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read18

]]></Node>
<StgValue><ssdm name="p_read_211"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %p_read_212 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read17

]]></Node>
<StgValue><ssdm name="p_read_212"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %p_read_213 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read16

]]></Node>
<StgValue><ssdm name="p_read_213"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18 %p_read_214 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read15

]]></Node>
<StgValue><ssdm name="p_read_214"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19 %p_read_215 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_215"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20 %p_read_216 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read13

]]></Node>
<StgValue><ssdm name="p_read_216"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21 %p_read_217 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read12

]]></Node>
<StgValue><ssdm name="p_read_217"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22 %p_read1143 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read11

]]></Node>
<StgValue><ssdm name="p_read1143"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23 %p_read1042 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10

]]></Node>
<StgValue><ssdm name="p_read1042"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %p_read941 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9

]]></Node>
<StgValue><ssdm name="p_read941"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25 %p_read840 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8

]]></Node>
<StgValue><ssdm name="p_read840"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %p_read739 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7

]]></Node>
<StgValue><ssdm name="p_read739"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27 %p_read638 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6

]]></Node>
<StgValue><ssdm name="p_read638"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28 %p_read537 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5

]]></Node>
<StgValue><ssdm name="p_read537"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29 %p_read436 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4

]]></Node>
<StgValue><ssdm name="p_read436"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30 %p_read335 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3

]]></Node>
<StgValue><ssdm name="p_read335"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31 %p_read234 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2

]]></Node>
<StgValue><ssdm name="p_read234"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32 %p_read133 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read133"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33 %p_read32 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read32"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
:34 %dot_res = alloca i32 1

]]></Node>
<StgValue><ssdm name="dot_res"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="4" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32">
<![CDATA[
:35 %call_ln151 = call void @krnl_dot.1, i32 %p_read32, i32 %p_read133, i32 %p_read234, i32 %p_read335, i32 %p_read436, i32 %p_read537, i32 %p_read638, i32 %p_read739, i32 %p_read840, i32 %p_read941, i32 %p_read1042, i32 %p_read1143, i32 %p_read_217, i32 %p_read_216, i32 %p_read_215, i32 %p_read_214, i32 %p_read_213, i32 %p_read_212, i32 %p_read_211, i32 %p_read_210, i32 %p_read2052, i32 %p_read2153, i32 %p_read_209, i32 %p_read_208, i32 %p_read_207, i32 %p_read_206, i32 %p_read_205, i32 %p_read_204, i32 %p_read_203, i32 %p_read_202, i32 %p_read3062, i32 %p_read3163, i4 0, i32 %dot_res, i32 %W_0, i32 %W_1, i32 %W_2, i32 %W_3, i32 %W_4, i32 %W_5, i32 %W_6, i32 %W_7, i32 %W_8, i32 %W_9, i32 %W_10, i32 %W_11, i32 %W_12, i32 %W_13, i32 %W_14, i32 %W_15, i32 %W_16, i32 %W_17, i32 %W_18, i32 %W_19, i32 %W_20, i32 %W_21, i32 %W_22, i32 %W_23, i32 %W_24, i32 %W_25, i32 %W_26, i32 %W_27, i32 %W_28, i32 %W_29, i32 %W_30, i32 %W_31

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="138" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="4" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32">
<![CDATA[
:35 %call_ln151 = call void @krnl_dot.1, i32 %p_read32, i32 %p_read133, i32 %p_read234, i32 %p_read335, i32 %p_read436, i32 %p_read537, i32 %p_read638, i32 %p_read739, i32 %p_read840, i32 %p_read941, i32 %p_read1042, i32 %p_read1143, i32 %p_read_217, i32 %p_read_216, i32 %p_read_215, i32 %p_read_214, i32 %p_read_213, i32 %p_read_212, i32 %p_read_211, i32 %p_read_210, i32 %p_read2052, i32 %p_read2153, i32 %p_read_209, i32 %p_read_208, i32 %p_read_207, i32 %p_read_206, i32 %p_read_205, i32 %p_read_204, i32 %p_read_203, i32 %p_read_202, i32 %p_read3062, i32 %p_read3163, i4 0, i32 %dot_res, i32 %W_0, i32 %W_1, i32 %W_2, i32 %W_3, i32 %W_4, i32 %W_5, i32 %W_6, i32 %W_7, i32 %W_8, i32 %W_9, i32 %W_10, i32 %W_11, i32 %W_12, i32 %W_13, i32 %W_14, i32 %W_15, i32 %W_16, i32 %W_17, i32 %W_18, i32 %W_19, i32 %W_20, i32 %W_21, i32 %W_22, i32 %W_23, i32 %W_24, i32 %W_25, i32 %W_26, i32 %W_27, i32 %W_28, i32 %W_29, i32 %W_30, i32 %W_31

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:36 %dot_res_load = load i32 %dot_res

]]></Node>
<StgValue><ssdm name="dot_res_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="140" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="4" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:38 %call_ln151 = call void @krnl_dot.1, i32 %p_read32, i32 %p_read133, i32 %p_read234, i32 %p_read335, i32 %p_read436, i32 %p_read537, i32 %p_read638, i32 %p_read739, i32 %p_read840, i32 %p_read941, i32 %p_read1042, i32 %p_read1143, i32 %p_read_217, i32 %p_read_216, i32 %p_read_215, i32 %p_read_214, i32 %p_read_213, i32 %p_read_212, i32 %p_read_211, i32 %p_read_210, i32 %p_read2052, i32 %p_read2153, i32 %p_read_209, i32 %p_read_208, i32 %p_read_207, i32 %p_read_206, i32 %p_read_205, i32 %p_read_204, i32 %p_read_203, i32 %p_read_202, i32 %p_read3062, i32 %p_read3163, i4 1, i32 %dot_res, i32 %W_0, i32 %W_1, i32 %W_2, i32 %W_3, i32 %W_4, i32 %W_5, i32 %W_6, i32 %W_7, i32 %W_8, i32 %W_9, i32 %W_10, i32 %W_11, i32 %W_12, i32 %W_13, i32 %W_14, i32 %W_15, i32 %W_16, i32 %W_17, i32 %W_18, i32 %W_19, i32 %W_20, i32 %W_21, i32 %W_22, i32 %W_23, i32 %W_24, i32 %W_25, i32 %W_26, i32 %W_27, i32 %W_28, i32 %W_29, i32 %W_30, i32 %W_31

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="141" st_id="5" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %add = fadd i32 %dot_res_load, i32 3.49892

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="4" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:38 %call_ln151 = call void @krnl_dot.1, i32 %p_read32, i32 %p_read133, i32 %p_read234, i32 %p_read335, i32 %p_read436, i32 %p_read537, i32 %p_read638, i32 %p_read739, i32 %p_read840, i32 %p_read941, i32 %p_read1042, i32 %p_read1143, i32 %p_read_217, i32 %p_read_216, i32 %p_read_215, i32 %p_read_214, i32 %p_read_213, i32 %p_read_212, i32 %p_read_211, i32 %p_read_210, i32 %p_read2052, i32 %p_read2153, i32 %p_read_209, i32 %p_read_208, i32 %p_read_207, i32 %p_read_206, i32 %p_read_205, i32 %p_read_204, i32 %p_read_203, i32 %p_read_202, i32 %p_read3062, i32 %p_read3163, i4 1, i32 %dot_res, i32 %W_0, i32 %W_1, i32 %W_2, i32 %W_3, i32 %W_4, i32 %W_5, i32 %W_6, i32 %W_7, i32 %W_8, i32 %W_9, i32 %W_10, i32 %W_11, i32 %W_12, i32 %W_13, i32 %W_14, i32 %W_15, i32 %W_16, i32 %W_17, i32 %W_18, i32 %W_19, i32 %W_20, i32 %W_21, i32 %W_22, i32 %W_23, i32 %W_24, i32 %W_25, i32 %W_26, i32 %W_27, i32 %W_28, i32 %W_29, i32 %W_30, i32 %W_31

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="143" st_id="6" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %add = fadd i32 %dot_res_load, i32 3.49892

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:39 %dot_res_load_1 = load i32 %dot_res

]]></Node>
<StgValue><ssdm name="dot_res_load_1"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40 %add_1 = fadd i32 %dot_res_load_1, i32 3.60438

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="146" st_id="7" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %add = fadd i32 %dot_res_load, i32 3.49892

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40 %add_1 = fadd i32 %dot_res_load_1, i32 3.60438

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="4" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:41 %call_ln151 = call void @krnl_dot.1, i32 %p_read32, i32 %p_read133, i32 %p_read234, i32 %p_read335, i32 %p_read436, i32 %p_read537, i32 %p_read638, i32 %p_read739, i32 %p_read840, i32 %p_read941, i32 %p_read1042, i32 %p_read1143, i32 %p_read_217, i32 %p_read_216, i32 %p_read_215, i32 %p_read_214, i32 %p_read_213, i32 %p_read_212, i32 %p_read_211, i32 %p_read_210, i32 %p_read2052, i32 %p_read2153, i32 %p_read_209, i32 %p_read_208, i32 %p_read_207, i32 %p_read_206, i32 %p_read_205, i32 %p_read_204, i32 %p_read_203, i32 %p_read_202, i32 %p_read3062, i32 %p_read3163, i4 2, i32 %dot_res, i32 %W_0, i32 %W_1, i32 %W_2, i32 %W_3, i32 %W_4, i32 %W_5, i32 %W_6, i32 %W_7, i32 %W_8, i32 %W_9, i32 %W_10, i32 %W_11, i32 %W_12, i32 %W_13, i32 %W_14, i32 %W_15, i32 %W_16, i32 %W_17, i32 %W_18, i32 %W_19, i32 %W_20, i32 %W_21, i32 %W_22, i32 %W_23, i32 %W_24, i32 %W_25, i32 %W_26, i32 %W_27, i32 %W_28, i32 %W_29, i32 %W_30, i32 %W_31

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="149" st_id="8" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %add = fadd i32 %dot_res_load, i32 3.49892

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40 %add_1 = fadd i32 %dot_res_load_1, i32 3.60438

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="4" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:41 %call_ln151 = call void @krnl_dot.1, i32 %p_read32, i32 %p_read133, i32 %p_read234, i32 %p_read335, i32 %p_read436, i32 %p_read537, i32 %p_read638, i32 %p_read739, i32 %p_read840, i32 %p_read941, i32 %p_read1042, i32 %p_read1143, i32 %p_read_217, i32 %p_read_216, i32 %p_read_215, i32 %p_read_214, i32 %p_read_213, i32 %p_read_212, i32 %p_read_211, i32 %p_read_210, i32 %p_read2052, i32 %p_read2153, i32 %p_read_209, i32 %p_read_208, i32 %p_read_207, i32 %p_read_206, i32 %p_read_205, i32 %p_read_204, i32 %p_read_203, i32 %p_read_202, i32 %p_read3062, i32 %p_read3163, i4 2, i32 %dot_res, i32 %W_0, i32 %W_1, i32 %W_2, i32 %W_3, i32 %W_4, i32 %W_5, i32 %W_6, i32 %W_7, i32 %W_8, i32 %W_9, i32 %W_10, i32 %W_11, i32 %W_12, i32 %W_13, i32 %W_14, i32 %W_15, i32 %W_16, i32 %W_17, i32 %W_18, i32 %W_19, i32 %W_20, i32 %W_21, i32 %W_22, i32 %W_23, i32 %W_24, i32 %W_25, i32 %W_26, i32 %W_27, i32 %W_28, i32 %W_29, i32 %W_30, i32 %W_31

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %output_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_r

]]></Node>
<StgValue><ssdm name="output_read"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %add = fadd i32 %dot_res_load, i32 3.49892

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40 %add_1 = fadd i32 %dot_res_load_1, i32 3.60438

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:42 %dot_res_load_2 = load i32 %dot_res

]]></Node>
<StgValue><ssdm name="dot_res_load_2"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43 %add_2 = fadd i32 %dot_res_load_2, i32 3.58969

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:65 %trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %output_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="30">
<![CDATA[
:66 %sext_ln148 = sext i30 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln148"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67 %gmem_addr = getelementptr i32 %gmem, i32 %sext_ln148

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:68 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="161" st_id="10" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40 %add_1 = fadd i32 %dot_res_load_1, i32 3.60438

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43 %add_2 = fadd i32 %dot_res_load_2, i32 3.58969

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="4" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:44 %call_ln151 = call void @krnl_dot.1, i32 %p_read32, i32 %p_read133, i32 %p_read234, i32 %p_read335, i32 %p_read436, i32 %p_read537, i32 %p_read638, i32 %p_read739, i32 %p_read840, i32 %p_read941, i32 %p_read1042, i32 %p_read1143, i32 %p_read_217, i32 %p_read_216, i32 %p_read_215, i32 %p_read_214, i32 %p_read_213, i32 %p_read_212, i32 %p_read_211, i32 %p_read_210, i32 %p_read2052, i32 %p_read2153, i32 %p_read_209, i32 %p_read_208, i32 %p_read_207, i32 %p_read_206, i32 %p_read_205, i32 %p_read_204, i32 %p_read_203, i32 %p_read_202, i32 %p_read3062, i32 %p_read3163, i4 3, i32 %dot_res, i32 %W_0, i32 %W_1, i32 %W_2, i32 %W_3, i32 %W_4, i32 %W_5, i32 %W_6, i32 %W_7, i32 %W_8, i32 %W_9, i32 %W_10, i32 %W_11, i32 %W_12, i32 %W_13, i32 %W_14, i32 %W_15, i32 %W_16, i32 %W_17, i32 %W_18, i32 %W_19, i32 %W_20, i32 %W_21, i32 %W_22, i32 %W_23, i32 %W_24, i32 %W_25, i32 %W_26, i32 %W_27, i32 %W_28, i32 %W_29, i32 %W_30, i32 %W_31

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
:69 %bitcast_ln148 = bitcast i32 %add

]]></Node>
<StgValue><ssdm name="bitcast_ln148"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
:70 %write_ln148 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %bitcast_ln148, i4 15

]]></Node>
<StgValue><ssdm name="write_ln148"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="166" st_id="11" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43 %add_2 = fadd i32 %dot_res_load_2, i32 3.58969

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="4" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:44 %call_ln151 = call void @krnl_dot.1, i32 %p_read32, i32 %p_read133, i32 %p_read234, i32 %p_read335, i32 %p_read436, i32 %p_read537, i32 %p_read638, i32 %p_read739, i32 %p_read840, i32 %p_read941, i32 %p_read1042, i32 %p_read1143, i32 %p_read_217, i32 %p_read_216, i32 %p_read_215, i32 %p_read_214, i32 %p_read_213, i32 %p_read_212, i32 %p_read_211, i32 %p_read_210, i32 %p_read2052, i32 %p_read2153, i32 %p_read_209, i32 %p_read_208, i32 %p_read_207, i32 %p_read_206, i32 %p_read_205, i32 %p_read_204, i32 %p_read_203, i32 %p_read_202, i32 %p_read3062, i32 %p_read3163, i4 3, i32 %dot_res, i32 %W_0, i32 %W_1, i32 %W_2, i32 %W_3, i32 %W_4, i32 %W_5, i32 %W_6, i32 %W_7, i32 %W_8, i32 %W_9, i32 %W_10, i32 %W_11, i32 %W_12, i32 %W_13, i32 %W_14, i32 %W_15, i32 %W_16, i32 %W_17, i32 %W_18, i32 %W_19, i32 %W_20, i32 %W_21, i32 %W_22, i32 %W_23, i32 %W_24, i32 %W_25, i32 %W_26, i32 %W_27, i32 %W_28, i32 %W_29, i32 %W_30, i32 %W_31

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
:71 %bitcast_ln148_1 = bitcast i32 %add_1

]]></Node>
<StgValue><ssdm name="bitcast_ln148_1"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
:72 %write_ln148 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %bitcast_ln148_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln148"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="170" st_id="12" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43 %add_2 = fadd i32 %dot_res_load_2, i32 3.58969

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:45 %dot_res_load_3 = load i32 %dot_res

]]></Node>
<StgValue><ssdm name="dot_res_load_3"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46 %add_3 = fadd i32 %dot_res_load_3, i32 3.59034

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="173" st_id="13" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43 %add_2 = fadd i32 %dot_res_load_2, i32 3.58969

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46 %add_3 = fadd i32 %dot_res_load_3, i32 3.59034

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="4" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:47 %call_ln151 = call void @krnl_dot.1, i32 %p_read32, i32 %p_read133, i32 %p_read234, i32 %p_read335, i32 %p_read436, i32 %p_read537, i32 %p_read638, i32 %p_read739, i32 %p_read840, i32 %p_read941, i32 %p_read1042, i32 %p_read1143, i32 %p_read_217, i32 %p_read_216, i32 %p_read_215, i32 %p_read_214, i32 %p_read_213, i32 %p_read_212, i32 %p_read_211, i32 %p_read_210, i32 %p_read2052, i32 %p_read2153, i32 %p_read_209, i32 %p_read_208, i32 %p_read_207, i32 %p_read_206, i32 %p_read_205, i32 %p_read_204, i32 %p_read_203, i32 %p_read_202, i32 %p_read3062, i32 %p_read3163, i4 4, i32 %dot_res, i32 %W_0, i32 %W_1, i32 %W_2, i32 %W_3, i32 %W_4, i32 %W_5, i32 %W_6, i32 %W_7, i32 %W_8, i32 %W_9, i32 %W_10, i32 %W_11, i32 %W_12, i32 %W_13, i32 %W_14, i32 %W_15, i32 %W_16, i32 %W_17, i32 %W_18, i32 %W_19, i32 %W_20, i32 %W_21, i32 %W_22, i32 %W_23, i32 %W_24, i32 %W_25, i32 %W_26, i32 %W_27, i32 %W_28, i32 %W_29, i32 %W_30, i32 %W_31

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="176" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46 %add_3 = fadd i32 %dot_res_load_3, i32 3.59034

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="4" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:47 %call_ln151 = call void @krnl_dot.1, i32 %p_read32, i32 %p_read133, i32 %p_read234, i32 %p_read335, i32 %p_read436, i32 %p_read537, i32 %p_read638, i32 %p_read739, i32 %p_read840, i32 %p_read941, i32 %p_read1042, i32 %p_read1143, i32 %p_read_217, i32 %p_read_216, i32 %p_read_215, i32 %p_read_214, i32 %p_read_213, i32 %p_read_212, i32 %p_read_211, i32 %p_read_210, i32 %p_read2052, i32 %p_read2153, i32 %p_read_209, i32 %p_read_208, i32 %p_read_207, i32 %p_read_206, i32 %p_read_205, i32 %p_read_204, i32 %p_read_203, i32 %p_read_202, i32 %p_read3062, i32 %p_read3163, i4 4, i32 %dot_res, i32 %W_0, i32 %W_1, i32 %W_2, i32 %W_3, i32 %W_4, i32 %W_5, i32 %W_6, i32 %W_7, i32 %W_8, i32 %W_9, i32 %W_10, i32 %W_11, i32 %W_12, i32 %W_13, i32 %W_14, i32 %W_15, i32 %W_16, i32 %W_17, i32 %W_18, i32 %W_19, i32 %W_20, i32 %W_21, i32 %W_22, i32 %W_23, i32 %W_24, i32 %W_25, i32 %W_26, i32 %W_27, i32 %W_28, i32 %W_29, i32 %W_30, i32 %W_31

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
:73 %bitcast_ln148_2 = bitcast i32 %add_2

]]></Node>
<StgValue><ssdm name="bitcast_ln148_2"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
:74 %write_ln148 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %bitcast_ln148_2, i4 15

]]></Node>
<StgValue><ssdm name="write_ln148"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="180" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46 %add_3 = fadd i32 %dot_res_load_3, i32 3.59034

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:48 %dot_res_load_4 = load i32 %dot_res

]]></Node>
<StgValue><ssdm name="dot_res_load_4"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49 %add_4 = fadd i32 %dot_res_load_4, i32 3.66425

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="183" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46 %add_3 = fadd i32 %dot_res_load_3, i32 3.59034

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49 %add_4 = fadd i32 %dot_res_load_4, i32 3.66425

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="4" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:50 %call_ln151 = call void @krnl_dot.1, i32 %p_read32, i32 %p_read133, i32 %p_read234, i32 %p_read335, i32 %p_read436, i32 %p_read537, i32 %p_read638, i32 %p_read739, i32 %p_read840, i32 %p_read941, i32 %p_read1042, i32 %p_read1143, i32 %p_read_217, i32 %p_read_216, i32 %p_read_215, i32 %p_read_214, i32 %p_read_213, i32 %p_read_212, i32 %p_read_211, i32 %p_read_210, i32 %p_read2052, i32 %p_read2153, i32 %p_read_209, i32 %p_read_208, i32 %p_read_207, i32 %p_read_206, i32 %p_read_205, i32 %p_read_204, i32 %p_read_203, i32 %p_read_202, i32 %p_read3062, i32 %p_read3163, i4 5, i32 %dot_res, i32 %W_0, i32 %W_1, i32 %W_2, i32 %W_3, i32 %W_4, i32 %W_5, i32 %W_6, i32 %W_7, i32 %W_8, i32 %W_9, i32 %W_10, i32 %W_11, i32 %W_12, i32 %W_13, i32 %W_14, i32 %W_15, i32 %W_16, i32 %W_17, i32 %W_18, i32 %W_19, i32 %W_20, i32 %W_21, i32 %W_22, i32 %W_23, i32 %W_24, i32 %W_25, i32 %W_26, i32 %W_27, i32 %W_28, i32 %W_29, i32 %W_30, i32 %W_31

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="186" st_id="17" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49 %add_4 = fadd i32 %dot_res_load_4, i32 3.66425

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="4" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:50 %call_ln151 = call void @krnl_dot.1, i32 %p_read32, i32 %p_read133, i32 %p_read234, i32 %p_read335, i32 %p_read436, i32 %p_read537, i32 %p_read638, i32 %p_read739, i32 %p_read840, i32 %p_read941, i32 %p_read1042, i32 %p_read1143, i32 %p_read_217, i32 %p_read_216, i32 %p_read_215, i32 %p_read_214, i32 %p_read_213, i32 %p_read_212, i32 %p_read_211, i32 %p_read_210, i32 %p_read2052, i32 %p_read2153, i32 %p_read_209, i32 %p_read_208, i32 %p_read_207, i32 %p_read_206, i32 %p_read_205, i32 %p_read_204, i32 %p_read_203, i32 %p_read_202, i32 %p_read3062, i32 %p_read3163, i4 5, i32 %dot_res, i32 %W_0, i32 %W_1, i32 %W_2, i32 %W_3, i32 %W_4, i32 %W_5, i32 %W_6, i32 %W_7, i32 %W_8, i32 %W_9, i32 %W_10, i32 %W_11, i32 %W_12, i32 %W_13, i32 %W_14, i32 %W_15, i32 %W_16, i32 %W_17, i32 %W_18, i32 %W_19, i32 %W_20, i32 %W_21, i32 %W_22, i32 %W_23, i32 %W_24, i32 %W_25, i32 %W_26, i32 %W_27, i32 %W_28, i32 %W_29, i32 %W_30, i32 %W_31

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
:75 %bitcast_ln148_3 = bitcast i32 %add_3

]]></Node>
<StgValue><ssdm name="bitcast_ln148_3"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
:76 %write_ln148 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %bitcast_ln148_3, i4 15

]]></Node>
<StgValue><ssdm name="write_ln148"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="190" st_id="18" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49 %add_4 = fadd i32 %dot_res_load_4, i32 3.66425

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:51 %dot_res_load_5 = load i32 %dot_res

]]></Node>
<StgValue><ssdm name="dot_res_load_5"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52 %add_5 = fadd i32 %dot_res_load_5, i32 3.71245

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="193" st_id="19" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49 %add_4 = fadd i32 %dot_res_load_4, i32 3.66425

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52 %add_5 = fadd i32 %dot_res_load_5, i32 3.71245

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="195" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="4" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:53 %call_ln151 = call void @krnl_dot.1, i32 %p_read32, i32 %p_read133, i32 %p_read234, i32 %p_read335, i32 %p_read436, i32 %p_read537, i32 %p_read638, i32 %p_read739, i32 %p_read840, i32 %p_read941, i32 %p_read1042, i32 %p_read1143, i32 %p_read_217, i32 %p_read_216, i32 %p_read_215, i32 %p_read_214, i32 %p_read_213, i32 %p_read_212, i32 %p_read_211, i32 %p_read_210, i32 %p_read2052, i32 %p_read2153, i32 %p_read_209, i32 %p_read_208, i32 %p_read_207, i32 %p_read_206, i32 %p_read_205, i32 %p_read_204, i32 %p_read_203, i32 %p_read_202, i32 %p_read3062, i32 %p_read3163, i4 6, i32 %dot_res, i32 %W_0, i32 %W_1, i32 %W_2, i32 %W_3, i32 %W_4, i32 %W_5, i32 %W_6, i32 %W_7, i32 %W_8, i32 %W_9, i32 %W_10, i32 %W_11, i32 %W_12, i32 %W_13, i32 %W_14, i32 %W_15, i32 %W_16, i32 %W_17, i32 %W_18, i32 %W_19, i32 %W_20, i32 %W_21, i32 %W_22, i32 %W_23, i32 %W_24, i32 %W_25, i32 %W_26, i32 %W_27, i32 %W_28, i32 %W_29, i32 %W_30, i32 %W_31

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="196" st_id="20" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52 %add_5 = fadd i32 %dot_res_load_5, i32 3.71245

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="197" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="4" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:53 %call_ln151 = call void @krnl_dot.1, i32 %p_read32, i32 %p_read133, i32 %p_read234, i32 %p_read335, i32 %p_read436, i32 %p_read537, i32 %p_read638, i32 %p_read739, i32 %p_read840, i32 %p_read941, i32 %p_read1042, i32 %p_read1143, i32 %p_read_217, i32 %p_read_216, i32 %p_read_215, i32 %p_read_214, i32 %p_read_213, i32 %p_read_212, i32 %p_read_211, i32 %p_read_210, i32 %p_read2052, i32 %p_read2153, i32 %p_read_209, i32 %p_read_208, i32 %p_read_207, i32 %p_read_206, i32 %p_read_205, i32 %p_read_204, i32 %p_read_203, i32 %p_read_202, i32 %p_read3062, i32 %p_read3163, i4 6, i32 %dot_res, i32 %W_0, i32 %W_1, i32 %W_2, i32 %W_3, i32 %W_4, i32 %W_5, i32 %W_6, i32 %W_7, i32 %W_8, i32 %W_9, i32 %W_10, i32 %W_11, i32 %W_12, i32 %W_13, i32 %W_14, i32 %W_15, i32 %W_16, i32 %W_17, i32 %W_18, i32 %W_19, i32 %W_20, i32 %W_21, i32 %W_22, i32 %W_23, i32 %W_24, i32 %W_25, i32 %W_26, i32 %W_27, i32 %W_28, i32 %W_29, i32 %W_30, i32 %W_31

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>

<operation id="198" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
:77 %bitcast_ln148_4 = bitcast i32 %add_4

]]></Node>
<StgValue><ssdm name="bitcast_ln148_4"/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
:78 %write_ln148 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %bitcast_ln148_4, i4 15

]]></Node>
<StgValue><ssdm name="write_ln148"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="200" st_id="21" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52 %add_5 = fadd i32 %dot_res_load_5, i32 3.71245

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:54 %dot_res_load_6 = load i32 %dot_res

]]></Node>
<StgValue><ssdm name="dot_res_load_6"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55 %add_6 = fadd i32 %dot_res_load_6, i32 3.68077

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="203" st_id="22" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52 %add_5 = fadd i32 %dot_res_load_5, i32 3.71245

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="204" st_id="22" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55 %add_6 = fadd i32 %dot_res_load_6, i32 3.68077

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="205" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="4" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:56 %call_ln151 = call void @krnl_dot.1, i32 %p_read32, i32 %p_read133, i32 %p_read234, i32 %p_read335, i32 %p_read436, i32 %p_read537, i32 %p_read638, i32 %p_read739, i32 %p_read840, i32 %p_read941, i32 %p_read1042, i32 %p_read1143, i32 %p_read_217, i32 %p_read_216, i32 %p_read_215, i32 %p_read_214, i32 %p_read_213, i32 %p_read_212, i32 %p_read_211, i32 %p_read_210, i32 %p_read2052, i32 %p_read2153, i32 %p_read_209, i32 %p_read_208, i32 %p_read_207, i32 %p_read_206, i32 %p_read_205, i32 %p_read_204, i32 %p_read_203, i32 %p_read_202, i32 %p_read3062, i32 %p_read3163, i4 7, i32 %dot_res, i32 %W_0, i32 %W_1, i32 %W_2, i32 %W_3, i32 %W_4, i32 %W_5, i32 %W_6, i32 %W_7, i32 %W_8, i32 %W_9, i32 %W_10, i32 %W_11, i32 %W_12, i32 %W_13, i32 %W_14, i32 %W_15, i32 %W_16, i32 %W_17, i32 %W_18, i32 %W_19, i32 %W_20, i32 %W_21, i32 %W_22, i32 %W_23, i32 %W_24, i32 %W_25, i32 %W_26, i32 %W_27, i32 %W_28, i32 %W_29, i32 %W_30, i32 %W_31

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="206" st_id="23" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55 %add_6 = fadd i32 %dot_res_load_6, i32 3.68077

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="207" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="4" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:56 %call_ln151 = call void @krnl_dot.1, i32 %p_read32, i32 %p_read133, i32 %p_read234, i32 %p_read335, i32 %p_read436, i32 %p_read537, i32 %p_read638, i32 %p_read739, i32 %p_read840, i32 %p_read941, i32 %p_read1042, i32 %p_read1143, i32 %p_read_217, i32 %p_read_216, i32 %p_read_215, i32 %p_read_214, i32 %p_read_213, i32 %p_read_212, i32 %p_read_211, i32 %p_read_210, i32 %p_read2052, i32 %p_read2153, i32 %p_read_209, i32 %p_read_208, i32 %p_read_207, i32 %p_read_206, i32 %p_read_205, i32 %p_read_204, i32 %p_read_203, i32 %p_read_202, i32 %p_read3062, i32 %p_read3163, i4 7, i32 %dot_res, i32 %W_0, i32 %W_1, i32 %W_2, i32 %W_3, i32 %W_4, i32 %W_5, i32 %W_6, i32 %W_7, i32 %W_8, i32 %W_9, i32 %W_10, i32 %W_11, i32 %W_12, i32 %W_13, i32 %W_14, i32 %W_15, i32 %W_16, i32 %W_17, i32 %W_18, i32 %W_19, i32 %W_20, i32 %W_21, i32 %W_22, i32 %W_23, i32 %W_24, i32 %W_25, i32 %W_26, i32 %W_27, i32 %W_28, i32 %W_29, i32 %W_30, i32 %W_31

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>

<operation id="208" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
:79 %bitcast_ln148_5 = bitcast i32 %add_5

]]></Node>
<StgValue><ssdm name="bitcast_ln148_5"/></StgValue>
</operation>

<operation id="209" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
:80 %write_ln148 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %bitcast_ln148_5, i4 15

]]></Node>
<StgValue><ssdm name="write_ln148"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="210" st_id="24" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55 %add_6 = fadd i32 %dot_res_load_6, i32 3.68077

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="211" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:57 %dot_res_load_7 = load i32 %dot_res

]]></Node>
<StgValue><ssdm name="dot_res_load_7"/></StgValue>
</operation>

<operation id="212" st_id="24" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58 %add_7 = fadd i32 %dot_res_load_7, i32 3.71987

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="213" st_id="25" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55 %add_6 = fadd i32 %dot_res_load_6, i32 3.68077

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="214" st_id="25" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58 %add_7 = fadd i32 %dot_res_load_7, i32 3.71987

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="215" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="4" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:59 %call_ln151 = call void @krnl_dot.1, i32 %p_read32, i32 %p_read133, i32 %p_read234, i32 %p_read335, i32 %p_read436, i32 %p_read537, i32 %p_read638, i32 %p_read739, i32 %p_read840, i32 %p_read941, i32 %p_read1042, i32 %p_read1143, i32 %p_read_217, i32 %p_read_216, i32 %p_read_215, i32 %p_read_214, i32 %p_read_213, i32 %p_read_212, i32 %p_read_211, i32 %p_read_210, i32 %p_read2052, i32 %p_read2153, i32 %p_read_209, i32 %p_read_208, i32 %p_read_207, i32 %p_read_206, i32 %p_read_205, i32 %p_read_204, i32 %p_read_203, i32 %p_read_202, i32 %p_read3062, i32 %p_read3163, i4 8, i32 %dot_res, i32 %W_0, i32 %W_1, i32 %W_2, i32 %W_3, i32 %W_4, i32 %W_5, i32 %W_6, i32 %W_7, i32 %W_8, i32 %W_9, i32 %W_10, i32 %W_11, i32 %W_12, i32 %W_13, i32 %W_14, i32 %W_15, i32 %W_16, i32 %W_17, i32 %W_18, i32 %W_19, i32 %W_20, i32 %W_21, i32 %W_22, i32 %W_23, i32 %W_24, i32 %W_25, i32 %W_26, i32 %W_27, i32 %W_28, i32 %W_29, i32 %W_30, i32 %W_31

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="216" st_id="26" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58 %add_7 = fadd i32 %dot_res_load_7, i32 3.71987

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="217" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="4" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:59 %call_ln151 = call void @krnl_dot.1, i32 %p_read32, i32 %p_read133, i32 %p_read234, i32 %p_read335, i32 %p_read436, i32 %p_read537, i32 %p_read638, i32 %p_read739, i32 %p_read840, i32 %p_read941, i32 %p_read1042, i32 %p_read1143, i32 %p_read_217, i32 %p_read_216, i32 %p_read_215, i32 %p_read_214, i32 %p_read_213, i32 %p_read_212, i32 %p_read_211, i32 %p_read_210, i32 %p_read2052, i32 %p_read2153, i32 %p_read_209, i32 %p_read_208, i32 %p_read_207, i32 %p_read_206, i32 %p_read_205, i32 %p_read_204, i32 %p_read_203, i32 %p_read_202, i32 %p_read3062, i32 %p_read3163, i4 8, i32 %dot_res, i32 %W_0, i32 %W_1, i32 %W_2, i32 %W_3, i32 %W_4, i32 %W_5, i32 %W_6, i32 %W_7, i32 %W_8, i32 %W_9, i32 %W_10, i32 %W_11, i32 %W_12, i32 %W_13, i32 %W_14, i32 %W_15, i32 %W_16, i32 %W_17, i32 %W_18, i32 %W_19, i32 %W_20, i32 %W_21, i32 %W_22, i32 %W_23, i32 %W_24, i32 %W_25, i32 %W_26, i32 %W_27, i32 %W_28, i32 %W_29, i32 %W_30, i32 %W_31

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>

<operation id="218" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
:81 %bitcast_ln148_6 = bitcast i32 %add_6

]]></Node>
<StgValue><ssdm name="bitcast_ln148_6"/></StgValue>
</operation>

<operation id="219" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
:82 %write_ln148 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %bitcast_ln148_6, i4 15

]]></Node>
<StgValue><ssdm name="write_ln148"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="220" st_id="27" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58 %add_7 = fadd i32 %dot_res_load_7, i32 3.71987

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="221" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:60 %dot_res_load_8 = load i32 %dot_res

]]></Node>
<StgValue><ssdm name="dot_res_load_8"/></StgValue>
</operation>

<operation id="222" st_id="27" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61 %add_8 = fadd i32 %dot_res_load_8, i32 3.74554

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="223" st_id="28" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58 %add_7 = fadd i32 %dot_res_load_7, i32 3.71987

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="224" st_id="28" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61 %add_8 = fadd i32 %dot_res_load_8, i32 3.74554

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>

<operation id="225" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="4" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:62 %call_ln151 = call void @krnl_dot.1, i32 %p_read32, i32 %p_read133, i32 %p_read234, i32 %p_read335, i32 %p_read436, i32 %p_read537, i32 %p_read638, i32 %p_read739, i32 %p_read840, i32 %p_read941, i32 %p_read1042, i32 %p_read1143, i32 %p_read_217, i32 %p_read_216, i32 %p_read_215, i32 %p_read_214, i32 %p_read_213, i32 %p_read_212, i32 %p_read_211, i32 %p_read_210, i32 %p_read2052, i32 %p_read2153, i32 %p_read_209, i32 %p_read_208, i32 %p_read_207, i32 %p_read_206, i32 %p_read_205, i32 %p_read_204, i32 %p_read_203, i32 %p_read_202, i32 %p_read3062, i32 %p_read3163, i4 9, i32 %dot_res, i32 %W_0, i32 %W_1, i32 %W_2, i32 %W_3, i32 %W_4, i32 %W_5, i32 %W_6, i32 %W_7, i32 %W_8, i32 %W_9, i32 %W_10, i32 %W_11, i32 %W_12, i32 %W_13, i32 %W_14, i32 %W_15, i32 %W_16, i32 %W_17, i32 %W_18, i32 %W_19, i32 %W_20, i32 %W_21, i32 %W_22, i32 %W_23, i32 %W_24, i32 %W_25, i32 %W_26, i32 %W_27, i32 %W_28, i32 %W_29, i32 %W_30, i32 %W_31

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="226" st_id="29" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61 %add_8 = fadd i32 %dot_res_load_8, i32 3.74554

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>

<operation id="227" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="4" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="0" op_68_bw="0" op_69_bw="0">
<![CDATA[
:62 %call_ln151 = call void @krnl_dot.1, i32 %p_read32, i32 %p_read133, i32 %p_read234, i32 %p_read335, i32 %p_read436, i32 %p_read537, i32 %p_read638, i32 %p_read739, i32 %p_read840, i32 %p_read941, i32 %p_read1042, i32 %p_read1143, i32 %p_read_217, i32 %p_read_216, i32 %p_read_215, i32 %p_read_214, i32 %p_read_213, i32 %p_read_212, i32 %p_read_211, i32 %p_read_210, i32 %p_read2052, i32 %p_read2153, i32 %p_read_209, i32 %p_read_208, i32 %p_read_207, i32 %p_read_206, i32 %p_read_205, i32 %p_read_204, i32 %p_read_203, i32 %p_read_202, i32 %p_read3062, i32 %p_read3163, i4 9, i32 %dot_res, i32 %W_0, i32 %W_1, i32 %W_2, i32 %W_3, i32 %W_4, i32 %W_5, i32 %W_6, i32 %W_7, i32 %W_8, i32 %W_9, i32 %W_10, i32 %W_11, i32 %W_12, i32 %W_13, i32 %W_14, i32 %W_15, i32 %W_16, i32 %W_17, i32 %W_18, i32 %W_19, i32 %W_20, i32 %W_21, i32 %W_22, i32 %W_23, i32 %W_24, i32 %W_25, i32 %W_26, i32 %W_27, i32 %W_28, i32 %W_29, i32 %W_30, i32 %W_31

]]></Node>
<StgValue><ssdm name="call_ln151"/></StgValue>
</operation>

<operation id="228" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
:83 %bitcast_ln148_7 = bitcast i32 %add_7

]]></Node>
<StgValue><ssdm name="bitcast_ln148_7"/></StgValue>
</operation>

<operation id="229" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
:84 %write_ln148 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %bitcast_ln148_7, i4 15

]]></Node>
<StgValue><ssdm name="write_ln148"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="230" st_id="30" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61 %add_8 = fadd i32 %dot_res_load_8, i32 3.74554

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>

<operation id="231" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:63 %dot_res_load_9 = load i32 %dot_res

]]></Node>
<StgValue><ssdm name="dot_res_load_9"/></StgValue>
</operation>

<operation id="232" st_id="30" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64 %add_9 = fadd i32 %dot_res_load_9, i32 3.78753

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="233" st_id="31" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61 %add_8 = fadd i32 %dot_res_load_8, i32 3.74554

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>

<operation id="234" st_id="31" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64 %add_9 = fadd i32 %dot_res_load_9, i32 3.78753

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="235" st_id="32" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64 %add_9 = fadd i32 %dot_res_load_9, i32 3.78753

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>

<operation id="236" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
:85 %bitcast_ln148_8 = bitcast i32 %add_8

]]></Node>
<StgValue><ssdm name="bitcast_ln148_8"/></StgValue>
</operation>

<operation id="237" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
:86 %write_ln148 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %bitcast_ln148_8, i4 15

]]></Node>
<StgValue><ssdm name="write_ln148"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="238" st_id="33" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64 %add_9 = fadd i32 %dot_res_load_9, i32 3.78753

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="239" st_id="34" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64 %add_9 = fadd i32 %dot_res_load_9, i32 3.78753

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="240" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
:87 %bitcast_ln148_9 = bitcast i32 %add_9

]]></Node>
<StgValue><ssdm name="bitcast_ln148_9"/></StgValue>
</operation>

<operation id="241" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
:88 %write_ln148 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %bitcast_ln148_9, i4 15

]]></Node>
<StgValue><ssdm name="write_ln148"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="242" st_id="36" stage="68" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="243" st_id="37" stage="67" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="244" st_id="38" stage="66" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="245" st_id="39" stage="65" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="246" st_id="40" stage="64" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="247" st_id="41" stage="63" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="248" st_id="42" stage="62" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="249" st_id="43" stage="61" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="250" st_id="44" stage="60" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="251" st_id="45" stage="59" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="252" st_id="46" stage="58" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="253" st_id="47" stage="57" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="254" st_id="48" stage="56" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="255" st_id="49" stage="55" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="256" st_id="50" stage="54" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="257" st_id="51" stage="53" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="258" st_id="52" stage="52" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="259" st_id="53" stage="51" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="260" st_id="54" stage="50" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="261" st_id="55" stage="49" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="262" st_id="56" stage="48" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="263" st_id="57" stage="47" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="264" st_id="58" stage="46" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="265" st_id="59" stage="45" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="266" st_id="60" stage="44" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="267" st_id="61" stage="43" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="268" st_id="62" stage="42" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="269" st_id="63" stage="41" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="270" st_id="64" stage="40" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="271" st_id="65" stage="39" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="272" st_id="66" stage="38" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="273" st_id="67" stage="37" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="274" st_id="68" stage="36" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="275" st_id="69" stage="35" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="276" st_id="70" stage="34" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="277" st_id="71" stage="33" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="278" st_id="72" stage="32" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="279" st_id="73" stage="31" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="280" st_id="74" stage="30" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="281" st_id="75" stage="29" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="282" st_id="76" stage="28" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="283" st_id="77" stage="27" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="284" st_id="78" stage="26" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="285" st_id="79" stage="25" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="286" st_id="80" stage="24" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="287" st_id="81" stage="23" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="288" st_id="82" stage="22" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="289" st_id="83" stage="21" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="290" st_id="84" stage="20" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="291" st_id="85" stage="19" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="292" st_id="86" stage="18" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="293" st_id="87" stage="17" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="294" st_id="88" stage="16" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="295" st_id="89" stage="15" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="296" st_id="90" stage="14" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="297" st_id="91" stage="13" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="298" st_id="92" stage="12" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="299" st_id="93" stage="11" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="300" st_id="94" stage="10" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="301" st_id="95" stage="9" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="302" st_id="96" stage="8" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="303" st_id="97" stage="7" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="304" st_id="98" stage="6" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="305" st_id="99" stage="5" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="306" st_id="100" stage="4" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="307" st_id="101" stage="3" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="308" st_id="102" stage="2" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="309" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_8, void @empty_2, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="310" st_id="103" stage="1" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:89 %empty_286 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="311" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0">
<![CDATA[
:90 %ret_ln154 = ret

]]></Node>
<StgValue><ssdm name="ret_ln154"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
