/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.35
Hash     : a368907
Date     : Feb  8 2024
Type     : Engineering
Log Time   : Thu Feb  8 05:55:24 2024 GMT
#Packing pin usage report
Type: io
	Input Pin Usage:
		Max: 1.00 (0.06)
		Avg: 0.38 (0.02)
		Min: 0.00 (0.00)
		Histogram:
		[        0:      1.8) 85 (100.0%) |************************************************
		[      1.8:      3.6)  0 (  0.0%) |
		[      3.6:      5.4)  0 (  0.0%) |
		[      5.4:      7.2)  0 (  0.0%) |
		[      7.2:        9)  0 (  0.0%) |
		[        9:       11)  0 (  0.0%) |
		[       11:       13)  0 (  0.0%) |
		[       13:       14)  0 (  0.0%) |
		[       14:       16)  0 (  0.0%) |
		[       16:       18)  0 (  0.0%) |
	Output Pin Usage:
		Max: 1.00 (0.50)
		Avg: 0.62 (0.31)
		Min: 0.00 (0.00)
		Histogram:
		[        0:      0.2) 32 ( 37.6%) |*****************************
		[      0.2:      0.4)  0 (  0.0%) |
		[      0.4:      0.6)  0 (  0.0%) |
		[      0.6:      0.8)  0 (  0.0%) |
		[      0.8:        1) 53 ( 62.4%) |************************************************
		[        1:      1.2)  0 (  0.0%) |
		[      1.2:      1.4)  0 (  0.0%) |
		[      1.4:      1.6)  0 (  0.0%) |
		[      1.6:      1.8)  0 (  0.0%) |
		[      1.8:        2)  0 (  0.0%) |

Type: clb
	Input Pin Usage:
		Max: 16.00 (0.22)
		Avg: 9.57 (0.13)
		Min: 0.00 (0.00)
		Histogram:
		[        0:      7.3) 3 ( 42.9%) |*************************************
		[      7.3:       15) 0 (  0.0%) |
		[       15:       22) 4 ( 57.1%) |*************************************************
		[       22:       29) 0 (  0.0%) |
		[       29:       36) 0 (  0.0%) |
		[       36:       44) 0 (  0.0%) |
		[       44:       51) 0 (  0.0%) |
		[       51:       58) 0 (  0.0%) |
		[       58:       66) 0 (  0.0%) |
		[       66:       73) 0 (  0.0%) |
	Output Pin Usage:
		Max: 16.00 (0.59)
		Avg: 15.14 (0.56)
		Min: 11.00 (0.41)
		Histogram:
		[        0:      2.7) 0 (  0.0%) |
		[      2.7:      5.4) 0 (  0.0%) |
		[      5.4:      8.1) 0 (  0.0%) |
		[      8.1:       11) 0 (  0.0%) |
		[       11:       14) 1 ( 14.3%) |********
		[       14:       16) 6 ( 85.7%) |*************************************************
		[       16:       19) 0 (  0.0%) |
		[       19:       22) 0 (  0.0%) |
		[       22:       24) 0 (  0.0%) |
		[       24:       27) 0 (  0.0%) |

Type: bram
	Input Pin Usage:
		Max: 101.00 (0.32)
		Avg: 101.00 (0.32)
		Min: 101.00 (0.32)
		Histogram:
		[        0:       32) 0 (  0.0%) |
		[       32:       64) 0 (  0.0%) |
		[       64:       96) 0 (  0.0%) |
		[       96:  1.3e+02) 1 (100.0%) |**************************************************
		[  1.3e+02:  1.6e+02) 0 (  0.0%) |
		[  1.6e+02:  1.9e+02) 0 (  0.0%) |
		[  1.9e+02:  2.2e+02) 0 (  0.0%) |
		[  2.2e+02:  2.6e+02) 0 (  0.0%) |
		[  2.6e+02:  2.9e+02) 0 (  0.0%) |
		[  2.9e+02:  3.2e+02) 0 (  0.0%) |
	Output Pin Usage:
		Max: 32.00 (0.16)
		Avg: 32.00 (0.16)
		Min: 32.00 (0.16)
		Histogram:
		[        0:       19) 0 (  0.0%) |
		[       19:       39) 1 (100.0%) |**************************************************
		[       39:       58) 0 (  0.0%) |
		[       58:       78) 0 (  0.0%) |
		[       78:       97) 0 (  0.0%) |
		[       97:  1.2e+02) 0 (  0.0%) |
		[  1.2e+02:  1.4e+02) 0 (  0.0%) |
		[  1.4e+02:  1.6e+02) 0 (  0.0%) |
		[  1.6e+02:  1.7e+02) 0 (  0.0%) |
		[  1.7e+02:  1.9e+02) 0 (  0.0%) |

