{
    "DESIGN_NAME": "designs/controller",
    "VERILOG_FILES": "",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10.0,
    "FP_PDN_MULTILAYER": true
}