// Seed: 3725451478
module module_0 ();
  assign id_1 = id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output uwire id_2,
    input tri1 id_3,
    output supply1 id_4
);
  id_6(
      .id_0(id_3 == id_3 && id_7),
      .id_1(1),
      .id_2(id_7),
      .id_3(id_2 - id_7),
      .id_4(1),
      .id_5(1),
      .id_6(1'b0),
      .id_7(1)
  );
  module_0 modCall_1 ();
endmodule
