{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 29 12:59:48 2012 " "Info: Processing started: Sat Dec 29 12:59:48 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sistem -c sistem --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sistem -c sistem --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "sistem.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/sistem.v" 34 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory fifo4b:ff4b\|scfifo:scfifo_component\|scfifo_3r31:auto_generated\|a_dpfifo_a141:dpfifo\|dpram_bv01:FIFOram\|altsyncram_4vj1:altsyncram2\|ram_block3a0~portb_address_reg0 memory fifo5:ff5\|scfifo:scfifo_component\|scfifo_3r31:auto_generated\|a_dpfifo_a141:dpfifo\|dpram_bv01:FIFOram\|altsyncram_4vj1:altsyncram2\|ram_block3a0~porta_datain_reg15 150.15 MHz 6.66 ns Internal " "Info: Clock \"clock\" has Internal fmax of 150.15 MHz between source memory \"fifo4b:ff4b\|scfifo:scfifo_component\|scfifo_3r31:auto_generated\|a_dpfifo_a141:dpfifo\|dpram_bv01:FIFOram\|altsyncram_4vj1:altsyncram2\|ram_block3a0~portb_address_reg0\" and destination memory \"fifo5:ff5\|scfifo:scfifo_component\|scfifo_3r31:auto_generated\|a_dpfifo_a141:dpfifo\|dpram_bv01:FIFOram\|altsyncram_4vj1:altsyncram2\|ram_block3a0~porta_datain_reg15\" (period= 6.66 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.391 ns + Longest memory memory " "Info: + Longest memory to memory delay is 6.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fifo4b:ff4b\|scfifo:scfifo_component\|scfifo_3r31:auto_generated\|a_dpfifo_a141:dpfifo\|dpram_bv01:FIFOram\|altsyncram_4vj1:altsyncram2\|ram_block3a0~portb_address_reg0 1 MEM M4K_X55_Y46 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X55_Y46; Fanout = 32; MEM Node = 'fifo4b:ff4b\|scfifo:scfifo_component\|scfifo_3r31:auto_generated\|a_dpfifo_a141:dpfifo\|dpram_bv01:FIFOram\|altsyncram_4vj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4vj1.tdf" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/db/altsyncram_4vj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns fifo4b:ff4b\|scfifo:scfifo_component\|scfifo_3r31:auto_generated\|a_dpfifo_a141:dpfifo\|dpram_bv01:FIFOram\|altsyncram_4vj1:altsyncram2\|q_b\[16\] 2 MEM M4K_X55_Y46 2 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X55_Y46; Fanout = 2; MEM Node = 'fifo4b:ff4b\|scfifo:scfifo_component\|scfifo_3r31:auto_generated\|a_dpfifo_a141:dpfifo\|dpram_bv01:FIFOram\|altsyncram_4vj1:altsyncram2\|q_b\[16\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|q_b[16] } "NODE_NAME" } } { "db/altsyncram_4vj1.tdf" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/db/altsyncram_4vj1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.414 ns) 4.134 ns half_overlap:hovlap\|Add0~1 3 COMB LCCOMB_X54_Y48_N16 2 " "Info: 3: + IC(0.729 ns) + CELL(0.414 ns) = 4.134 ns; Loc. = LCCOMB_X54_Y48_N16; Fanout = 2; COMB Node = 'half_overlap:hovlap\|Add0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|q_b[16] half_overlap:hovlap|Add0~1 } "NODE_NAME" } } { "half_overlap.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/half_overlap.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.205 ns half_overlap:hovlap\|data_out\[0\]~1 4 COMB LCCOMB_X54_Y48_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 4.205 ns; Loc. = LCCOMB_X54_Y48_N18; Fanout = 2; COMB Node = 'half_overlap:hovlap\|data_out\[0\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { half_overlap:hovlap|Add0~1 half_overlap:hovlap|data_out[0]~1 } "NODE_NAME" } } { "half_overlap.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/half_overlap.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.276 ns half_overlap:hovlap\|data_out\[1\]~3 5 COMB LCCOMB_X54_Y48_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.276 ns; Loc. = LCCOMB_X54_Y48_N20; Fanout = 2; COMB Node = 'half_overlap:hovlap\|data_out\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { half_overlap:hovlap|data_out[0]~1 half_overlap:hovlap|data_out[1]~3 } "NODE_NAME" } } { "half_overlap.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/half_overlap.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.347 ns half_overlap:hovlap\|data_out\[2\]~5 6 COMB LCCOMB_X54_Y48_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.347 ns; Loc. = LCCOMB_X54_Y48_N22; Fanout = 2; COMB Node = 'half_overlap:hovlap\|data_out\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { half_overlap:hovlap|data_out[1]~3 half_overlap:hovlap|data_out[2]~5 } "NODE_NAME" } } { "half_overlap.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/half_overlap.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.418 ns half_overlap:hovlap\|data_out\[3\]~7 7 COMB LCCOMB_X54_Y48_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.418 ns; Loc. = LCCOMB_X54_Y48_N24; Fanout = 2; COMB Node = 'half_overlap:hovlap\|data_out\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { half_overlap:hovlap|data_out[2]~5 half_overlap:hovlap|data_out[3]~7 } "NODE_NAME" } } { "half_overlap.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/half_overlap.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.489 ns half_overlap:hovlap\|data_out\[4\]~9 8 COMB LCCOMB_X54_Y48_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.489 ns; Loc. = LCCOMB_X54_Y48_N26; Fanout = 2; COMB Node = 'half_overlap:hovlap\|data_out\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { half_overlap:hovlap|data_out[3]~7 half_overlap:hovlap|data_out[4]~9 } "NODE_NAME" } } { "half_overlap.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/half_overlap.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.560 ns half_overlap:hovlap\|data_out\[5\]~11 9 COMB LCCOMB_X54_Y48_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.560 ns; Loc. = LCCOMB_X54_Y48_N28; Fanout = 2; COMB Node = 'half_overlap:hovlap\|data_out\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { half_overlap:hovlap|data_out[4]~9 half_overlap:hovlap|data_out[5]~11 } "NODE_NAME" } } { "half_overlap.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/half_overlap.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 4.706 ns half_overlap:hovlap\|data_out\[6\]~13 10 COMB LCCOMB_X54_Y48_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.146 ns) = 4.706 ns; Loc. = LCCOMB_X54_Y48_N30; Fanout = 2; COMB Node = 'half_overlap:hovlap\|data_out\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { half_overlap:hovlap|data_out[5]~11 half_overlap:hovlap|data_out[6]~13 } "NODE_NAME" } } { "half_overlap.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/half_overlap.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.777 ns half_overlap:hovlap\|data_out\[7\]~15 11 COMB LCCOMB_X54_Y47_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.777 ns; Loc. = LCCOMB_X54_Y47_N0; Fanout = 2; COMB Node = 'half_overlap:hovlap\|data_out\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { half_overlap:hovlap|data_out[6]~13 half_overlap:hovlap|data_out[7]~15 } "NODE_NAME" } } { "half_overlap.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/half_overlap.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.848 ns half_overlap:hovlap\|data_out\[8\]~17 12 COMB LCCOMB_X54_Y47_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.848 ns; Loc. = LCCOMB_X54_Y47_N2; Fanout = 2; COMB Node = 'half_overlap:hovlap\|data_out\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { half_overlap:hovlap|data_out[7]~15 half_overlap:hovlap|data_out[8]~17 } "NODE_NAME" } } { "half_overlap.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/half_overlap.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.919 ns half_overlap:hovlap\|data_out\[9\]~19 13 COMB LCCOMB_X54_Y47_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.919 ns; Loc. = LCCOMB_X54_Y47_N4; Fanout = 2; COMB Node = 'half_overlap:hovlap\|data_out\[9\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { half_overlap:hovlap|data_out[8]~17 half_overlap:hovlap|data_out[9]~19 } "NODE_NAME" } } { "half_overlap.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/half_overlap.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.990 ns half_overlap:hovlap\|data_out\[10\]~21 14 COMB LCCOMB_X54_Y47_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.990 ns; Loc. = LCCOMB_X54_Y47_N6; Fanout = 2; COMB Node = 'half_overlap:hovlap\|data_out\[10\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { half_overlap:hovlap|data_out[9]~19 half_overlap:hovlap|data_out[10]~21 } "NODE_NAME" } } { "half_overlap.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/half_overlap.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.061 ns half_overlap:hovlap\|data_out\[11\]~23 15 COMB LCCOMB_X54_Y47_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.061 ns; Loc. = LCCOMB_X54_Y47_N8; Fanout = 2; COMB Node = 'half_overlap:hovlap\|data_out\[11\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { half_overlap:hovlap|data_out[10]~21 half_overlap:hovlap|data_out[11]~23 } "NODE_NAME" } } { "half_overlap.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/half_overlap.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.132 ns half_overlap:hovlap\|data_out\[12\]~25 16 COMB LCCOMB_X54_Y47_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.132 ns; Loc. = LCCOMB_X54_Y47_N10; Fanout = 2; COMB Node = 'half_overlap:hovlap\|data_out\[12\]~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { half_overlap:hovlap|data_out[11]~23 half_overlap:hovlap|data_out[12]~25 } "NODE_NAME" } } { "half_overlap.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/half_overlap.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.203 ns half_overlap:hovlap\|data_out\[13\]~27 17 COMB LCCOMB_X54_Y47_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.203 ns; Loc. = LCCOMB_X54_Y47_N12; Fanout = 2; COMB Node = 'half_overlap:hovlap\|data_out\[13\]~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { half_overlap:hovlap|data_out[12]~25 half_overlap:hovlap|data_out[13]~27 } "NODE_NAME" } } { "half_overlap.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/half_overlap.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.362 ns half_overlap:hovlap\|data_out\[14\]~29 18 COMB LCCOMB_X54_Y47_N14 1 " "Info: 18: + IC(0.000 ns) + CELL(0.159 ns) = 5.362 ns; Loc. = LCCOMB_X54_Y47_N14; Fanout = 1; COMB Node = 'half_overlap:hovlap\|data_out\[14\]~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { half_overlap:hovlap|data_out[13]~27 half_overlap:hovlap|data_out[14]~29 } "NODE_NAME" } } { "half_overlap.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/half_overlap.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.772 ns half_overlap:hovlap\|data_out\[15\]~30 19 COMB LCCOMB_X54_Y47_N16 1 " "Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 5.772 ns; Loc. = LCCOMB_X54_Y47_N16; Fanout = 1; COMB Node = 'half_overlap:hovlap\|data_out\[15\]~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { half_overlap:hovlap|data_out[14]~29 half_overlap:hovlap|data_out[15]~30 } "NODE_NAME" } } { "half_overlap.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/half_overlap.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.106 ns) 6.391 ns fifo5:ff5\|scfifo:scfifo_component\|scfifo_3r31:auto_generated\|a_dpfifo_a141:dpfifo\|dpram_bv01:FIFOram\|altsyncram_4vj1:altsyncram2\|ram_block3a0~porta_datain_reg15 20 MEM M4K_X55_Y47 1 " "Info: 20: + IC(0.513 ns) + CELL(0.106 ns) = 6.391 ns; Loc. = M4K_X55_Y47; Fanout = 1; MEM Node = 'fifo5:ff5\|scfifo:scfifo_component\|scfifo_3r31:auto_generated\|a_dpfifo_a141:dpfifo\|dpram_bv01:FIFOram\|altsyncram_4vj1:altsyncram2\|ram_block3a0~porta_datain_reg15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { half_overlap:hovlap|data_out[15]~30 fifo5:ff5|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~porta_datain_reg15 } "NODE_NAME" } } { "db/altsyncram_4vj1.tdf" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/db/altsyncram_4vj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.149 ns ( 80.57 % ) " "Info: Total cell delay = 5.149 ns ( 80.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.242 ns ( 19.43 % ) " "Info: Total interconnect delay = 1.242 ns ( 19.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|q_b[16] half_overlap:hovlap|Add0~1 half_overlap:hovlap|data_out[0]~1 half_overlap:hovlap|data_out[1]~3 half_overlap:hovlap|data_out[2]~5 half_overlap:hovlap|data_out[3]~7 half_overlap:hovlap|data_out[4]~9 half_overlap:hovlap|data_out[5]~11 half_overlap:hovlap|data_out[6]~13 half_overlap:hovlap|data_out[7]~15 half_overlap:hovlap|data_out[8]~17 half_overlap:hovlap|data_out[9]~19 half_overlap:hovlap|data_out[10]~21 half_overlap:hovlap|data_out[11]~23 half_overlap:hovlap|data_out[12]~25 half_overlap:hovlap|data_out[13]~27 half_overlap:hovlap|data_out[14]~29 half_overlap:hovlap|data_out[15]~30 fifo5:ff5|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~porta_datain_reg15 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~portb_address_reg0 {} fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|q_b[16] {} half_overlap:hovlap|Add0~1 {} half_overlap:hovlap|data_out[0]~1 {} half_overlap:hovlap|data_out[1]~3 {} half_overlap:hovlap|data_out[2]~5 {} half_overlap:hovlap|data_out[3]~7 {} half_overlap:hovlap|data_out[4]~9 {} half_overlap:hovlap|data_out[5]~11 {} half_overlap:hovlap|data_out[6]~13 {} half_overlap:hovlap|data_out[7]~15 {} half_overlap:hovlap|data_out[8]~17 {} half_overlap:hovlap|data_out[9]~19 {} half_overlap:hovlap|data_out[10]~21 {} half_overlap:hovlap|data_out[11]~23 {} half_overlap:hovlap|data_out[12]~25 {} half_overlap:hovlap|data_out[13]~27 {} half_overlap:hovlap|data_out[14]~29 {} half_overlap:hovlap|data_out[15]~30 {} fifo5:ff5|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~porta_datain_reg15 {} } { 0.000ns 0.000ns 0.729ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.513ns } { 0.000ns 2.991ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.931 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sistem.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/sistem.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 797 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 797; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "sistem.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/sistem.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.660 ns) 2.931 ns fifo5:ff5\|scfifo:scfifo_component\|scfifo_3r31:auto_generated\|a_dpfifo_a141:dpfifo\|dpram_bv01:FIFOram\|altsyncram_4vj1:altsyncram2\|ram_block3a0~porta_datain_reg15 3 MEM M4K_X55_Y47 1 " "Info: 3: + IC(1.168 ns) + CELL(0.660 ns) = 2.931 ns; Loc. = M4K_X55_Y47; Fanout = 1; MEM Node = 'fifo5:ff5\|scfifo:scfifo_component\|scfifo_3r31:auto_generated\|a_dpfifo_a141:dpfifo\|dpram_bv01:FIFOram\|altsyncram_4vj1:altsyncram2\|ram_block3a0~porta_datain_reg15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { clock~clkctrl fifo5:ff5|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~porta_datain_reg15 } "NODE_NAME" } } { "db/altsyncram_4vj1.tdf" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/db/altsyncram_4vj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.649 ns ( 56.26 % ) " "Info: Total cell delay = 1.649 ns ( 56.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.282 ns ( 43.74 % ) " "Info: Total interconnect delay = 1.282 ns ( 43.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { clock clock~clkctrl fifo5:ff5|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~porta_datain_reg15 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { clock {} clock~combout {} clock~clkctrl {} fifo5:ff5|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~porta_datain_reg15 {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.956 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sistem.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/sistem.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 797 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 797; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "sistem.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/sistem.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.689 ns) 2.956 ns fifo4b:ff4b\|scfifo:scfifo_component\|scfifo_3r31:auto_generated\|a_dpfifo_a141:dpfifo\|dpram_bv01:FIFOram\|altsyncram_4vj1:altsyncram2\|ram_block3a0~portb_address_reg0 3 MEM M4K_X55_Y46 32 " "Info: 3: + IC(1.164 ns) + CELL(0.689 ns) = 2.956 ns; Loc. = M4K_X55_Y46; Fanout = 32; MEM Node = 'fifo4b:ff4b\|scfifo:scfifo_component\|scfifo_3r31:auto_generated\|a_dpfifo_a141:dpfifo\|dpram_bv01:FIFOram\|altsyncram_4vj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { clock~clkctrl fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4vj1.tdf" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/db/altsyncram_4vj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 56.77 % ) " "Info: Total cell delay = 1.678 ns ( 56.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.278 ns ( 43.23 % ) " "Info: Total interconnect delay = 1.278 ns ( 43.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clock clock~clkctrl fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clock {} clock~combout {} clock~clkctrl {} fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.164ns } { 0.000ns 0.989ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { clock clock~clkctrl fifo5:ff5|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~porta_datain_reg15 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { clock {} clock~combout {} clock~clkctrl {} fifo5:ff5|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~porta_datain_reg15 {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clock clock~clkctrl fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clock {} clock~combout {} clock~clkctrl {} fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.164ns } { 0.000ns 0.989ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_4vj1.tdf" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/db/altsyncram_4vj1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_4vj1.tdf" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/db/altsyncram_4vj1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|q_b[16] half_overlap:hovlap|Add0~1 half_overlap:hovlap|data_out[0]~1 half_overlap:hovlap|data_out[1]~3 half_overlap:hovlap|data_out[2]~5 half_overlap:hovlap|data_out[3]~7 half_overlap:hovlap|data_out[4]~9 half_overlap:hovlap|data_out[5]~11 half_overlap:hovlap|data_out[6]~13 half_overlap:hovlap|data_out[7]~15 half_overlap:hovlap|data_out[8]~17 half_overlap:hovlap|data_out[9]~19 half_overlap:hovlap|data_out[10]~21 half_overlap:hovlap|data_out[11]~23 half_overlap:hovlap|data_out[12]~25 half_overlap:hovlap|data_out[13]~27 half_overlap:hovlap|data_out[14]~29 half_overlap:hovlap|data_out[15]~30 fifo5:ff5|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~porta_datain_reg15 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~portb_address_reg0 {} fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|q_b[16] {} half_overlap:hovlap|Add0~1 {} half_overlap:hovlap|data_out[0]~1 {} half_overlap:hovlap|data_out[1]~3 {} half_overlap:hovlap|data_out[2]~5 {} half_overlap:hovlap|data_out[3]~7 {} half_overlap:hovlap|data_out[4]~9 {} half_overlap:hovlap|data_out[5]~11 {} half_overlap:hovlap|data_out[6]~13 {} half_overlap:hovlap|data_out[7]~15 {} half_overlap:hovlap|data_out[8]~17 {} half_overlap:hovlap|data_out[9]~19 {} half_overlap:hovlap|data_out[10]~21 {} half_overlap:hovlap|data_out[11]~23 {} half_overlap:hovlap|data_out[12]~25 {} half_overlap:hovlap|data_out[13]~27 {} half_overlap:hovlap|data_out[14]~29 {} half_overlap:hovlap|data_out[15]~30 {} fifo5:ff5|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~porta_datain_reg15 {} } { 0.000ns 0.000ns 0.729ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.513ns } { 0.000ns 2.991ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.106ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { clock clock~clkctrl fifo5:ff5|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~porta_datain_reg15 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { clock {} clock~combout {} clock~clkctrl {} fifo5:ff5|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~porta_datain_reg15 {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clock clock~clkctrl fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clock {} clock~combout {} clock~clkctrl {} fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.164ns } { 0.000ns 0.989ns 0.000ns 0.689ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fifo3Re:f3re\|scfifo:scfifo_component\|scfifo_ns31:auto_generated\|a_dpfifo_u241:dpfifo\|dpram_ev01:FIFOram\|altsyncram_7vj1:altsyncram1\|ram_block2a0~porta_we_reg nioswrite clock 6.857 ns memory " "Info: tsu for memory \"fifo3Re:f3re\|scfifo:scfifo_component\|scfifo_ns31:auto_generated\|a_dpfifo_u241:dpfifo\|dpram_ev01:FIFOram\|altsyncram_7vj1:altsyncram1\|ram_block2a0~porta_we_reg\" (data pin = \"nioswrite\", clock pin = \"clock\") is 6.857 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.738 ns + Longest pin memory " "Info: + Longest pin to memory delay is 9.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns nioswrite 1 PIN PIN_AE24 10 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_AE24; Fanout = 10; PIN Node = 'nioswrite'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nioswrite } "NODE_NAME" } } { "sistem.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/sistem.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.716 ns) + CELL(0.420 ns) 6.956 ns fifo3Re:f3re\|scfifo:scfifo_component\|scfifo_ns31:auto_generated\|a_dpfifo_u241:dpfifo\|a_fefifo_t7f:fifo_state\|valid_wreq 2 COMB LCCOMB_X92_Y20_N18 44 " "Info: 2: + IC(5.716 ns) + CELL(0.420 ns) = 6.956 ns; Loc. = LCCOMB_X92_Y20_N18; Fanout = 44; COMB Node = 'fifo3Re:f3re\|scfifo:scfifo_component\|scfifo_ns31:auto_generated\|a_dpfifo_u241:dpfifo\|a_fefifo_t7f:fifo_state\|valid_wreq'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.136 ns" { nioswrite fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|a_fefifo_t7f:fifo_state|valid_wreq } "NODE_NAME" } } { "db/a_fefifo_t7f.tdf" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/db/a_fefifo_t7f.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.150 ns) + CELL(0.632 ns) 9.738 ns fifo3Re:f3re\|scfifo:scfifo_component\|scfifo_ns31:auto_generated\|a_dpfifo_u241:dpfifo\|dpram_ev01:FIFOram\|altsyncram_7vj1:altsyncram1\|ram_block2a0~porta_we_reg 3 MEM M4K_X84_Y10 0 " "Info: 3: + IC(2.150 ns) + CELL(0.632 ns) = 9.738 ns; Loc. = M4K_X84_Y10; Fanout = 0; MEM Node = 'fifo3Re:f3re\|scfifo:scfifo_component\|scfifo_ns31:auto_generated\|a_dpfifo_u241:dpfifo\|dpram_ev01:FIFOram\|altsyncram_7vj1:altsyncram1\|ram_block2a0~porta_we_reg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|a_fefifo_t7f:fifo_state|valid_wreq fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|dpram_ev01:FIFOram|altsyncram_7vj1:altsyncram1|ram_block2a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_7vj1.tdf" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/db/altsyncram_7vj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.872 ns ( 19.22 % ) " "Info: Total cell delay = 1.872 ns ( 19.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.866 ns ( 80.78 % ) " "Info: Total interconnect delay = 7.866 ns ( 80.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.738 ns" { nioswrite fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|a_fefifo_t7f:fifo_state|valid_wreq fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|dpram_ev01:FIFOram|altsyncram_7vj1:altsyncram1|ram_block2a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.738 ns" { nioswrite {} nioswrite~combout {} fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|a_fefifo_t7f:fifo_state|valid_wreq {} fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|dpram_ev01:FIFOram|altsyncram_7vj1:altsyncram1|ram_block2a0~porta_we_reg {} } { 0.000ns 0.000ns 5.716ns 2.150ns } { 0.000ns 0.820ns 0.420ns 0.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_7vj1.tdf" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/db/altsyncram_7vj1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.916 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sistem.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/sistem.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 797 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 797; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "sistem.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/sistem.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.661 ns) 2.916 ns fifo3Re:f3re\|scfifo:scfifo_component\|scfifo_ns31:auto_generated\|a_dpfifo_u241:dpfifo\|dpram_ev01:FIFOram\|altsyncram_7vj1:altsyncram1\|ram_block2a0~porta_we_reg 3 MEM M4K_X84_Y10 0 " "Info: 3: + IC(1.152 ns) + CELL(0.661 ns) = 2.916 ns; Loc. = M4K_X84_Y10; Fanout = 0; MEM Node = 'fifo3Re:f3re\|scfifo:scfifo_component\|scfifo_ns31:auto_generated\|a_dpfifo_u241:dpfifo\|dpram_ev01:FIFOram\|altsyncram_7vj1:altsyncram1\|ram_block2a0~porta_we_reg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { clock~clkctrl fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|dpram_ev01:FIFOram|altsyncram_7vj1:altsyncram1|ram_block2a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_7vj1.tdf" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/db/altsyncram_7vj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 56.58 % ) " "Info: Total cell delay = 1.650 ns ( 56.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.266 ns ( 43.42 % ) " "Info: Total interconnect delay = 1.266 ns ( 43.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { clock clock~clkctrl fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|dpram_ev01:FIFOram|altsyncram_7vj1:altsyncram1|ram_block2a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { clock {} clock~combout {} clock~clkctrl {} fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|dpram_ev01:FIFOram|altsyncram_7vj1:altsyncram1|ram_block2a0~porta_we_reg {} } { 0.000ns 0.000ns 0.114ns 1.152ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.738 ns" { nioswrite fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|a_fefifo_t7f:fifo_state|valid_wreq fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|dpram_ev01:FIFOram|altsyncram_7vj1:altsyncram1|ram_block2a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.738 ns" { nioswrite {} nioswrite~combout {} fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|a_fefifo_t7f:fifo_state|valid_wreq {} fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|dpram_ev01:FIFOram|altsyncram_7vj1:altsyncram1|ram_block2a0~porta_we_reg {} } { 0.000ns 0.000ns 5.716ns 2.150ns } { 0.000ns 0.820ns 0.420ns 0.632ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { clock clock~clkctrl fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|dpram_ev01:FIFOram|altsyncram_7vj1:altsyncram1|ram_block2a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { clock {} clock~combout {} clock~clkctrl {} fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|dpram_ev01:FIFOram|altsyncram_7vj1:altsyncram1|ram_block2a0~porta_we_reg {} } { 0.000ns 0.000ns 0.114ns 1.152ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock outmuxpreFFT\[21\] fifo1a:f1a\|scfifo:scfifo_component\|scfifo_ls31:auto_generated\|a_dpfifo_s241:dpfifo\|dpram_cv01:FIFOram\|altsyncram_6vj1:altsyncram2\|ram_block3a0~portb_address_reg0 16.453 ns memory " "Info: tco from clock \"clock\" to destination pin \"outmuxpreFFT\[21\]\" through memory \"fifo1a:f1a\|scfifo:scfifo_component\|scfifo_ls31:auto_generated\|a_dpfifo_s241:dpfifo\|dpram_cv01:FIFOram\|altsyncram_6vj1:altsyncram2\|ram_block3a0~portb_address_reg0\" is 16.453 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.933 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sistem.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/sistem.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 797 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 797; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "sistem.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/sistem.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.689 ns) 2.933 ns fifo1a:f1a\|scfifo:scfifo_component\|scfifo_ls31:auto_generated\|a_dpfifo_s241:dpfifo\|dpram_cv01:FIFOram\|altsyncram_6vj1:altsyncram2\|ram_block3a0~portb_address_reg0 3 MEM M4K_X84_Y11 32 " "Info: 3: + IC(1.141 ns) + CELL(0.689 ns) = 2.933 ns; Loc. = M4K_X84_Y11; Fanout = 32; MEM Node = 'fifo1a:f1a\|scfifo:scfifo_component\|scfifo_ls31:auto_generated\|a_dpfifo_s241:dpfifo\|dpram_cv01:FIFOram\|altsyncram_6vj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { clock~clkctrl fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram|altsyncram_6vj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6vj1.tdf" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/db/altsyncram_6vj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 57.21 % ) " "Info: Total cell delay = 1.678 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.255 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.255 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.933 ns" { clock clock~clkctrl fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram|altsyncram_6vj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.933 ns" { clock {} clock~combout {} clock~clkctrl {} fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram|altsyncram_6vj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.141ns } { 0.000ns 0.989ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_6vj1.tdf" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/db/altsyncram_6vj1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.311 ns + Longest memory pin " "Info: + Longest memory to pin delay is 13.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fifo1a:f1a\|scfifo:scfifo_component\|scfifo_ls31:auto_generated\|a_dpfifo_s241:dpfifo\|dpram_cv01:FIFOram\|altsyncram_6vj1:altsyncram2\|ram_block3a0~portb_address_reg0 1 MEM M4K_X84_Y11 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X84_Y11; Fanout = 32; MEM Node = 'fifo1a:f1a\|scfifo:scfifo_component\|scfifo_ls31:auto_generated\|a_dpfifo_s241:dpfifo\|dpram_cv01:FIFOram\|altsyncram_6vj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram|altsyncram_6vj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6vj1.tdf" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/db/altsyncram_6vj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns fifo1a:f1a\|scfifo:scfifo_component\|scfifo_ls31:auto_generated\|a_dpfifo_s241:dpfifo\|dpram_cv01:FIFOram\|altsyncram_6vj1:altsyncram2\|q_b\[21\] 2 MEM M4K_X84_Y11 2 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X84_Y11; Fanout = 2; MEM Node = 'fifo1a:f1a\|scfifo:scfifo_component\|scfifo_ls31:auto_generated\|a_dpfifo_s241:dpfifo\|dpram_cv01:FIFOram\|altsyncram_6vj1:altsyncram2\|q_b\[21\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram|altsyncram_6vj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram|altsyncram_6vj1:altsyncram2|q_b[21] } "NODE_NAME" } } { "db/altsyncram_6vj1.tdf" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/db/altsyncram_6vj1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.271 ns) 4.219 ns muxFIFO:mf\|outmuxFIFO\[21\]~53 3 COMB LCCOMB_X83_Y14_N20 2 " "Info: 3: + IC(0.957 ns) + CELL(0.271 ns) = 4.219 ns; Loc. = LCCOMB_X83_Y14_N20; Fanout = 2; COMB Node = 'muxFIFO:mf\|outmuxFIFO\[21\]~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram|altsyncram_6vj1:altsyncram2|q_b[21] muxFIFO:mf|outmuxFIFO[21]~53 } "NODE_NAME" } } { "muxFIFO.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/muxFIFO.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.438 ns) 4.929 ns muxpreFFT:mpFFT\|outmuxpreFFT\[21\]~53 4 COMB LCCOMB_X83_Y14_N6 3 " "Info: 4: + IC(0.272 ns) + CELL(0.438 ns) = 4.929 ns; Loc. = LCCOMB_X83_Y14_N6; Fanout = 3; COMB Node = 'muxpreFFT:mpFFT\|outmuxpreFFT\[21\]~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { muxFIFO:mf|outmuxFIFO[21]~53 muxpreFFT:mpFFT|outmuxpreFFT[21]~53 } "NODE_NAME" } } { "muxpreFFT.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/muxpreFFT.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.720 ns) + CELL(2.662 ns) 13.311 ns outmuxpreFFT\[21\] 5 PIN PIN_AD2 0 " "Info: 5: + IC(5.720 ns) + CELL(2.662 ns) = 13.311 ns; Loc. = PIN_AD2; Fanout = 0; PIN Node = 'outmuxpreFFT\[21\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.382 ns" { muxpreFFT:mpFFT|outmuxpreFFT[21]~53 outmuxpreFFT[21] } "NODE_NAME" } } { "sistem.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/sistem.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.362 ns ( 47.80 % ) " "Info: Total cell delay = 6.362 ns ( 47.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.949 ns ( 52.20 % ) " "Info: Total interconnect delay = 6.949 ns ( 52.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.311 ns" { fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram|altsyncram_6vj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram|altsyncram_6vj1:altsyncram2|q_b[21] muxFIFO:mf|outmuxFIFO[21]~53 muxpreFFT:mpFFT|outmuxpreFFT[21]~53 outmuxpreFFT[21] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.311 ns" { fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram|altsyncram_6vj1:altsyncram2|ram_block3a0~portb_address_reg0 {} fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram|altsyncram_6vj1:altsyncram2|q_b[21] {} muxFIFO:mf|outmuxFIFO[21]~53 {} muxpreFFT:mpFFT|outmuxpreFFT[21]~53 {} outmuxpreFFT[21] {} } { 0.000ns 0.000ns 0.957ns 0.272ns 5.720ns } { 0.000ns 2.991ns 0.271ns 0.438ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.933 ns" { clock clock~clkctrl fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram|altsyncram_6vj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.933 ns" { clock {} clock~combout {} clock~clkctrl {} fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram|altsyncram_6vj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.141ns } { 0.000ns 0.989ns 0.000ns 0.689ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.311 ns" { fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram|altsyncram_6vj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram|altsyncram_6vj1:altsyncram2|q_b[21] muxFIFO:mf|outmuxFIFO[21]~53 muxpreFFT:mpFFT|outmuxpreFFT[21]~53 outmuxpreFFT[21] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.311 ns" { fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram|altsyncram_6vj1:altsyncram2|ram_block3a0~portb_address_reg0 {} fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram|altsyncram_6vj1:altsyncram2|q_b[21] {} muxFIFO:mf|outmuxFIFO[21]~53 {} muxpreFFT:mpFFT|outmuxpreFFT[21]~53 {} outmuxpreFFT[21] {} } { 0.000ns 0.000ns 0.957ns 0.272ns 5.720ns } { 0.000ns 2.991ns 0.271ns 0.438ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter2Re:c2Re\|q_dat\[5\] reset clock -1.741 ns register " "Info: th for register \"counter2Re:c2Re\|q_dat\[5\]\" (data pin = \"reset\", clock pin = \"clock\") is -1.741 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.885 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sistem.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/sistem.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 797 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 797; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "sistem.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/sistem.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.537 ns) 2.885 ns counter2Re:c2Re\|q_dat\[5\] 3 REG LCFF_X81_Y20_N17 2 " "Info: 3: + IC(1.245 ns) + CELL(0.537 ns) = 2.885 ns; Loc. = LCFF_X81_Y20_N17; Fanout = 2; REG Node = 'counter2Re:c2Re\|q_dat\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { clock~clkctrl counter2Re:c2Re|q_dat[5] } "NODE_NAME" } } { "counter2Re.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/counter2Re.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.89 % ) " "Info: Total cell delay = 1.526 ns ( 52.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.359 ns ( 47.11 % ) " "Info: Total interconnect delay = 1.359 ns ( 47.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { clock clock~clkctrl counter2Re:c2Re|q_dat[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { clock {} clock~combout {} clock~clkctrl {} counter2Re:c2Re|q_dat[5] {} } { 0.000ns 0.000ns 0.114ns 1.245ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "counter2Re.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/counter2Re.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.892 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns reset 1 PIN PIN_T3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T3; Fanout = 2; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "sistem.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/sistem.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.715 ns) + CELL(0.438 ns) 4.142 ns counter2Re:c2Re\|q_dat\[2\]~32 2 COMB LCCOMB_X81_Y20_N4 6 " "Info: 2: + IC(2.715 ns) + CELL(0.438 ns) = 4.142 ns; Loc. = LCCOMB_X81_Y20_N4; Fanout = 6; COMB Node = 'counter2Re:c2Re\|q_dat\[2\]~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.153 ns" { reset counter2Re:c2Re|q_dat[2]~32 } "NODE_NAME" } } { "counter2Re.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/counter2Re.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.510 ns) 4.892 ns counter2Re:c2Re\|q_dat\[5\] 3 REG LCFF_X81_Y20_N17 2 " "Info: 3: + IC(0.240 ns) + CELL(0.510 ns) = 4.892 ns; Loc. = LCFF_X81_Y20_N17; Fanout = 2; REG Node = 'counter2Re:c2Re\|q_dat\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { counter2Re:c2Re|q_dat[2]~32 counter2Re:c2Re|q_dat[5] } "NODE_NAME" } } { "counter2Re.v" "" { Text "C:/Documents and Settings/abduh/My Documents/quartus_project/Copy of STATE MACHINE SEDANG DI CEK/counter2Re.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.937 ns ( 39.60 % ) " "Info: Total cell delay = 1.937 ns ( 39.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.955 ns ( 60.40 % ) " "Info: Total interconnect delay = 2.955 ns ( 60.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.892 ns" { reset counter2Re:c2Re|q_dat[2]~32 counter2Re:c2Re|q_dat[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.892 ns" { reset {} reset~combout {} counter2Re:c2Re|q_dat[2]~32 {} counter2Re:c2Re|q_dat[5] {} } { 0.000ns 0.000ns 2.715ns 0.240ns } { 0.000ns 0.989ns 0.438ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { clock clock~clkctrl counter2Re:c2Re|q_dat[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { clock {} clock~combout {} clock~clkctrl {} counter2Re:c2Re|q_dat[5] {} } { 0.000ns 0.000ns 0.114ns 1.245ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.892 ns" { reset counter2Re:c2Re|q_dat[2]~32 counter2Re:c2Re|q_dat[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.892 ns" { reset {} reset~combout {} counter2Re:c2Re|q_dat[2]~32 {} counter2Re:c2Re|q_dat[5] {} } { 0.000ns 0.000ns 2.715ns 0.240ns } { 0.000ns 0.989ns 0.438ns 0.510ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "146 " "Info: Peak virtual memory: 146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 29 12:59:49 2012 " "Info: Processing ended: Sat Dec 29 12:59:49 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
