##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for SPI_IMU_IntClock
		4.3::Critical Path Report for UART_IntClock
		4.4::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. timer_clock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.4::Critical Path Report for (SPI_IMU_IntClock:R vs. SPI_IMU_IntClock:R)
		5.5::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.6::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK                  | Frequency: 55.72 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: SPI_IMU_IntClock           | Frequency: 62.23 MHz  | Target: 24.00 MHz  | 
Clock: UART_IntClock              | Frequency: 50.85 MHz  | Target: 0.46 MHz   | 
Clock: timer_clock                | Frequency: 47.50 MHz  | Target: 1.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK         CyBUS_CLK         41666.7          33801       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         UART_IntClock     41666.7          25125       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         timer_clock       41666.7          23719       N/A              N/A         N/A              N/A         N/A              N/A         
SPI_IMU_IntClock  SPI_IMU_IntClock  41666.7          25598       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock     UART_IntClock     2.16667e+006     2146999     N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock       timer_clock       1e+006           978947      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase    
---------------  ------------  ------------------  
MISO_SDO(0)_PAD  22049         SPI_IMU_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase    
-------------------  ------------  ------------------  
ChipSelect_1(0)_PAD  29731         CyBUS_CLK:R         
ChipSelect_1(0)_PAD  29200         SPI_IMU_IntClock:R  
ChipSelect_2(0)_PAD  30814         CyBUS_CLK:R         
ChipSelect_2(0)_PAD  30298         SPI_IMU_IntClock:R  
MOSI_SDA(0)_PAD      24956         SPI_IMU_IntClock:R  
SCLK(0)_PAD          23090         SPI_IMU_IntClock:R  
Tx_1(0)_PAD          31096         UART_IntClock:R     


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 55.72 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER_REG:Sync:ctrl_reg\/control_0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 23719p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -4230
---------------------------------------------------   ----- 
End-of-path required time (ps)                        37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13718
-------------------------------------   ----- 
End-of-path arrival time (ps)           13718
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MY_TIMER_REG:Sync:ctrl_reg\/busclk                         controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MY_TIMER_REG:Sync:ctrl_reg\/control_0         controlcell3    2050   2050  23719  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_2  datapathcell5   3238   5288  23719  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  10418  23719  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  10418  23719  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3300  13718  23719  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  13718  23719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for SPI_IMU_IntClock
**********************************************
Clock: SPI_IMU_IntClock
Frequency: 62.23 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 25598p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13219
-------------------------------------   ----- 
End-of-path arrival time (ps)           13219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3   count7cell      1940   1940  25598  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/main_1  macrocell1      5004   6944  25598  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/q       macrocell1      3350  10294  25598  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   2925  13219  25598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 50.85 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146999p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14307
-------------------------------------   ----- 
End-of-path arrival time (ps)           14307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q            macrocell32   1250   1250  2146999  RISE       1
\UART:BUART:rx_counter_load\/main_1  macrocell10   7395   8645  2146999  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell10   3350  11995  2146999  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  14307  2146999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 47.50 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 978947p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16823
-------------------------------------   ----- 
End-of-path arrival time (ps)           16823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3683   8393  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  13523  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  13523  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3300  16823  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  16823  978947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_FF:Sync:ctrl_reg\/control_0
Path End       : cy_srff_1/main_2
Capture Clock  : cy_srff_1/clock_0
Path slack     : 33801p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_FF:Sync:ctrl_reg\/busclk                             controlcell1        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\RESET_FF:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  33801  RISE       1
cy_srff_1/main_2                    macrocell25    2305   4355  33801  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell25         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. timer_clock:R)
*************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER_REG:Sync:ctrl_reg\/control_0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 23719p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -4230
---------------------------------------------------   ----- 
End-of-path required time (ps)                        37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13718
-------------------------------------   ----- 
End-of-path arrival time (ps)           13718
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MY_TIMER_REG:Sync:ctrl_reg\/busclk                         controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MY_TIMER_REG:Sync:ctrl_reg\/control_0         controlcell3    2050   2050  23719  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_2  datapathcell5   3238   5288  23719  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  10418  23719  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  10418  23719  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3300  13718  23719  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  13718  23719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25125p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13072
-------------------------------------   ----- 
End-of-path arrival time (ps)           13072
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2009   2009  25125  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell11     5471   7480  25125  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell11     3350  10830  25125  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2242  13072  25125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (SPI_IMU_IntClock:R vs. SPI_IMU_IntClock:R)
*************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 25598p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13219
-------------------------------------   ----- 
End-of-path arrival time (ps)           13219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3   count7cell      1940   1940  25598  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/main_1  macrocell1      5004   6944  25598  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/q       macrocell1      3350  10294  25598  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   2925  13219  25598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1


5.5::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 978947p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16823
-------------------------------------   ----- 
End-of-path arrival time (ps)           16823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3683   8393  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  13523  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  13523  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3300  16823  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  16823  978947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1


5.6::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146999p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14307
-------------------------------------   ----- 
End-of-path arrival time (ps)           14307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q            macrocell32   1250   1250  2146999  RISE       1
\UART:BUART:rx_counter_load\/main_1  macrocell10   7395   8645  2146999  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell10   3350  11995  2146999  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  14307  2146999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER_REG:Sync:ctrl_reg\/control_0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 23719p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -4230
---------------------------------------------------   ----- 
End-of-path required time (ps)                        37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13718
-------------------------------------   ----- 
End-of-path arrival time (ps)           13718
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MY_TIMER_REG:Sync:ctrl_reg\/busclk                         controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MY_TIMER_REG:Sync:ctrl_reg\/control_0         controlcell3    2050   2050  23719  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_2  datapathcell5   3238   5288  23719  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  10418  23719  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  10418  23719  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3300  13718  23719  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  13718  23719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25125p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13072
-------------------------------------   ----- 
End-of-path arrival time (ps)           13072
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2009   2009  25125  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell11     5471   7480  25125  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell11     3350  10830  25125  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2242  13072  25125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 25598p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13219
-------------------------------------   ----- 
End-of-path arrival time (ps)           13219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3   count7cell      1940   1940  25598  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/main_1  macrocell1      5004   6944  25598  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/q       macrocell1      3350  10294  25598  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   2925  13219  25598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 26532p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -8480
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   33187

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6654
-------------------------------------   ---- 
End-of-path arrival time (ps)           6654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q            macrocell21     1250   1250  26532  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   5404   6654  26532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 26968p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -8480
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   33187

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6219
-------------------------------------   ---- 
End-of-path arrival time (ps)           6219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_1\/q            macrocell20     1250   1250  26968  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   4969   6219  26968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_IMU:BSPIM:TxStsReg\/clock
Path slack     : 26995p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14172
-------------------------------------   ----- 
End-of-path arrival time (ps)           14172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q           macrocell21    1250   1250  26532  RISE       1
\SPI_IMU:BSPIM:tx_status_0\/main_2  macrocell2     7257   8507  26995  RISE       1
\SPI_IMU:BSPIM:tx_status_0\/q       macrocell2     3350  11857  26995  RISE       1
\SPI_IMU:BSPIM:TxStsReg\/status_0   statusicell1   2314  14172  26995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:TxStsReg\/clock                             statusicell1        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER_REG:Sync:ctrl_reg\/control_0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27019p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -4230
---------------------------------------------------   ----- 
End-of-path required time (ps)                        37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10418
-------------------------------------   ----- 
End-of-path arrival time (ps)           10418
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MY_TIMER_REG:Sync:ctrl_reg\/busclk                         controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MY_TIMER_REG:Sync:ctrl_reg\/control_0         controlcell3    2050   2050  23719  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_2  datapathcell5   3238   5288  23719  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  10418  23719  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  10418  27019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 27463p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -8480
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   33187

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_2\/q            macrocell19     1250   1250  27463  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   4474   5724  27463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI_IMU:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_IMU:BSPIM:RxStsReg\/clock
Path slack     : 27749p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13417
-------------------------------------   ----- 
End-of-path arrival time (ps)           13417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  27749  RISE       1
\SPI_IMU:BSPIM:rx_status_6\/main_5          macrocell4      4153   7733  27749  RISE       1
\SPI_IMU:BSPIM:rx_status_6\/q               macrocell4      3350  11083  27749  RISE       1
\SPI_IMU:BSPIM:RxStsReg\/status_6           statusicell2    2335  13417  27749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:RxStsReg\/clock                             statusicell2        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI_IMU:BSPIM:TxStsReg\/clock
Path slack     : 28561p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12605
-------------------------------------   ----- 
End-of-path arrival time (ps)           12605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3   count7cell     1940   1940  25598  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/main_1  macrocell1     5004   6944  25598  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/q       macrocell1     3350  10294  25598  RISE       1
\SPI_IMU:BSPIM:TxStsReg\/status_3    statusicell1   2312  12605  28561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:TxStsReg\/clock                             statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 29035p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9122
-------------------------------------   ---- 
End-of-path arrival time (ps)           9122
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4       2009   2009  25125  RISE       1
\UART:BUART:pollcount_0\/main_0  macrocell39   7113   9122  29035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER_REG:Sync:ctrl_reg\/control_0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_2
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 29225p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -6060
---------------------------------------------------   ----- 
End-of-path required time (ps)                        35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6382
-------------------------------------   ---- 
End-of-path arrival time (ps)           6382
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MY_TIMER_REG:Sync:ctrl_reg\/busclk                         controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MY_TIMER_REG:Sync:ctrl_reg\/control_0         controlcell3    2050   2050  23719  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_2  datapathcell7   4332   6382  29225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:state_1\/main_2
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 29233p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8923
-------------------------------------   ---- 
End-of-path arrival time (ps)           8923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q       macrocell21   1250   1250  26532  RISE       1
\SPI_IMU:BSPIM:state_1\/main_2  macrocell20   7673   8923  29233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:state_0\/main_1
Capture Clock  : \SPI_IMU:BSPIM:state_0\/clock_0
Path slack     : 29260p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8896
-------------------------------------   ---- 
End-of-path arrival time (ps)           8896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_1\/q       macrocell20   1250   1250  26968  RISE       1
\SPI_IMU:BSPIM:state_0\/main_1  macrocell21   7646   8896  29260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:state_2\/main_2
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 29666p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8490
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q       macrocell21   1250   1250  26532  RISE       1
\SPI_IMU:BSPIM:state_2\/main_2  macrocell19   7240   8490  29666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_IMU:BSPIM:state_1\/main_8
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 29740p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8416
-------------------------------------   ---- 
End-of-path arrival time (ps)           8416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  29740  RISE       1
\SPI_IMU:BSPIM:state_1\/main_8              macrocell20     4836   8416  29740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_IMU:BSPIM:state_2\/main_8
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 29745p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8412
-------------------------------------   ---- 
End-of-path arrival time (ps)           8412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  29740  RISE       1
\SPI_IMU:BSPIM:state_2\/main_8              macrocell19     4832   8412  29745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : Net_390/main_1
Capture Clock  : Net_390/clock_0
Path slack     : 29804p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8352
-------------------------------------   ---- 
End-of-path arrival time (ps)           8352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_1\/q  macrocell20   1250   1250  26968  RISE       1
Net_390/main_1             macrocell22   7102   8352  29804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_390/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 29944p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8213
-------------------------------------   ---- 
End-of-path arrival time (ps)           8213
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4       2009   2009  25125  RISE       1
\UART:BUART:pollcount_1\/main_0  macrocell38   6204   8213  29944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : Net_3/main_1
Capture Clock  : Net_3/clock_0
Path slack     : 30196p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7961
-------------------------------------   ---- 
End-of-path arrival time (ps)           7961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_1\/q  macrocell20   1250   1250  26968  RISE       1
Net_3/main_1               macrocell17   6711   7961  30196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3/clock_0                                              macrocell17         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:load_cond\/main_1
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 30196p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7961
-------------------------------------   ---- 
End-of-path arrival time (ps)           7961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_1\/q         macrocell20   1250   1250  26968  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_1  macrocell23   6711   7961  30196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER_REG:Sync:ctrl_reg\/control_0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_2
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 30316p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -6060
---------------------------------------------------   ----- 
End-of-path required time (ps)                        35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5290
-------------------------------------   ---- 
End-of-path arrival time (ps)           5290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MY_TIMER_REG:Sync:ctrl_reg\/busclk                         controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MY_TIMER_REG:Sync:ctrl_reg\/control_0         controlcell3    2050   2050  23719  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_2  datapathcell6   3240   5290  30316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER_REG:Sync:ctrl_reg\/control_0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_2
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 30319p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -6060
---------------------------------------------------   ----- 
End-of-path required time (ps)                        35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5288
-------------------------------------   ---- 
End-of-path arrival time (ps)           5288
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MY_TIMER_REG:Sync:ctrl_reg\/busclk                         controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MY_TIMER_REG:Sync:ctrl_reg\/control_0         controlcell3    2050   2050  23719  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_2  datapathcell5   3238   5288  30319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_2/main_4
Capture Clock  : Net_2/clock_0
Path slack     : 30484p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7673
-------------------------------------   ---- 
End-of-path arrival time (ps)           7673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   5360   5360  30484  RISE       1
Net_2/main_4                       macrocell18     2313   7673  30484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell18         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : Net_2/main_3
Capture Clock  : Net_2/clock_0
Path slack     : 30493p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7663
-------------------------------------   ---- 
End-of-path arrival time (ps)           7663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q  macrocell21   1250   1250  26532  RISE       1
Net_2/main_3               macrocell18   6413   7663  30493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell18         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 30656p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7501
-------------------------------------   ---- 
End-of-path arrival time (ps)           7501
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell4       2009   2009  25125  RISE       1
\UART:BUART:rx_state_0\/main_0  macrocell32   5492   7501  30656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 30656p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7501
-------------------------------------   ---- 
End-of-path arrival time (ps)           7501
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell4       2009   2009  25125  RISE       1
\UART:BUART:rx_state_2\/main_0  macrocell35   5492   7501  30656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 30656p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7501
-------------------------------------   ---- 
End-of-path arrival time (ps)           7501
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell4       2009   2009  25125  RISE       1
\UART:BUART:rx_last\/main_0  macrocell41   5492   7501  30656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell41         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 30677p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7480
-------------------------------------   ---- 
End-of-path arrival time (ps)           7480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4       2009   2009  25125  RISE       1
\UART:BUART:rx_status_3\/main_0  macrocell40   5471   7480  30677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:state_1\/main_4
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 30706p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7450
-------------------------------------   ---- 
End-of-path arrival time (ps)           7450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25598  RISE       1
\SPI_IMU:BSPIM:state_1\/main_4      macrocell20   5510   7450  30706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:state_1\/main_7
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 30821p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26153  RISE       1
\SPI_IMU:BSPIM:state_1\/main_7      macrocell20   5395   7335  30821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : Net_2/main_2
Capture Clock  : Net_2/clock_0
Path slack     : 31000p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7157
-------------------------------------   ---- 
End-of-path arrival time (ps)           7157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_1\/q  macrocell20   1250   1250  26968  RISE       1
Net_2/main_2               macrocell18   5907   7157  31000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell18         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : Net_3/main_0
Capture Clock  : Net_3/clock_0
Path slack     : 31029p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7127
-------------------------------------   ---- 
End-of-path arrival time (ps)           7127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_2\/q  macrocell19   1250   1250  27463  RISE       1
Net_3/main_0               macrocell17   5877   7127  31029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3/clock_0                                              macrocell17         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:load_cond\/main_0
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 31032p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7125
-------------------------------------   ---- 
End-of-path arrival time (ps)           7125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_2\/q         macrocell19   1250   1250  27463  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_0  macrocell23   5875   7125  31032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 31036p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7121
-------------------------------------   ---- 
End-of-path arrival time (ps)           7121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q          macrocell21   1250   1250  26532  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_2  macrocell24   5871   7121  31036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : Net_390/main_0
Capture Clock  : Net_390/clock_0
Path slack     : 31057p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7099
-------------------------------------   ---- 
End-of-path arrival time (ps)           7099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_2\/q  macrocell19   1250   1250  27463  RISE       1
Net_390/main_0             macrocell22   5849   7099  31057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_390/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:state_0\/main_0
Capture Clock  : \SPI_IMU:BSPIM:state_0\/clock_0
Path slack     : 31060p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_2\/q       macrocell19   1250   1250  27463  RISE       1
\SPI_IMU:BSPIM:state_0\/main_0  macrocell21   5847   7097  31060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:state_2\/main_4
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 31227p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6930
-------------------------------------   ---- 
End-of-path arrival time (ps)           6930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25598  RISE       1
\SPI_IMU:BSPIM:state_2\/main_4      macrocell19   4990   6930  31227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:state_2\/main_3
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 31275p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6882
-------------------------------------   ---- 
End-of-path arrival time (ps)           6882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26232  RISE       1
\SPI_IMU:BSPIM:state_2\/main_3      macrocell19   4942   6882  31275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_IMU:BSPIM:state_0\/main_8
Capture Clock  : \SPI_IMU:BSPIM:state_0\/clock_0
Path slack     : 31378p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6779
-------------------------------------   ---- 
End-of-path arrival time (ps)           6779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  29740  RISE       1
\SPI_IMU:BSPIM:state_0\/main_8              macrocell21     3199   6779  31378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 31547p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_1\/q          macrocell20   1250   1250  26968  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_1  macrocell24   5360   6610  31547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:state_2\/main_7
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 31783p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6374
-------------------------------------   ---- 
End-of-path arrival time (ps)           6374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26153  RISE       1
\SPI_IMU:BSPIM:state_2\/main_7      macrocell19   4434   6374  31783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:load_cond\/main_4
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 31865p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6292
-------------------------------------   ---- 
End-of-path arrival time (ps)           6292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25598  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_4    macrocell23   4352   6292  31865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:state_0\/main_4
Capture Clock  : \SPI_IMU:BSPIM:state_0\/clock_0
Path slack     : 32036p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6120
-------------------------------------   ---- 
End-of-path arrival time (ps)           6120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25598  RISE       1
\SPI_IMU:BSPIM:state_0\/main_4      macrocell21   4180   6120  32036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:state_0\/main_2
Capture Clock  : \SPI_IMU:BSPIM:state_0\/clock_0
Path slack     : 32132p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q       macrocell21   1250   1250  26532  RISE       1
\SPI_IMU:BSPIM:state_0\/main_2  macrocell21   4775   6025  32132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:state_1\/main_3
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 32281p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5876
-------------------------------------   ---- 
End-of-path arrival time (ps)           5876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26232  RISE       1
\SPI_IMU:BSPIM:state_1\/main_3      macrocell20   3936   5876  32281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 32310p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5847
-------------------------------------   ---- 
End-of-path arrival time (ps)           5847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25598  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_4   macrocell24   3907   5847  32310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : Net_2/main_1
Capture Clock  : Net_2/clock_0
Path slack     : 32454p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_2\/q  macrocell19   1250   1250  27463  RISE       1
Net_2/main_1               macrocell18   4452   5702  32454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell18         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 32461p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5696
-------------------------------------   ---- 
End-of-path arrival time (ps)           5696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_2\/q          macrocell19   1250   1250  27463  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_0  macrocell24   4446   5696  32461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:load_cond\/main_7
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 32518p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26153  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_7    macrocell23   3698   5638  32518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:state_2\/main_5
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 32634p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  27014  RISE       1
\SPI_IMU:BSPIM:state_2\/main_5      macrocell19   3583   5523  32634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:state_2\/main_6
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 32636p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27018  RISE       1
\SPI_IMU:BSPIM:state_2\/main_6      macrocell19   3581   5521  32636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:state_1\/main_5
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 32639p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  27014  RISE       1
\SPI_IMU:BSPIM:state_1\/main_5      macrocell20   3578   5518  32639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:state_1\/main_6
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 32644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27018  RISE       1
\SPI_IMU:BSPIM:state_1\/main_6      macrocell20   3573   5513  32644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : Net_3/main_2
Capture Clock  : Net_3/clock_0
Path slack     : 32681p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q  macrocell21   1250   1250  26532  RISE       1
Net_3/main_2               macrocell17   4226   5476  32681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3/clock_0                                              macrocell17         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:load_cond\/main_3
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 32696p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26232  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_3    macrocell23   3520   5460  32696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:load_cond\/main_5
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 32699p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  27014  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_5    macrocell23   3518   5458  32699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:load_cond\/main_6
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 32701p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5456
-------------------------------------   ---- 
End-of-path arrival time (ps)           5456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27018  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_6    macrocell23   3516   5456  32701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:state_0\/main_3
Capture Clock  : \SPI_IMU:BSPIM:state_0\/clock_0
Path slack     : 32710p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26232  RISE       1
\SPI_IMU:BSPIM:state_0\/main_3      macrocell21   3507   5447  32710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:state_0\/main_5
Capture Clock  : \SPI_IMU:BSPIM:state_0\/clock_0
Path slack     : 32713p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  27014  RISE       1
\SPI_IMU:BSPIM:state_0\/main_5      macrocell21   3504   5444  32713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:state_0\/main_6
Capture Clock  : \SPI_IMU:BSPIM:state_0\/clock_0
Path slack     : 32716p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27018  RISE       1
\SPI_IMU:BSPIM:state_0\/main_6      macrocell21   3501   5441  32716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:state_0\/main_7
Capture Clock  : \SPI_IMU:BSPIM:state_0\/clock_0
Path slack     : 32828p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26153  RISE       1
\SPI_IMU:BSPIM:state_0\/main_7      macrocell21   3389   5329  32828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:load_cond\/main_2
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 33348p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q         macrocell21   1250   1250  26532  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_2  macrocell23   3559   4809  33348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : Net_390/main_2
Capture Clock  : Net_390/clock_0
Path slack     : 33356p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4801
-------------------------------------   ---- 
End-of-path arrival time (ps)           4801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q  macrocell21   1250   1250  26532  RISE       1
Net_390/main_2             macrocell22   3551   4801  33356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_390/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2/q
Path End       : Net_2/main_0
Capture Clock  : Net_2/clock_0
Path slack     : 33429p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell18         0      0  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
Net_2/q       macrocell18   1250   1250  33429  RISE       1
Net_2/main_0  macrocell18   3477   4727  33429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell18         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:state_1\/main_1
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 33520p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_1\/q       macrocell20   1250   1250  26968  RISE       1
\SPI_IMU:BSPIM:state_1\/main_1  macrocell20   3386   4636  33520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:state_2\/main_1
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 33520p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_1\/q       macrocell20   1250   1250  26968  RISE       1
\SPI_IMU:BSPIM:state_2\/main_1  macrocell19   3386   4636  33520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 33551p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26153  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_7   macrocell24   2665   4605  33551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:state_1\/main_0
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 33649p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_2\/q       macrocell19   1250   1250  27463  RISE       1
\SPI_IMU:BSPIM:state_1\/main_0  macrocell20   3258   4508  33649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:state_2\/main_0
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 33681p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_2\/q       macrocell19   1250   1250  27463  RISE       1
\SPI_IMU:BSPIM:state_2\/main_0  macrocell19   3226   4476  33681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:cnt_enable\/q
Path End       : \SPI_IMU:BSPIM:BitCounter\/enable
Capture Clock  : \SPI_IMU:BSPIM:BitCounter\/clock
Path slack     : 33760p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -4060
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:cnt_enable\/q       macrocell24   1250   1250  33760  RISE       1
\SPI_IMU:BSPIM:BitCounter\/enable  count7cell    2597   3847  33760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_FF:Sync:ctrl_reg\/control_0
Path End       : cy_srff_1/main_2
Capture Clock  : cy_srff_1/clock_0
Path slack     : 33801p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_FF:Sync:ctrl_reg\/busclk                             controlcell1        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\RESET_FF:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  33801  RISE       1
cy_srff_1/main_2                    macrocell25    2305   4355  33801  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 33898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26232  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_3   macrocell24   2319   4259  33898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 33902p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  27014  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_5   macrocell24   2315   4255  33902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 33906p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27018  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_6   macrocell24   2311   4251  33906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : cy_srff_1/main_1
Capture Clock  : cy_srff_1/clock_0
Path slack     : 34214p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell      1020   1020  34214  RISE       1
cy_srff_1/main_1              macrocell25   2923   3943  34214  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_390/q
Path End       : Net_390/main_3
Capture Clock  : Net_390/clock_0
Path slack     : 34315p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_390/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_390/q       macrocell22   1250   1250  34315  RISE       1
Net_390/main_3  macrocell22   2592   3842  34315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_390/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:cnt_enable\/q
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 34327p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:cnt_enable\/q       macrocell24   1250   1250  33760  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_8  macrocell24   2579   3829  34327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : cy_srff_1/main_0
Capture Clock  : cy_srff_1/clock_0
Path slack     : 34330p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q       macrocell25   1250   1250  34330  RISE       1
cy_srff_1/main_0  macrocell25   2577   3827  34330  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:load_cond\/q
Path End       : \SPI_IMU:BSPIM:load_cond\/main_8
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 34598p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:load_cond\/q       macrocell23   1250   1250  34598  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_8  macrocell23   2309   3559  34598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER_REG:Sync:ctrl_reg\/control_0
Path End       : \MY_TIMER:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \MY_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35272p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6395
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MY_TIMER_REG:Sync:ctrl_reg\/busclk                         controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\MY_TIMER_REG:Sync:ctrl_reg\/control_0   controlcell3   2050   2050  23719  RISE       1
\MY_TIMER:TimerUDB:rstSts:stsreg\/reset  statusicell5   4345   6395  35272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:rstSts:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 985547p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3683   8393  985547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 985549p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8391
-------------------------------------   ---- 
End-of-path arrival time (ps)           8391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell6   3681   8391  985549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \MY_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 986536p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12964
-------------------------------------   ----- 
End-of-path arrival time (ps)           12964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0       datapathcell5    760    760  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell6      0    760  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0       datapathcell6   1210   1970  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell7      0   1970  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell7   2740   4710  978947  RISE       1
\MY_TIMER:TimerUDB:status_tc\/main_1         macrocell14     2596   7306  986536  RISE       1
\MY_TIMER:TimerUDB:status_tc\/q              macrocell14     3350  10656  986536  RISE       1
\MY_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell5    2308  12964  986536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:rstSts:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 986637p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7303
-------------------------------------   ---- 
End-of-path arrival time (ps)           7303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  978947  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell7   2593   7303  986637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 989006p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  982406  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   3724   4934  989006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 989033p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  982406  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell6   3697   4907  989033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 989951p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  982406  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell7   2779   3989  989951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146999p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14307
-------------------------------------   ----- 
End-of-path arrival time (ps)           14307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q            macrocell32   1250   1250  2146999  RISE       1
\UART:BUART:rx_counter_load\/main_1  macrocell10   7395   8645  2146999  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell10   3350  11995  2146999  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  14307  2146999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148053p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12424
-------------------------------------   ----- 
End-of-path arrival time (ps)           12424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q                      macrocell29     1250   1250  2148053  RISE       1
\UART:BUART:counter_load_not\/main_3           macrocell7      5522   6772  2148053  RISE       1
\UART:BUART:counter_load_not\/q                macrocell7      3350  10122  2148053  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2302  12424  2148053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2151939p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14228
-------------------------------------   ----- 
End-of-path arrival time (ps)           14228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  2151939  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell12     2840   6420  2151939  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell12     3350   9770  2151939  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell4    4458  14228  2151939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8400
-------------------------------------   ---- 
End-of-path arrival time (ps)           8400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell32     1250   1250  2146999  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   7150   8400  2152256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2152937p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10219
-------------------------------------   ----- 
End-of-path arrival time (ps)           10219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell32   1250   1250  2146999  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell34   8969  10219  2152937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153050p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7607
-------------------------------------   ---- 
End-of-path arrival time (ps)           7607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell31     1250   1250  2150517  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   6357   7607  2153050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2153240p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12927
-------------------------------------   ----- 
End-of-path arrival time (ps)           12927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q        macrocell27    1250   1250  2149624  RISE       1
\UART:BUART:tx_status_0\/main_0  macrocell8     6011   7261  2153240  RISE       1
\UART:BUART:tx_status_0\/q       macrocell8     3350  10611  2153240  RISE       1
\UART:BUART:sTX:TxSts\/status_0  statusicell3   2315  12927  2153240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153455p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7202
-------------------------------------   ---- 
End-of-path arrival time (ps)           7202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell36     1250   1250  2153455  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   5952   7202  2153455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154094p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6563
-------------------------------------   ---- 
End-of-path arrival time (ps)           6563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell27     1250   1250  2149624  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   5313   6563  2154094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2154738p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8419
-------------------------------------   ---- 
End-of-path arrival time (ps)           8419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell32   1250   1250  2146999  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell33   7169   8419  2154738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2155015p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8141
-------------------------------------   ---- 
End-of-path arrival time (ps)           8141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2150517  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell33   6891   8141  2155015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2155019p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8138
-------------------------------------   ---- 
End-of-path arrival time (ps)           8138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell29   1250   1250  2148053  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell30   6888   8138  2155019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2155078p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8078
-------------------------------------   ---- 
End-of-path arrival time (ps)           8078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell39   1250   1250  2151869  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell39   6828   8078  2155078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155324p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2151149  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   5142   5332  2155324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2155401p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7755
-------------------------------------   ---- 
End-of-path arrival time (ps)           7755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell36   1250   1250  2153455  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell33   6505   7755  2155401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2155412p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7745
-------------------------------------   ---- 
End-of-path arrival time (ps)           7745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  2153455  RISE       1
\UART:BUART:rx_state_0\/main_3   macrocell32   6495   7745  2155412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2155412p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7745
-------------------------------------   ---- 
End-of-path arrival time (ps)           7745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  2153455  RISE       1
\UART:BUART:rx_state_2\/main_3   macrocell35   6495   7745  2155412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2155416p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7740
-------------------------------------   ---- 
End-of-path arrival time (ps)           7740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  2153455  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell40   6490   7740  2155416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2155523p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7633
-------------------------------------   ---- 
End-of-path arrival time (ps)           7633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell34   1250   1250  2150768  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell32   6383   7633  2155523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2155523p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7633
-------------------------------------   ---- 
End-of-path arrival time (ps)           7633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell34   1250   1250  2150768  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell35   6383   7633  2155523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2155525p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7631
-------------------------------------   ---- 
End-of-path arrival time (ps)           7631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell34   1250   1250  2150768  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell33   6381   7631  2155525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155542p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell34   1250   1250  2150768  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell37   6364   7614  2155542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2155542p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell34   1250   1250  2150768  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell40   6364   7614  2155542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2155616p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7540
-------------------------------------   ---- 
End-of-path arrival time (ps)           7540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  2153394  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell28     3960   7540  2155616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155665p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4992
-------------------------------------   ---- 
End-of-path arrival time (ps)           4992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell28     1250   1250  2148339  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3742   4992  2155665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2155748p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7409
-------------------------------------   ---- 
End-of-path arrival time (ps)           7409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell38   1250   1250  2152380  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell38   6159   7409  2155748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2155896p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7261
-------------------------------------   ---- 
End-of-path arrival time (ps)           7261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell27   1250   1250  2149624  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell29   6011   7261  2155896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2155904p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7253
-------------------------------------   ---- 
End-of-path arrival time (ps)           7253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell27   1250   1250  2149624  RISE       1
\UART:BUART:txn\/main_1    macrocell26   6003   7253  2155904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2155928p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7229
-------------------------------------   ---- 
End-of-path arrival time (ps)           7229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2150517  RISE       1
\UART:BUART:rx_state_0\/main_1    macrocell32   5979   7229  2155928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2155928p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7229
-------------------------------------   ---- 
End-of-path arrival time (ps)           7229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2150517  RISE       1
\UART:BUART:rx_state_2\/main_1    macrocell35   5979   7229  2155928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2155988p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7169
-------------------------------------   ---- 
End-of-path arrival time (ps)           7169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell39   1250   1250  2151869  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell38   5919   7169  2155988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2156385p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6772
-------------------------------------   ---- 
End-of-path arrival time (ps)           6772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell29   1250   1250  2148053  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell27   5522   6772  2156385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2156402p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6755
-------------------------------------   ---- 
End-of-path arrival time (ps)           6755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156402  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell33   4815   6755  2156402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2156495p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6662
-------------------------------------   ---- 
End-of-path arrival time (ps)           6662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  2156495  RISE       1
\UART:BUART:txn\/main_3                macrocell26     2292   6662  2156495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156604p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell38   1250   1250  2152380  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell32   5303   6553  2156604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156659p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6497
-------------------------------------   ---- 
End-of-path arrival time (ps)           6497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell32   1250   1250  2146999  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell37   5247   6497  2156659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2156659p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6497
-------------------------------------   ---- 
End-of-path arrival time (ps)           6497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell32   1250   1250  2146999  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell40   5247   6497  2156659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2156671p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6486
-------------------------------------   ---- 
End-of-path arrival time (ps)           6486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell28   1250   1250  2148339  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell27   5236   6486  2156671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2156675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell28   1250   1250  2148339  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell30   5231   6481  2156675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156696p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell32   1250   1250  2146999  RISE       1
\UART:BUART:rx_state_0\/main_2  macrocell32   5211   6461  2156696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2156696p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell32   1250   1250  2146999  RISE       1
\UART:BUART:rx_state_2\/main_2  macrocell35   5211   6461  2156696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2156779p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6378
-------------------------------------   ---- 
End-of-path arrival time (ps)           6378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell28   1250   1250  2148339  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell28   5128   6378  2156779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell39   1250   1250  2151869  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell32   5031   6281  2156875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156916p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6240
-------------------------------------   ---- 
End-of-path arrival time (ps)           6240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156402  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell32   4300   6240  2156916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2156916p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6240
-------------------------------------   ---- 
End-of-path arrival time (ps)           6240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156402  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell35   4300   6240  2156916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2157076p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6081
-------------------------------------   ---- 
End-of-path arrival time (ps)           6081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell30   1250   1250  2157076  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell29   4831   6081  2157076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157206p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell27   1250   1250  2149624  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell28   4701   5951  2157206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2157333p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell28   1250   1250  2148339  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell29   4574   5824  2157333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2157405p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell27   1250   1250  2149624  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell30   4502   5752  2157405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157421p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5736
-------------------------------------   ---- 
End-of-path arrival time (ps)           5736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell39   1250   1250  2151869  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell40   4486   5736  2157421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2157443p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5714
-------------------------------------   ---- 
End-of-path arrival time (ps)           5714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell29   1250   1250  2148053  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell29   4464   5714  2157443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157455p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2150517  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell34   4452   5702  2157455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157557p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell31   1250   1250  2150517  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell37   4350   5600  2157557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157557p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2150517  RISE       1
\UART:BUART:rx_status_3\/main_1   macrocell40   4350   5600  2157557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157649p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5507
-------------------------------------   ---- 
End-of-path arrival time (ps)           5507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell30   1250   1250  2157076  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell28   4257   5507  2157649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157654p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157654  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell33   3562   5502  2157654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157657p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157654  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell32   3560   5500  2157657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157657p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157654  RISE       1
\UART:BUART:rx_state_2\/main_8         macrocell35   3560   5500  2157657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2157675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157675  RISE       1
\UART:BUART:pollcount_0\/main_2        macrocell39   3542   5482  2157675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157710p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell34   1250   1250  2150768  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell34   4196   5446  2157710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2157745p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157745  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell39   3471   5411  2157745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157813p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157813  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell32   3404   5344  2157813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157813p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157813  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell35   3404   5344  2157813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157815p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5342
-------------------------------------   ---- 
End-of-path arrival time (ps)           5342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157813  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell33   3402   5342  2157815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157820p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           5337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell35   1250   1250  2150320  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell34   4087   5337  2157820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157840p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5317
-------------------------------------   ---- 
End-of-path arrival time (ps)           5317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2151149  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell28     5127   5317  2157840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2157847p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2151149  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell29     5119   5309  2157847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157932p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell38   1250   1250  2152380  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell40   3975   5225  2157932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2157956p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5201
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell27   1250   1250  2149624  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell27   3951   5201  2157956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158002p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell29   1250   1250  2148053  RISE       1
\UART:BUART:txn\/main_4    macrocell26   3905   5155  2158002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158044p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5113
-------------------------------------   ---- 
End-of-path arrival time (ps)           5113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell30   1250   1250  2157076  RISE       1
\UART:BUART:txn\/main_6   macrocell26   3863   5113  2158044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158182p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           4974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell28   1250   1250  2148339  RISE       1
\UART:BUART:txn\/main_2    macrocell26   3724   4974  2158182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2158266p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157675  RISE       1
\UART:BUART:pollcount_1\/main_2        macrocell38   2950   4890  2158266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158277p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157675  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell36   2940   4880  2158277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158417p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell29   1250   1250  2148053  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell28   3490   4740  2158417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158558p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156402  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell34   2659   4599  2158558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158567p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157654  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell34   2649   4589  2158567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2158594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157745  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell38   2623   4563  2158594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158606p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157745  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell36   2611   4551  2158606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158888p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157813  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell34   2328   4268  2158888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158892p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell35   1250   1250  2150320  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell37   3015   4265  2158892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2158892p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell35   1250   1250  2150320  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell40   3015   4265  2158892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158893p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158893  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell36   2324   4264  2158893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158895p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell35   1250   1250  2150320  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell32   3012   4262  2158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158895p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell35   1250   1250  2150320  RISE       1
\UART:BUART:rx_state_2\/main_5  macrocell35   3012   4262  2158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159037p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4119
-------------------------------------   ---- 
End-of-path arrival time (ps)           4119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell35   1250   1250  2150320  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell33   2869   4119  2159037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2159273p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  2153455  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell34   2634   3884  2159273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159481p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3675
-------------------------------------   ---- 
End-of-path arrival time (ps)           3675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2151149  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell27     3485   3675  2159481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159595p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  2159595  RISE       1
\UART:BUART:txn\/main_5                      macrocell26     3371   3561  2159595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159610p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell26   1250   1250  2159610  RISE       1
\UART:BUART:txn\/main_0  macrocell26   2297   3547  2159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159615p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  2159595  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell29     3351   3541  2159615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159619p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell30   1250   1250  2157076  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell27   2287   3537  2159619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159667p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell41   1250   1250  2159667  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell35   2239   3489  2159667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159743p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell33     1250   1250  2153796  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   2544   3794  2159743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2159762p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3395
-------------------------------------   ---- 
End-of-path arrival time (ps)           3395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2151149  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell30     3205   3395  2159762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2160655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2501
-------------------------------------   ---- 
End-of-path arrival time (ps)           2501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  2159595  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell27     2311   2501  2160655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2162650p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell40    1250   1250  2162650  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell4   2267   3517  2162650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

