Analysis & Synthesis report for neural_network_top
Wed Apr 23 12:10:17 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |neural_network_top|neural_network:nn|matrix_multiply:mm4|current_state
 11. State Machine - |neural_network_top|neural_network:nn|relu:relu3|current_state
 12. State Machine - |neural_network_top|neural_network:nn|matrix_multiply:mm3|current_state
 13. State Machine - |neural_network_top|neural_network:nn|relu:relu2|current_state
 14. State Machine - |neural_network_top|neural_network:nn|matrix_multiply:mm2|current_state
 15. State Machine - |neural_network_top|neural_network:nn|relu:relu1|current_state
 16. State Machine - |neural_network_top|neural_network:nn|matrix_multiply:mm1|current_state
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Added for RAM Pass-Through Logic
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for neural_network:nn|mm4_memory:mm4_mem|altsyncram:memory_rtl_0|altsyncram_2nb1:auto_generated
 23. Source assignments for neural_network:nn|relu3_memory:relu3_mem|altsyncram:memory_rtl_0|altsyncram_mnb1:auto_generated
 24. Source assignments for neural_network:nn|mm3_memory:mm3_mem|altsyncram:memory_rtl_0|altsyncram_cnb1:auto_generated
 25. Source assignments for neural_network:nn|relu2_memory:relu2_mem|altsyncram:memory_rtl_0|altsyncram_mnb1:auto_generated
 26. Source assignments for neural_network:nn|mm2_memory:mm2_mem|altsyncram:memory_rtl_0|altsyncram_onb1:auto_generated
 27. Source assignments for neural_network:nn|relu1_memory:relu1_mem|altsyncram:memory_rtl_0|altsyncram_mnb1:auto_generated
 28. Source assignments for neural_network:nn|mm1_memory:mm1_mem|altsyncram:memory_rtl_0|altsyncram_onb1:auto_generated
 29. Parameter Settings for Inferred Entity Instance: neural_network:nn|mm4_memory:mm4_mem|altsyncram:memory_rtl_0
 30. Parameter Settings for Inferred Entity Instance: neural_network:nn|relu3_memory:relu3_mem|altsyncram:memory_rtl_0
 31. Parameter Settings for Inferred Entity Instance: neural_network:nn|mm3_memory:mm3_mem|altsyncram:memory_rtl_0
 32. Parameter Settings for Inferred Entity Instance: neural_network:nn|relu2_memory:relu2_mem|altsyncram:memory_rtl_0
 33. Parameter Settings for Inferred Entity Instance: neural_network:nn|mm2_memory:mm2_mem|altsyncram:memory_rtl_0
 34. Parameter Settings for Inferred Entity Instance: neural_network:nn|relu1_memory:relu1_mem|altsyncram:memory_rtl_0
 35. Parameter Settings for Inferred Entity Instance: neural_network:nn|mm1_memory:mm1_mem|altsyncram:memory_rtl_0
 36. Parameter Settings for Inferred Entity Instance: neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0
 37. Parameter Settings for Inferred Entity Instance: neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult1
 38. Parameter Settings for Inferred Entity Instance: neural_network:nn|matrix_multiply:mm3|lpm_mult:Mult1
 39. Parameter Settings for Inferred Entity Instance: neural_network:nn|matrix_multiply:mm2|lpm_mult:Mult1
 40. Parameter Settings for Inferred Entity Instance: neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1
 41. Parameter Settings for Inferred Entity Instance: neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult4
 42. Parameter Settings for Inferred Entity Instance: neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult2
 43. Parameter Settings for Inferred Entity Instance: neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult3
 44. Parameter Settings for Inferred Entity Instance: neural_network:nn|matrix_multiply:mm3|lpm_mult:Mult4
 45. Parameter Settings for Inferred Entity Instance: neural_network:nn|matrix_multiply:mm2|lpm_mult:Mult4
 46. Parameter Settings for Inferred Entity Instance: neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult4
 47. altsyncram Parameter Settings by Entity Instance
 48. lpm_mult Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "image_memory:weight_mem1"
 50. Port Connectivity Checks: "DisplayNum:display_hex"
 51. Port Connectivity Checks: "neural_network:nn|argmax:argmax_op"
 52. Port Connectivity Checks: "neural_network:nn|matrix_multiply:mm4"
 53. Port Connectivity Checks: "neural_network:nn|relu:relu3"
 54. Port Connectivity Checks: "neural_network:nn|matrix_multiply:mm3"
 55. Port Connectivity Checks: "neural_network:nn|relu:relu2"
 56. Port Connectivity Checks: "neural_network:nn|matrix_multiply:mm2"
 57. Port Connectivity Checks: "neural_network:nn|relu:relu1"
 58. Port Connectivity Checks: "neural_network:nn|matrix_multiply:mm1"
 59. Port Connectivity Checks: "neural_network:nn"
 60. Port Connectivity Checks: "clock_divider:clk_div"
 61. Post-Synthesis Netlist Statistics for Top Partition
 62. Elapsed Time Per Partition
 63. Analysis & Synthesis Messages
 64. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 23 12:10:17 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; neural_network_top                              ;
; Top-level Entity Name              ; neural_network_top                              ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 38,644                                          ;
;     Total combinational functions  ; 38,291                                          ;
;     Dedicated logic registers      ; 1,128                                           ;
; Total registers                    ; 1128                                            ;
; Total pins                         ; 30                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 11,392                                          ;
; Embedded Multiplier 9-bit elements ; 12                                              ;
; Total PLLs                         ; 0                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; neural_network_top ; neural_network_top ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; relu3_memory.v                   ; yes             ; User Verilog HDL File        ; C:/Users/felo/Documents/school/ocr-fpga/fpga/relu3_memory.v                       ;         ;
; relu2_memory.v                   ; yes             ; User Verilog HDL File        ; C:/Users/felo/Documents/school/ocr-fpga/fpga/relu2_memory.v                       ;         ;
; relu1_memory.v                   ; yes             ; User Verilog HDL File        ; C:/Users/felo/Documents/school/ocr-fpga/fpga/relu1_memory.v                       ;         ;
; relu.v                           ; yes             ; User Verilog HDL File        ; C:/Users/felo/Documents/school/ocr-fpga/fpga/relu.v                               ;         ;
; neural_network_top.v             ; yes             ; User Verilog HDL File        ; C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.v                 ;         ;
; neural_network.v                 ; yes             ; User Verilog HDL File        ; C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network.v                     ;         ;
; mm4_memory.v                     ; yes             ; User Verilog HDL File        ; C:/Users/felo/Documents/school/ocr-fpga/fpga/mm4_memory.v                         ;         ;
; mm3_memory.v                     ; yes             ; User Verilog HDL File        ; C:/Users/felo/Documents/school/ocr-fpga/fpga/mm3_memory.v                         ;         ;
; mm2_memory.v                     ; yes             ; User Verilog HDL File        ; C:/Users/felo/Documents/school/ocr-fpga/fpga/mm2_memory.v                         ;         ;
; mm1_memory.v                     ; yes             ; User Verilog HDL File        ; C:/Users/felo/Documents/school/ocr-fpga/fpga/mm1_memory.v                         ;         ;
; matrix_multiply.v                ; yes             ; User Verilog HDL File        ; C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v                    ;         ;
; matrix4.v                        ; yes             ; User Verilog HDL File        ; C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix4.v                            ;         ;
; matrix3.v                        ; yes             ; User Verilog HDL File        ; C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix3.v                            ;         ;
; matrix2.v                        ; yes             ; User Verilog HDL File        ; C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix2.v                            ;         ;
; matrix1.v                        ; yes             ; User Verilog HDL File        ; C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix1.v                            ;         ;
; image_memory.v                   ; yes             ; User Verilog HDL File        ; C:/Users/felo/Documents/school/ocr-fpga/fpga/image_memory.v                       ;         ;
; DisplayNum.v                     ; yes             ; User Verilog HDL File        ; C:/Users/felo/Documents/school/ocr-fpga/fpga/DisplayNum.v                         ;         ;
; clock_divider.v                  ; yes             ; User Verilog HDL File        ; C:/Users/felo/Documents/school/ocr-fpga/fpga/clock_divider.v                      ;         ;
; argmax.v                         ; yes             ; User Verilog HDL File        ; C:/Users/felo/Documents/school/ocr-fpga/fpga/argmax.v                             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal241.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_2nb1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/felo/Documents/school/ocr-fpga/fpga/db/altsyncram_2nb1.tdf               ;         ;
; db/altsyncram_mnb1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/felo/Documents/school/ocr-fpga/fpga/db/altsyncram_mnb1.tdf               ;         ;
; db/altsyncram_cnb1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/felo/Documents/school/ocr-fpga/fpga/db/altsyncram_cnb1.tdf               ;         ;
; db/altsyncram_onb1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/felo/Documents/school/ocr-fpga/fpga/db/altsyncram_onb1.tdf               ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_0qg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/felo/Documents/school/ocr-fpga/fpga/db/add_sub_0qg.tdf                   ;         ;
; db/add_sub_brg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/felo/Documents/school/ocr-fpga/fpga/db/add_sub_brg.tdf                   ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/mult_efs.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/felo/Documents/school/ocr-fpga/fpga/db/mult_efs.tdf                      ;         ;
; mul_lfrg.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mul_lfrg.tdf            ;         ;
; db/add_sub_crg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/felo/Documents/school/ocr-fpga/fpga/db/add_sub_crg.tdf                   ;         ;
; db/add_sub_9kg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/felo/Documents/school/ocr-fpga/fpga/db/add_sub_9kg.tdf                   ;         ;
; db/add_sub_7vg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/felo/Documents/school/ocr-fpga/fpga/db/add_sub_7vg.tdf                   ;         ;
; db/add_sub_9rg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/felo/Documents/school/ocr-fpga/fpga/db/add_sub_9rg.tdf                   ;         ;
; db/add_sub_drg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/felo/Documents/school/ocr-fpga/fpga/db/add_sub_drg.tdf                   ;         ;
; db/add_sub_arg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/felo/Documents/school/ocr-fpga/fpga/db/add_sub_arg.tdf                   ;         ;
; db/add_sub_erg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/felo/Documents/school/ocr-fpga/fpga/db/add_sub_erg.tdf                   ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                        ;
+---------------------------------------------+------------------------------------------------------+
; Resource                                    ; Usage                                                ;
+---------------------------------------------+------------------------------------------------------+
; Estimated Total logic elements              ; 38,644                                               ;
;                                             ;                                                      ;
; Total combinational functions               ; 38291                                                ;
; Logic element usage by number of LUT inputs ;                                                      ;
;     -- 4 input functions                    ; 36682                                                ;
;     -- 3 input functions                    ; 1109                                                 ;
;     -- <=2 input functions                  ; 500                                                  ;
;                                             ;                                                      ;
; Logic elements by mode                      ;                                                      ;
;     -- normal mode                          ; 37795                                                ;
;     -- arithmetic mode                      ; 496                                                  ;
;                                             ;                                                      ;
; Total registers                             ; 1128                                                 ;
;     -- Dedicated logic registers            ; 1128                                                 ;
;     -- I/O registers                        ; 0                                                    ;
;                                             ;                                                      ;
; I/O pins                                    ; 30                                                   ;
; Total memory bits                           ; 11392                                                ;
;                                             ;                                                      ;
; Embedded Multiplier 9-bit elements          ; 12                                                   ;
;                                             ;                                                      ;
; Maximum fan-out node                        ; neural_network:nn|matrix_multiply:mm1|weight_addr[1] ;
; Maximum fan-out                             ; 8141                                                 ;
; Total fan-out                               ; 157430                                               ;
; Average fan-out                             ; 3.96                                                 ;
+---------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                              ; Entity Name        ; Library Name ;
+------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |neural_network_top                                  ; 38291 (0)           ; 1128 (0)                  ; 11392       ; 0          ; 12           ; 0       ; 6         ; 30   ; 0            ; 0          ; |neural_network_top                                                                                                                                                              ; neural_network_top ; work         ;
;    |DisplayNum:display_hex|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|DisplayNum:display_hex                                                                                                                                       ; DisplayNum         ; work         ;
;    |clock_divider:clk_div|                           ; 44 (44)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|clock_divider:clk_div                                                                                                                                        ; clock_divider      ; work         ;
;    |neural_network:nn|                               ; 38240 (24)          ; 1095 (4)                  ; 11392       ; 0          ; 12           ; 0       ; 6         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn                                                                                                                                            ; neural_network     ; work         ;
;       |argmax:argmax_op|                             ; 113 (113)           ; 58 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|argmax:argmax_op                                                                                                                           ; argmax             ; work         ;
;       |image_memory:input_mem|                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|image_memory:input_mem                                                                                                                     ; image_memory       ; work         ;
;       |matrix1:weight_mem1|                          ; 32647 (32647)       ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix1:weight_mem1                                                                                                                        ; matrix1            ; work         ;
;       |matrix2:weight_mem2|                          ; 2557 (2557)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix2:weight_mem2                                                                                                                        ; matrix2            ; work         ;
;       |matrix3:weight_mem3|                          ; 1358 (1358)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix3:weight_mem3                                                                                                                        ; matrix3            ; work         ;
;       |matrix4:weight_mem4|                          ; 225 (225)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix4:weight_mem4                                                                                                                        ; matrix4            ; work         ;
;       |matrix_multiply:mm1|                          ; 225 (208)           ; 135 (135)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm1                                                                                                                        ; matrix_multiply    ; work         ;
;          |lpm_mult:Mult1|                            ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1                                                                                                         ; lpm_mult           ; work         ;
;             |multcore:mult_core|                     ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1|multcore:mult_core                                                                                      ; multcore           ; work         ;
;                |mul_lfrg:$00030|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:$00030                                                                      ; mul_lfrg           ; work         ;
;                |mul_lfrg:$00032|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:$00032                                                                      ; mul_lfrg           ; work         ;
;                |mul_lfrg:mul_lfrg_first_mod|         ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                          ; mul_lfrg           ; work         ;
;          |lpm_mult:Mult2|                            ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult2                                                                                                         ; lpm_mult           ; work         ;
;             |multcore:mult_core|                     ; 7 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult2|multcore:mult_core                                                                                      ; multcore           ; work         ;
;                |mpar_add:padder|                     ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add           ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub        ; work         ;
;                      |add_sub_9kg:auto_generated|    ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_9kg:auto_generated                      ; add_sub_9kg        ; work         ;
;          |lpm_mult:Mult3|                            ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult3                                                                                                         ; lpm_mult           ; work         ;
;             |multcore:mult_core|                     ; 3 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult3|multcore:mult_core                                                                                      ; multcore           ; work         ;
;                |mpar_add:padder|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add           ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub        ; work         ;
;                      |add_sub_9kg:auto_generated|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_9kg:auto_generated                      ; add_sub_9kg        ; work         ;
;       |matrix_multiply:mm2|                          ; 202 (180)           ; 127 (127)                 ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm2                                                                                                                        ; matrix_multiply    ; work         ;
;          |lpm_mult:Mult1|                            ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm2|lpm_mult:Mult1                                                                                                         ; lpm_mult           ; work         ;
;             |mult_efs:auto_generated|                ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm2|lpm_mult:Mult1|mult_efs:auto_generated                                                                                 ; mult_efs           ; work         ;
;       |matrix_multiply:mm3|                          ; 204 (182)           ; 127 (127)                 ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm3                                                                                                                        ; matrix_multiply    ; work         ;
;          |lpm_mult:Mult1|                            ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm3|lpm_mult:Mult1                                                                                                         ; lpm_mult           ; work         ;
;             |mult_efs:auto_generated|                ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm3|lpm_mult:Mult1|mult_efs:auto_generated                                                                                 ; mult_efs           ; work         ;
;       |matrix_multiply:mm4|                          ; 240 (183)           ; 126 (126)                 ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm4                                                                                                                        ; matrix_multiply    ; work         ;
;          |lpm_mult:Mult0|                            ; 24 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0                                                                                                         ; lpm_mult           ; work         ;
;             |multcore:mult_core|                     ; 24 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore           ; work         ;
;                |mpar_add:padder|                     ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add           ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub        ; work         ;
;                      |add_sub_0qg:auto_generated|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0qg:auto_generated                      ; add_sub_0qg        ; work         ;
;                   |mpar_add:sub_par_add|             ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add           ; work         ;
;                      |lpm_add_sub:adder[0]|          ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub        ; work         ;
;                         |add_sub_brg:auto_generated| ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_brg:auto_generated ; add_sub_brg        ; work         ;
;          |lpm_mult:Mult1|                            ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult1                                                                                                         ; lpm_mult           ; work         ;
;             |mult_efs:auto_generated|                ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult1|mult_efs:auto_generated                                                                                 ; mult_efs           ; work         ;
;          |lpm_mult:Mult4|                            ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult4                                                                                                         ; lpm_mult           ; work         ;
;             |multcore:mult_core|                     ; 11 (7)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult4|multcore:mult_core                                                                                      ; multcore           ; work         ;
;                |mpar_add:padder|                     ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add           ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub        ; work         ;
;                      |add_sub_0qg:auto_generated|    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0qg:auto_generated                      ; add_sub_0qg        ; work         ;
;       |mm1_memory:mm1_mem|                           ; 5 (5)               ; 45 (45)                   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|mm1_memory:mm1_mem                                                                                                                         ; mm1_memory         ; work         ;
;          |altsyncram:memory_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|mm1_memory:mm1_mem|altsyncram:memory_rtl_0                                                                                                 ; altsyncram         ; work         ;
;             |altsyncram_onb1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|mm1_memory:mm1_mem|altsyncram:memory_rtl_0|altsyncram_onb1:auto_generated                                                                  ; altsyncram_onb1    ; work         ;
;       |mm2_memory:mm2_mem|                           ; 9 (9)               ; 45 (45)                   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|mm2_memory:mm2_mem                                                                                                                         ; mm2_memory         ; work         ;
;          |altsyncram:memory_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|mm2_memory:mm2_mem|altsyncram:memory_rtl_0                                                                                                 ; altsyncram         ; work         ;
;             |altsyncram_onb1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|mm2_memory:mm2_mem|altsyncram:memory_rtl_0|altsyncram_onb1:auto_generated                                                                  ; altsyncram_onb1    ; work         ;
;       |mm3_memory:mm3_mem|                           ; 9 (9)               ; 43 (43)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|mm3_memory:mm3_mem                                                                                                                         ; mm3_memory         ; work         ;
;          |altsyncram:memory_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|mm3_memory:mm3_mem|altsyncram:memory_rtl_0                                                                                                 ; altsyncram         ; work         ;
;             |altsyncram_cnb1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|mm3_memory:mm3_mem|altsyncram:memory_rtl_0|altsyncram_cnb1:auto_generated                                                                  ; altsyncram_cnb1    ; work         ;
;       |mm4_memory:mm4_mem|                           ; 72 (72)             ; 74 (74)                   ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|mm4_memory:mm4_mem                                                                                                                         ; mm4_memory         ; work         ;
;          |altsyncram:memory_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|mm4_memory:mm4_mem|altsyncram:memory_rtl_0                                                                                                 ; altsyncram         ; work         ;
;             |altsyncram_2nb1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|mm4_memory:mm4_mem|altsyncram:memory_rtl_0|altsyncram_2nb1:auto_generated                                                                  ; altsyncram_2nb1    ; work         ;
;       |relu1_memory:relu1_mem|                       ; 37 (37)             ; 44 (44)                   ; 1984        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|relu1_memory:relu1_mem                                                                                                                     ; relu1_memory       ; work         ;
;          |altsyncram:memory_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 1984        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|relu1_memory:relu1_mem|altsyncram:memory_rtl_0                                                                                             ; altsyncram         ; work         ;
;             |altsyncram_mnb1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 1984        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|relu1_memory:relu1_mem|altsyncram:memory_rtl_0|altsyncram_mnb1:auto_generated                                                              ; altsyncram_mnb1    ; work         ;
;       |relu2_memory:relu2_mem|                       ; 37 (37)             ; 44 (44)                   ; 1984        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|relu2_memory:relu2_mem                                                                                                                     ; relu2_memory       ; work         ;
;          |altsyncram:memory_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 1984        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|relu2_memory:relu2_mem|altsyncram:memory_rtl_0                                                                                             ; altsyncram         ; work         ;
;             |altsyncram_mnb1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 1984        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|relu2_memory:relu2_mem|altsyncram:memory_rtl_0|altsyncram_mnb1:auto_generated                                                              ; altsyncram_mnb1    ; work         ;
;       |relu3_memory:relu3_mem|                       ; 37 (37)             ; 44 (44)                   ; 1984        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|relu3_memory:relu3_mem                                                                                                                     ; relu3_memory       ; work         ;
;          |altsyncram:memory_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 1984        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|relu3_memory:relu3_mem|altsyncram:memory_rtl_0                                                                                             ; altsyncram         ; work         ;
;             |altsyncram_mnb1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 1984        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|relu3_memory:relu3_mem|altsyncram:memory_rtl_0|altsyncram_mnb1:auto_generated                                                              ; altsyncram_mnb1    ; work         ;
;       |relu:relu1|                                   ; 77 (77)             ; 58 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|relu:relu1                                                                                                                                 ; relu               ; work         ;
;       |relu:relu2|                                   ; 77 (77)             ; 58 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|relu:relu2                                                                                                                                 ; relu               ; work         ;
;       |relu:relu3|                                   ; 82 (82)             ; 63 (63)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neural_network_top|neural_network:nn|relu:relu3                                                                                                                                 ; relu               ; work         ;
+------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; neural_network:nn|mm1_memory:mm1_mem|altsyncram:memory_rtl_0|altsyncram_onb1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048 ; None ;
; neural_network:nn|mm2_memory:mm2_mem|altsyncram:memory_rtl_0|altsyncram_onb1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048 ; None ;
; neural_network:nn|mm3_memory:mm3_mem|altsyncram:memory_rtl_0|altsyncram_cnb1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; neural_network:nn|mm4_memory:mm4_mem|altsyncram:memory_rtl_0|altsyncram_2nb1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 10           ; 32           ; 10           ; 32           ; 320  ; None ;
; neural_network:nn|relu1_memory:relu1_mem|altsyncram:memory_rtl_0|altsyncram_mnb1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 31           ; 64           ; 31           ; 1984 ; None ;
; neural_network:nn|relu2_memory:relu2_mem|altsyncram:memory_rtl_0|altsyncram_mnb1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 31           ; 64           ; 31           ; 1984 ; None ;
; neural_network:nn|relu3_memory:relu3_mem|altsyncram:memory_rtl_0|altsyncram_mnb1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 31           ; 64           ; 31           ; 1984 ; None ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 3           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |neural_network_top|neural_network:nn|matrix_multiply:mm4|current_state   ;
+-----------------------+--------------------+----------------------+-----------------------+
; Name                  ; current_state.IDLE ; current_state.FINISH ; current_state.COMPUTE ;
+-----------------------+--------------------+----------------------+-----------------------+
; current_state.IDLE    ; 0                  ; 0                    ; 0                     ;
; current_state.COMPUTE ; 1                  ; 0                    ; 1                     ;
; current_state.FINISH  ; 1                  ; 1                    ; 0                     ;
+-----------------------+--------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |neural_network_top|neural_network:nn|relu:relu3|current_state            ;
+-----------------------+--------------------+----------------------+-----------------------+
; Name                  ; current_state.IDLE ; current_state.FINISH ; current_state.COMPUTE ;
+-----------------------+--------------------+----------------------+-----------------------+
; current_state.IDLE    ; 0                  ; 0                    ; 0                     ;
; current_state.COMPUTE ; 1                  ; 0                    ; 1                     ;
; current_state.FINISH  ; 1                  ; 1                    ; 0                     ;
+-----------------------+--------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |neural_network_top|neural_network:nn|matrix_multiply:mm3|current_state   ;
+-----------------------+--------------------+----------------------+-----------------------+
; Name                  ; current_state.IDLE ; current_state.FINISH ; current_state.COMPUTE ;
+-----------------------+--------------------+----------------------+-----------------------+
; current_state.IDLE    ; 0                  ; 0                    ; 0                     ;
; current_state.COMPUTE ; 1                  ; 0                    ; 1                     ;
; current_state.FINISH  ; 1                  ; 1                    ; 0                     ;
+-----------------------+--------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |neural_network_top|neural_network:nn|relu:relu2|current_state            ;
+-----------------------+--------------------+----------------------+-----------------------+
; Name                  ; current_state.IDLE ; current_state.FINISH ; current_state.COMPUTE ;
+-----------------------+--------------------+----------------------+-----------------------+
; current_state.IDLE    ; 0                  ; 0                    ; 0                     ;
; current_state.COMPUTE ; 1                  ; 0                    ; 1                     ;
; current_state.FINISH  ; 1                  ; 1                    ; 0                     ;
+-----------------------+--------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |neural_network_top|neural_network:nn|matrix_multiply:mm2|current_state   ;
+-----------------------+--------------------+----------------------+-----------------------+
; Name                  ; current_state.IDLE ; current_state.FINISH ; current_state.COMPUTE ;
+-----------------------+--------------------+----------------------+-----------------------+
; current_state.IDLE    ; 0                  ; 0                    ; 0                     ;
; current_state.COMPUTE ; 1                  ; 0                    ; 1                     ;
; current_state.FINISH  ; 1                  ; 1                    ; 0                     ;
+-----------------------+--------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |neural_network_top|neural_network:nn|relu:relu1|current_state            ;
+-----------------------+--------------------+----------------------+-----------------------+
; Name                  ; current_state.IDLE ; current_state.FINISH ; current_state.COMPUTE ;
+-----------------------+--------------------+----------------------+-----------------------+
; current_state.IDLE    ; 0                  ; 0                    ; 0                     ;
; current_state.COMPUTE ; 1                  ; 0                    ; 1                     ;
; current_state.FINISH  ; 1                  ; 1                    ; 0                     ;
+-----------------------+--------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |neural_network_top|neural_network:nn|matrix_multiply:mm1|current_state   ;
+-----------------------+--------------------+----------------------+-----------------------+
; Name                  ; current_state.IDLE ; current_state.FINISH ; current_state.COMPUTE ;
+-----------------------+--------------------+----------------------+-----------------------+
; current_state.IDLE    ; 0                  ; 0                    ; 0                     ;
; current_state.COMPUTE ; 1                  ; 0                    ; 1                     ;
; current_state.FINISH  ; 1                  ; 1                    ; 0                     ;
+-----------------------+--------------------+----------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                        ;
+--------------------------------------------------------+------------------------------------------------------------------+
; Register name                                          ; Reason for Removal                                               ;
+--------------------------------------------------------+------------------------------------------------------------------+
; neural_network:nn|relu:relu3|output_data[31]           ; Stuck at GND due to stuck port data_in                           ;
; neural_network:nn|relu:relu2|output_data[31]           ; Stuck at GND due to stuck port data_in                           ;
; neural_network:nn|relu:relu1|output_data[31]           ; Stuck at GND due to stuck port data_in                           ;
; neural_network:nn|relu:relu3|output_addr[11..15]       ; Merged with neural_network:nn|relu:relu3|output_addr[10]         ;
; neural_network:nn|relu:relu2|output_addr[11..15]       ; Merged with neural_network:nn|relu:relu2|output_addr[10]         ;
; neural_network:nn|relu:relu1|output_addr[11..15]       ; Merged with neural_network:nn|relu:relu1|output_addr[10]         ;
; neural_network:nn|matrix_multiply:mm4|output_addr[15]  ; Stuck at GND due to stuck port data_in                           ;
; neural_network:nn|matrix_multiply:mm4|j[0]             ; Merged with neural_network:nn|matrix_multiply:mm4|weight_addr[0] ;
; neural_network:nn|matrix_multiply:mm4|p[1]             ; Merged with neural_network:nn|matrix_multiply:mm4|input_addr[1]  ;
; neural_network:nn|matrix_multiply:mm4|p[2]             ; Merged with neural_network:nn|matrix_multiply:mm4|input_addr[2]  ;
; neural_network:nn|matrix_multiply:mm4|p[3]             ; Merged with neural_network:nn|matrix_multiply:mm4|input_addr[3]  ;
; neural_network:nn|matrix_multiply:mm3|j[2]             ; Merged with neural_network:nn|matrix_multiply:mm3|weight_addr[2] ;
; neural_network:nn|matrix_multiply:mm3|p[3]             ; Merged with neural_network:nn|matrix_multiply:mm3|input_addr[3]  ;
; neural_network:nn|relu:relu2|i[0]                      ; Merged with neural_network:nn|relu:relu2|input_addr[0]           ;
; neural_network:nn|relu:relu2|i[1]                      ; Merged with neural_network:nn|relu:relu2|input_addr[1]           ;
; neural_network:nn|relu:relu2|i[2]                      ; Merged with neural_network:nn|relu:relu2|input_addr[2]           ;
; neural_network:nn|relu:relu2|i[3]                      ; Merged with neural_network:nn|relu:relu2|input_addr[3]           ;
; neural_network:nn|relu:relu2|i[4]                      ; Merged with neural_network:nn|relu:relu2|input_addr[4]           ;
; neural_network:nn|relu:relu2|i[5]                      ; Merged with neural_network:nn|relu:relu2|input_addr[5]           ;
; neural_network:nn|matrix_multiply:mm2|j[1]             ; Merged with neural_network:nn|matrix_multiply:mm2|weight_addr[1] ;
; neural_network:nn|matrix_multiply:mm2|j[2]             ; Merged with neural_network:nn|matrix_multiply:mm2|weight_addr[2] ;
; neural_network:nn|matrix_multiply:mm2|j[3]             ; Merged with neural_network:nn|matrix_multiply:mm2|weight_addr[3] ;
; neural_network:nn|matrix_multiply:mm2|j[5]             ; Merged with neural_network:nn|matrix_multiply:mm2|weight_addr[5] ;
; neural_network:nn|matrix_multiply:mm2|p[0]             ; Merged with neural_network:nn|matrix_multiply:mm2|input_addr[0]  ;
; neural_network:nn|matrix_multiply:mm2|p[1]             ; Merged with neural_network:nn|matrix_multiply:mm2|input_addr[1]  ;
; neural_network:nn|matrix_multiply:mm2|p[2]             ; Merged with neural_network:nn|matrix_multiply:mm2|input_addr[2]  ;
; neural_network:nn|matrix_multiply:mm2|p[4]             ; Merged with neural_network:nn|matrix_multiply:mm2|input_addr[4]  ;
; neural_network:nn|matrix_multiply:mm2|p[5]             ; Merged with neural_network:nn|matrix_multiply:mm2|input_addr[5]  ;
; neural_network:nn|relu:relu1|i[1]                      ; Merged with neural_network:nn|relu:relu1|input_addr[1]           ;
; neural_network:nn|relu:relu1|i[3]                      ; Merged with neural_network:nn|relu:relu1|input_addr[3]           ;
; neural_network:nn|relu:relu1|i[5]                      ; Merged with neural_network:nn|relu:relu1|input_addr[5]           ;
; neural_network:nn|matrix_multiply:mm4|p[0]             ; Merged with neural_network:nn|matrix_multiply:mm4|input_addr[0]  ;
; neural_network:nn|matrix_multiply:mm3|p[2]             ; Merged with neural_network:nn|matrix_multiply:mm3|input_addr[2]  ;
; neural_network:nn|relu:relu1|i[0]                      ; Merged with neural_network:nn|relu:relu1|input_addr[0]           ;
; neural_network:nn|relu:relu1|i[2]                      ; Merged with neural_network:nn|relu:relu1|input_addr[2]           ;
; neural_network:nn|relu:relu1|i[4]                      ; Merged with neural_network:nn|relu:relu1|input_addr[4]           ;
; neural_network:nn|matrix_multiply:mm3|j[3]             ; Merged with neural_network:nn|matrix_multiply:mm3|weight_addr[3] ;
; neural_network:nn|matrix_multiply:mm3|p[0]             ; Merged with neural_network:nn|matrix_multiply:mm3|input_addr[0]  ;
; neural_network:nn|matrix_multiply:mm3|p[1]             ; Merged with neural_network:nn|matrix_multiply:mm3|input_addr[1]  ;
; neural_network:nn|matrix_multiply:mm3|p[4]             ; Merged with neural_network:nn|matrix_multiply:mm3|input_addr[4]  ;
; neural_network:nn|matrix_multiply:mm2|j[4]             ; Merged with neural_network:nn|matrix_multiply:mm2|weight_addr[4] ;
; neural_network:nn|matrix_multiply:mm3|p[5]             ; Merged with neural_network:nn|matrix_multiply:mm3|input_addr[5]  ;
; neural_network:nn|matrix_multiply:mm3|output_addr[5]   ; Lost fanout                                                      ;
; neural_network:nn|matrix_multiply:mm4|output_addr[4,5] ; Lost fanout                                                      ;
; neural_network:nn|relu:relu3|output_addr[10]           ; Stuck at GND due to stuck port data_in                           ;
; neural_network:nn|relu:relu2|output_addr[10]           ; Stuck at GND due to stuck port data_in                           ;
; neural_network:nn|relu:relu1|output_addr[10]           ; Stuck at GND due to stuck port data_in                           ;
; Total Number of Removed Registers = 60                 ;                                                                  ;
+--------------------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1128  ;
; Number of registers using Synchronous Clear  ; 103   ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 67    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 670   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------+
; Inverted Register Statistics                               ;
+--------------------------------------------------+---------+
; Inverted Register                                ; Fan out ;
+--------------------------------------------------+---------+
; neural_network:nn|argmax:argmax_op|max_index[1]  ; 7       ;
; neural_network:nn|argmax:argmax_op|max_index[3]  ; 7       ;
; neural_network:nn|argmax:argmax_op|max_value[31] ; 2       ;
; Total number of inverted registers = 3           ;         ;
+--------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                               ;
+------------------------------------------------------------------+-------------------------------------------------------+
; Register Name                                                    ; RAM Name                                              ;
+------------------------------------------------------------------+-------------------------------------------------------+
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[0]      ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[1]      ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[2]      ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[3]      ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[4]      ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[5]      ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[6]      ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[7]      ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[8]      ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[9]      ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[10]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[11]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[12]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[13]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[14]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[15]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[16]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[17]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[18]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[19]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[20]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[21]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[22]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[23]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[24]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[25]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[26]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[27]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[28]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[29]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[30]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[31]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[32]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[33]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[34]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[35]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[36]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[37]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[38]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[39]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[40]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[0]  ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[1]  ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[2]  ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[3]  ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[4]  ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[5]  ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[6]  ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[7]  ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[8]  ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[9]  ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[10] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[11] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[12] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[13] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[14] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[15] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[16] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[17] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[18] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[19] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[20] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[21] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[22] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[23] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[24] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[25] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[26] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[27] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[28] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[29] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[30] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[31] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[32] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[33] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[34] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[35] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[36] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[37] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[38] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[39] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[40] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[41] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[42] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[43] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[0]      ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[1]      ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[2]      ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[3]      ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[4]      ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[5]      ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[6]      ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[7]      ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[8]      ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[9]      ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[10]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[11]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[12]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[13]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[14]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[15]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[16]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[17]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[18]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[19]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[20]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[21]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[22]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[23]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[24]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[25]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[26]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[27]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[28]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[29]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[30]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[31]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[32]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[33]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[34]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[35]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[36]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[37]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[38]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[39]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[40]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[41]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[42]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[0]  ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[1]  ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[2]  ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[3]  ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[4]  ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[5]  ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[6]  ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[7]  ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[8]  ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[9]  ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[10] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[11] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[12] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[13] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[14] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[15] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[16] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[17] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[18] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[19] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[20] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[21] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[22] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[23] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[24] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[25] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[26] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[27] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[28] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[29] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[30] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[31] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[32] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[33] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[34] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[35] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[36] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[37] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[38] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[39] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[40] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[41] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[42] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[43] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[0]      ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[1]      ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[2]      ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[3]      ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[4]      ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[5]      ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[6]      ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[7]      ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[8]      ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[9]      ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[10]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[11]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[12]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[13]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[14]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[15]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[16]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[17]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[18]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[19]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[20]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[21]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[22]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[23]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[24]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[25]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[26]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[27]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[28]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[29]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[30]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[31]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[32]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[33]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[34]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[35]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[36]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[37]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[38]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[39]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[40]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[41]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[42]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[43]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[44]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[0]  ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[1]  ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[2]  ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[3]  ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[4]  ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[5]  ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[6]  ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[7]  ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[8]  ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[9]  ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[10] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[11] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[12] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[13] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[14] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[15] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[16] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[17] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[18] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[19] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[20] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[21] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[22] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[23] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[24] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[25] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[26] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[27] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[28] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[29] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[30] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[31] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[32] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[33] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[34] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[35] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[36] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[37] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[38] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[39] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[40] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[41] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[42] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[43] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[0]      ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[1]      ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[2]      ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[3]      ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[4]      ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[5]      ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[6]      ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[7]      ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[8]      ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[9]      ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[10]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[11]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[12]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[13]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[14]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[15]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[16]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[17]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[18]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[19]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[20]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[21]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[22]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[23]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[24]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[25]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[26]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[27]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[28]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[29]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[30]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[31]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[32]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[33]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[34]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[35]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[36]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[37]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[38]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[39]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[40]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[41]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[42]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[43]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[44]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
+------------------------------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 35 bits   ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|argmax:argmax_op|max_value[4]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|argmax:argmax_op|addr[5]           ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |neural_network_top|neural_network:nn|relu:relu3|output_data[8]          ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |neural_network_top|neural_network:nn|relu:relu2|output_data[25]         ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |neural_network_top|neural_network:nn|relu:relu1|output_data[20]         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|relu:relu3|output_addr[6]          ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|relu:relu2|output_addr[0]          ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|relu:relu1|output_addr[3]          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|j[6]           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|relu:relu3|i[4]                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm3|j[9]           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm3|i[5]           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |neural_network_top|neural_network:nn|relu:relu2|i[9]                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm2|j[0]           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm2|i[1]           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |neural_network_top|neural_network:nn|relu:relu1|i[9]                    ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|j[8]           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm3|weight_addr[2] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm2|weight_addr[4] ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|p[8]           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|weight_addr[1] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm3|p[6]           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm3|weight_addr[6] ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm2|p[9]           ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm2|weight_addr[6] ;
; 7:1                ; 19 bits   ; 76 LEs        ; 19 LEs               ; 57 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|p[3]           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|weight_addr[1] ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|temp_sum[4]    ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm3|temp_sum[13]   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm2|temp_sum[14]   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|temp_sum[17]   ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|input_addr[5]  ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|i[2]           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|i[0]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |neural_network_top|neural_network:nn|argmax:argmax_op|addr              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |neural_network_top|neural_network:nn|mm4_memory:mm4_mem|memory          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |neural_network_top|neural_network:nn|relu:relu3|Selector31              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |neural_network_top|neural_network:nn|relu:relu2|Selector31              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |neural_network_top|neural_network:nn|relu:relu1|Selector29              ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|Selector83     ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |neural_network_top|neural_network:nn|matrix_multiply:mm3|Selector82     ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |neural_network_top|neural_network:nn|matrix_multiply:mm2|Selector83     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|mm4_memory:mm4_mem|altsyncram:memory_rtl_0|altsyncram_2nb1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|relu3_memory:relu3_mem|altsyncram:memory_rtl_0|altsyncram_mnb1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|mm3_memory:mm3_mem|altsyncram:memory_rtl_0|altsyncram_cnb1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|relu2_memory:relu2_mem|altsyncram:memory_rtl_0|altsyncram_mnb1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|mm2_memory:mm2_mem|altsyncram:memory_rtl_0|altsyncram_onb1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|relu1_memory:relu1_mem|altsyncram:memory_rtl_0|altsyncram_mnb1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|mm1_memory:mm1_mem|altsyncram:memory_rtl_0|altsyncram_onb1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|mm4_memory:mm4_mem|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Untyped                                           ;
; WIDTHAD_A                          ; 4                    ; Untyped                                           ;
; NUMWORDS_A                         ; 10                   ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 32                   ; Untyped                                           ;
; WIDTHAD_B                          ; 4                    ; Untyped                                           ;
; NUMWORDS_B                         ; 10                   ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_2nb1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|relu3_memory:relu3_mem|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 31                   ; Untyped                                               ;
; WIDTHAD_A                          ; 6                    ; Untyped                                               ;
; NUMWORDS_A                         ; 64                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 31                   ; Untyped                                               ;
; WIDTHAD_B                          ; 6                    ; Untyped                                               ;
; NUMWORDS_B                         ; 64                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_mnb1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|mm3_memory:mm3_mem|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Untyped                                           ;
; WIDTHAD_A                          ; 5                    ; Untyped                                           ;
; NUMWORDS_A                         ; 32                   ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 32                   ; Untyped                                           ;
; WIDTHAD_B                          ; 5                    ; Untyped                                           ;
; NUMWORDS_B                         ; 32                   ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_cnb1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|relu2_memory:relu2_mem|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 31                   ; Untyped                                               ;
; WIDTHAD_A                          ; 6                    ; Untyped                                               ;
; NUMWORDS_A                         ; 64                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 31                   ; Untyped                                               ;
; WIDTHAD_B                          ; 6                    ; Untyped                                               ;
; NUMWORDS_B                         ; 64                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_mnb1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|mm2_memory:mm2_mem|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Untyped                                           ;
; WIDTHAD_A                          ; 6                    ; Untyped                                           ;
; NUMWORDS_A                         ; 64                   ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 32                   ; Untyped                                           ;
; WIDTHAD_B                          ; 6                    ; Untyped                                           ;
; NUMWORDS_B                         ; 64                   ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_onb1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|relu1_memory:relu1_mem|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 31                   ; Untyped                                               ;
; WIDTHAD_A                          ; 6                    ; Untyped                                               ;
; NUMWORDS_A                         ; 64                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 31                   ; Untyped                                               ;
; WIDTHAD_B                          ; 6                    ; Untyped                                               ;
; NUMWORDS_B                         ; 64                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_mnb1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|mm1_memory:mm1_mem|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Untyped                                           ;
; WIDTHAD_A                          ; 6                    ; Untyped                                           ;
; NUMWORDS_A                         ; 64                   ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 32                   ; Untyped                                           ;
; WIDTHAD_B                          ; 6                    ; Untyped                                           ;
; NUMWORDS_B                         ; 64                   ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_onb1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                      ;
+------------------------------------------------+----------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 10       ; Untyped                                   ;
; LPM_WIDTHB                                     ; 4        ; Untyped                                   ;
; LPM_WIDTHP                                     ; 14       ; Untyped                                   ;
; LPM_WIDTHR                                     ; 14       ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                   ;
; LATENCY                                        ; 0        ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                   ;
; USE_EAB                                        ; OFF      ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                   ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                   ;
+------------------------------------------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult1 ;
+------------------------------------------------+----------+-------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                      ;
+------------------------------------------------+----------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 32       ; Untyped                                   ;
; LPM_WIDTHB                                     ; 7        ; Untyped                                   ;
; LPM_WIDTHP                                     ; 39       ; Untyped                                   ;
; LPM_WIDTHR                                     ; 39       ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                   ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                   ;
; LATENCY                                        ; 0        ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                   ;
; USE_EAB                                        ; OFF      ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_efs ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                   ;
+------------------------------------------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|matrix_multiply:mm3|lpm_mult:Mult1 ;
+------------------------------------------------+----------+-------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                      ;
+------------------------------------------------+----------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 32       ; Untyped                                   ;
; LPM_WIDTHB                                     ; 7        ; Untyped                                   ;
; LPM_WIDTHP                                     ; 39       ; Untyped                                   ;
; LPM_WIDTHR                                     ; 39       ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                   ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                   ;
; LATENCY                                        ; 0        ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                   ;
; USE_EAB                                        ; OFF      ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_efs ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                   ;
+------------------------------------------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|matrix_multiply:mm2|lpm_mult:Mult1 ;
+------------------------------------------------+----------+-------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                      ;
+------------------------------------------------+----------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 32       ; Untyped                                   ;
; LPM_WIDTHB                                     ; 7        ; Untyped                                   ;
; LPM_WIDTHP                                     ; 39       ; Untyped                                   ;
; LPM_WIDTHR                                     ; 39       ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                   ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                   ;
; LATENCY                                        ; 0        ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                   ;
; USE_EAB                                        ; OFF      ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_efs ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                   ;
+------------------------------------------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1 ;
+------------------------------------------------+---------+--------------------------------------------+
; Parameter Name                                 ; Value   ; Type                                       ;
+------------------------------------------------+---------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 2       ; Untyped                                    ;
; LPM_WIDTHB                                     ; 7       ; Untyped                                    ;
; LPM_WIDTHP                                     ; 9       ; Untyped                                    ;
; LPM_WIDTHR                                     ; 9       ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1       ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0       ; Untyped                                    ;
; LATENCY                                        ; 0       ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO      ; Untyped                                    ;
; USE_EAB                                        ; OFF     ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped                                    ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped                                    ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped                                    ;
+------------------------------------------------+---------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult4 ;
+------------------------------------------------+----------+-------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                      ;
+------------------------------------------------+----------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 9        ; Untyped                                   ;
; LPM_WIDTHB                                     ; 4        ; Untyped                                   ;
; LPM_WIDTHP                                     ; 13       ; Untyped                                   ;
; LPM_WIDTHR                                     ; 13       ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                   ;
; LATENCY                                        ; 0        ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                   ;
; USE_EAB                                        ; OFF      ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                   ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                   ;
+------------------------------------------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult2 ;
+------------------------------------------------+---------+--------------------------------------------+
; Parameter Name                                 ; Value   ; Type                                       ;
+------------------------------------------------+---------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 10      ; Untyped                                    ;
; LPM_WIDTHB                                     ; 9       ; Untyped                                    ;
; LPM_WIDTHP                                     ; 19      ; Untyped                                    ;
; LPM_WIDTHR                                     ; 19      ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1       ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0       ; Untyped                                    ;
; LATENCY                                        ; 0       ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped                                    ;
; USE_EAB                                        ; OFF     ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 6       ; Untyped                                    ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped                                    ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped                                    ;
+------------------------------------------------+---------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult3 ;
+------------------------------------------------+---------+--------------------------------------------+
; Parameter Name                                 ; Value   ; Type                                       ;
+------------------------------------------------+---------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 10      ; Untyped                                    ;
; LPM_WIDTHB                                     ; 9       ; Untyped                                    ;
; LPM_WIDTHP                                     ; 19      ; Untyped                                    ;
; LPM_WIDTHR                                     ; 19      ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1       ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0       ; Untyped                                    ;
; LATENCY                                        ; 0       ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped                                    ;
; USE_EAB                                        ; OFF     ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 6       ; Untyped                                    ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped                                    ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped                                    ;
+------------------------------------------------+---------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|matrix_multiply:mm3|lpm_mult:Mult4 ;
+------------------------------------------------+----------+-------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                      ;
+------------------------------------------------+----------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 11       ; Untyped                                   ;
; LPM_WIDTHB                                     ; 6        ; Untyped                                   ;
; LPM_WIDTHP                                     ; 17       ; Untyped                                   ;
; LPM_WIDTHR                                     ; 17       ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                   ;
; LATENCY                                        ; 0        ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                   ;
; USE_EAB                                        ; OFF      ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                   ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                   ;
+------------------------------------------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|matrix_multiply:mm2|lpm_mult:Mult4 ;
+------------------------------------------------+----------+-------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                      ;
+------------------------------------------------+----------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 11       ; Untyped                                   ;
; LPM_WIDTHB                                     ; 7        ; Untyped                                   ;
; LPM_WIDTHP                                     ; 18       ; Untyped                                   ;
; LPM_WIDTHR                                     ; 18       ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                   ;
; LATENCY                                        ; 0        ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                   ;
; USE_EAB                                        ; OFF      ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                   ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                   ;
+------------------------------------------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult4 ;
+------------------------------------------------+----------+-------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                      ;
+------------------------------------------------+----------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 11       ; Untyped                                   ;
; LPM_WIDTHB                                     ; 7        ; Untyped                                   ;
; LPM_WIDTHP                                     ; 18       ; Untyped                                   ;
; LPM_WIDTHR                                     ; 18       ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                   ;
; LATENCY                                        ; 0        ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                   ;
; USE_EAB                                        ; OFF      ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                   ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                   ;
+------------------------------------------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                ;
; Entity Instance                           ; neural_network:nn|mm4_memory:mm4_mem|altsyncram:memory_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 10                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 32                                                               ;
;     -- NUMWORDS_B                         ; 10                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; neural_network:nn|relu3_memory:relu3_mem|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 31                                                               ;
;     -- NUMWORDS_A                         ; 64                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 31                                                               ;
;     -- NUMWORDS_B                         ; 64                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; neural_network:nn|mm3_memory:mm3_mem|altsyncram:memory_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 32                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 32                                                               ;
;     -- NUMWORDS_B                         ; 32                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; neural_network:nn|relu2_memory:relu2_mem|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 31                                                               ;
;     -- NUMWORDS_A                         ; 64                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 31                                                               ;
;     -- NUMWORDS_B                         ; 64                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; neural_network:nn|mm2_memory:mm2_mem|altsyncram:memory_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 64                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 32                                                               ;
;     -- NUMWORDS_B                         ; 64                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; neural_network:nn|relu1_memory:relu1_mem|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 31                                                               ;
;     -- NUMWORDS_A                         ; 64                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 31                                                               ;
;     -- NUMWORDS_B                         ; 64                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; neural_network:nn|mm1_memory:mm1_mem|altsyncram:memory_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 64                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 32                                                               ;
;     -- NUMWORDS_B                         ; 64                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                               ;
+---------------------------------------+------------------------------------------------------+
; Name                                  ; Value                                                ;
+---------------------------------------+------------------------------------------------------+
; Number of entity instances            ; 11                                                   ;
; Entity Instance                       ; neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                   ;
;     -- LPM_WIDTHB                     ; 4                                                    ;
;     -- LPM_WIDTHP                     ; 14                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                  ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                                   ;
;     -- LPM_WIDTHB                     ; 7                                                    ;
;     -- LPM_WIDTHP                     ; 39                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                   ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; neural_network:nn|matrix_multiply:mm3|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                                   ;
;     -- LPM_WIDTHB                     ; 7                                                    ;
;     -- LPM_WIDTHP                     ; 39                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                   ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; neural_network:nn|matrix_multiply:mm2|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                                   ;
;     -- LPM_WIDTHB                     ; 7                                                    ;
;     -- LPM_WIDTHP                     ; 39                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                   ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 2                                                    ;
;     -- LPM_WIDTHB                     ; 7                                                    ;
;     -- LPM_WIDTHP                     ; 9                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                   ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 9                                                    ;
;     -- LPM_WIDTHB                     ; 4                                                    ;
;     -- LPM_WIDTHP                     ; 13                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                  ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 10                                                   ;
;     -- LPM_WIDTHB                     ; 9                                                    ;
;     -- LPM_WIDTHP                     ; 19                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                  ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 10                                                   ;
;     -- LPM_WIDTHB                     ; 9                                                    ;
;     -- LPM_WIDTHP                     ; 19                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                  ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; neural_network:nn|matrix_multiply:mm3|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 11                                                   ;
;     -- LPM_WIDTHB                     ; 6                                                    ;
;     -- LPM_WIDTHP                     ; 17                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                  ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; neural_network:nn|matrix_multiply:mm2|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 11                                                   ;
;     -- LPM_WIDTHB                     ; 7                                                    ;
;     -- LPM_WIDTHP                     ; 18                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                  ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 11                                                   ;
;     -- LPM_WIDTHB                     ; 7                                                    ;
;     -- LPM_WIDTHP                     ; 18                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                  ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
+---------------------------------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "image_memory:weight_mem1"                                                                                                                                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address[15..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; address[2]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; address[1]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; address[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; data_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DisplayNum:display_hex"                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; hex  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "hex[7..7]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|argmax:argmax_op" ;
+-------------+-------+----------+-------------------------------+
; Port        ; Type  ; Severity ; Details                       ;
+-------------+-------+----------+-------------------------------+
; size[15..4] ; Input ; Info     ; Stuck at GND                  ;
; size[3]     ; Input ; Info     ; Stuck at VCC                  ;
; size[2]     ; Input ; Info     ; Stuck at GND                  ;
; size[1]     ; Input ; Info     ; Stuck at VCC                  ;
; size[0]     ; Input ; Info     ; Stuck at GND                  ;
+-------------+-------+----------+-------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|matrix_multiply:mm4" ;
+---------+-------+----------+--------------------------------------+
; Port    ; Type  ; Severity ; Details                              ;
+---------+-------+----------+--------------------------------------+
; m[9..1] ; Input ; Info     ; Stuck at GND                         ;
; m[0]    ; Input ; Info     ; Stuck at VCC                         ;
; n[9..4] ; Input ; Info     ; Stuck at GND                         ;
; n[3]    ; Input ; Info     ; Stuck at VCC                         ;
; n[2]    ; Input ; Info     ; Stuck at GND                         ;
; n[1]    ; Input ; Info     ; Stuck at VCC                         ;
; n[0]    ; Input ; Info     ; Stuck at GND                         ;
; k[9..6] ; Input ; Info     ; Stuck at GND                         ;
; k[4..0] ; Input ; Info     ; Stuck at GND                         ;
; k[5]    ; Input ; Info     ; Stuck at VCC                         ;
+---------+-------+----------+--------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|relu:relu3" ;
+---------+-------+----------+-----------------------------+
; Port    ; Type  ; Severity ; Details                     ;
+---------+-------+----------+-----------------------------+
; d[9..6] ; Input ; Info     ; Stuck at GND                ;
; d[4..0] ; Input ; Info     ; Stuck at GND                ;
; d[5]    ; Input ; Info     ; Stuck at VCC                ;
+---------+-------+----------+-----------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|matrix_multiply:mm3" ;
+---------+-------+----------+--------------------------------------+
; Port    ; Type  ; Severity ; Details                              ;
+---------+-------+----------+--------------------------------------+
; m[9..1] ; Input ; Info     ; Stuck at GND                         ;
; m[0]    ; Input ; Info     ; Stuck at VCC                         ;
; n[9..6] ; Input ; Info     ; Stuck at GND                         ;
; n[4..0] ; Input ; Info     ; Stuck at GND                         ;
; n[5]    ; Input ; Info     ; Stuck at VCC                         ;
; k[9..7] ; Input ; Info     ; Stuck at GND                         ;
; k[5..0] ; Input ; Info     ; Stuck at GND                         ;
; k[6]    ; Input ; Info     ; Stuck at VCC                         ;
+---------+-------+----------+--------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|relu:relu2" ;
+---------+-------+----------+-----------------------------+
; Port    ; Type  ; Severity ; Details                     ;
+---------+-------+----------+-----------------------------+
; d[9..7] ; Input ; Info     ; Stuck at GND                ;
; d[5..0] ; Input ; Info     ; Stuck at GND                ;
; d[6]    ; Input ; Info     ; Stuck at VCC                ;
+---------+-------+----------+-----------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|matrix_multiply:mm2" ;
+---------+-------+----------+--------------------------------------+
; Port    ; Type  ; Severity ; Details                              ;
+---------+-------+----------+--------------------------------------+
; m[9..1] ; Input ; Info     ; Stuck at GND                         ;
; m[0]    ; Input ; Info     ; Stuck at VCC                         ;
; n[9..7] ; Input ; Info     ; Stuck at GND                         ;
; n[5..0] ; Input ; Info     ; Stuck at GND                         ;
; n[6]    ; Input ; Info     ; Stuck at VCC                         ;
; k[9..7] ; Input ; Info     ; Stuck at GND                         ;
; k[5..0] ; Input ; Info     ; Stuck at GND                         ;
; k[6]    ; Input ; Info     ; Stuck at VCC                         ;
+---------+-------+----------+--------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|relu:relu1" ;
+---------+-------+----------+-----------------------------+
; Port    ; Type  ; Severity ; Details                     ;
+---------+-------+----------+-----------------------------+
; d[9..7] ; Input ; Info     ; Stuck at GND                ;
; d[5..0] ; Input ; Info     ; Stuck at GND                ;
; d[6]    ; Input ; Info     ; Stuck at VCC                ;
+---------+-------+----------+-----------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|matrix_multiply:mm1" ;
+---------+-------+----------+--------------------------------------+
; Port    ; Type  ; Severity ; Details                              ;
+---------+-------+----------+--------------------------------------+
; m[9..1] ; Input ; Info     ; Stuck at GND                         ;
; m[0]    ; Input ; Info     ; Stuck at VCC                         ;
; n[9..7] ; Input ; Info     ; Stuck at GND                         ;
; n[5..0] ; Input ; Info     ; Stuck at GND                         ;
; n[6]    ; Input ; Info     ; Stuck at VCC                         ;
; k[9..8] ; Input ; Info     ; Stuck at VCC                         ;
; k[7..5] ; Input ; Info     ; Stuck at GND                         ;
; k[3..0] ; Input ; Info     ; Stuck at GND                         ;
; k[4]    ; Input ; Info     ; Stuck at VCC                         ;
+---------+-------+----------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn"                                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; done           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; next_state     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mm1_debug_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mm2_debug_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mm4_debug_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "clock_divider:clk_div" ;
+----------------+-------+----------+---------------+
; Port           ; Type  ; Severity ; Details       ;
+----------------+-------+----------+---------------+
; DIVISOR[8..4]  ; Input ; Info     ; Stuck at VCC  ;
; DIVISOR[31..9] ; Input ; Info     ; Stuck at GND  ;
; DIVISOR[1..0]  ; Input ; Info     ; Stuck at GND  ;
; DIVISOR[3]     ; Input ; Info     ; Stuck at GND  ;
; DIVISOR[2]     ; Input ; Info     ; Stuck at VCC  ;
+----------------+-------+----------+---------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 30                          ;
; cycloneiii_ff         ; 1128                        ;
;     CLR               ; 14                          ;
;     CLR SCLR          ; 2                           ;
;     ENA               ; 550                         ;
;     ENA CLR           ; 51                          ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 8                           ;
;     SCLR              ; 32                          ;
;     plain             ; 410                         ;
; cycloneiii_lcell_comb ; 38294                       ;
;     arith             ; 496                         ;
;         2 data inputs ; 265                         ;
;         3 data inputs ; 231                         ;
;     normal            ; 37798                       ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 199                         ;
;         3 data inputs ; 878                         ;
;         4 data inputs ; 36682                       ;
; cycloneiii_mac_mult   ; 6                           ;
; cycloneiii_mac_out    ; 6                           ;
; cycloneiii_ram_block  ; 221                         ;
;                       ;                             ;
; Max LUT depth         ; 19.10                       ;
; Average LUT depth     ; 14.18                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:06:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Wed Apr 23 12:03:49 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off neural_network_top -c neural_network_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file relu3_memory.v
    Info (12023): Found entity 1: relu3_memory File: C:/Users/felo/Documents/school/ocr-fpga/fpga/relu3_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file relu2_memory.v
    Info (12023): Found entity 1: relu2_memory File: C:/Users/felo/Documents/school/ocr-fpga/fpga/relu2_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file relu1_memory.v
    Info (12023): Found entity 1: relu1_memory File: C:/Users/felo/Documents/school/ocr-fpga/fpga/relu1_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file relu.v
    Info (12023): Found entity 1: relu File: C:/Users/felo/Documents/school/ocr-fpga/fpga/relu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file neural_network_top.v
    Info (12023): Found entity 1: neural_network_top File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file neural_network.v
    Info (12023): Found entity 1: neural_network File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mm4_memory.v
    Info (12023): Found entity 1: mm4_memory File: C:/Users/felo/Documents/school/ocr-fpga/fpga/mm4_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mm3_memory.v
    Info (12023): Found entity 1: mm3_memory File: C:/Users/felo/Documents/school/ocr-fpga/fpga/mm3_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mm2_memory.v
    Info (12023): Found entity 1: mm2_memory File: C:/Users/felo/Documents/school/ocr-fpga/fpga/mm2_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mm1_memory.v
    Info (12023): Found entity 1: mm1_memory File: C:/Users/felo/Documents/school/ocr-fpga/fpga/mm1_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matrix_multiply.v
    Info (12023): Found entity 1: matrix_multiply File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matrix4.v
    Info (12023): Found entity 1: matrix4 File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matrix3.v
    Info (12023): Found entity 1: matrix3 File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matrix2.v
    Info (12023): Found entity 1: matrix2 File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matrix1.v
    Info (12023): Found entity 1: matrix1 File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file image_memory.v
    Info (12023): Found entity 1: image_memory File: C:/Users/felo/Documents/school/ocr-fpga/fpga/image_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file displaynum.v
    Info (12023): Found entity 1: DisplayNum File: C:/Users/felo/Documents/school/ocr-fpga/fpga/DisplayNum.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.v
    Info (12023): Found entity 1: clock_divider File: C:/Users/felo/Documents/school/ocr-fpga/fpga/clock_divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file argmax.v
    Info (12023): Found entity 1: argmax File: C:/Users/felo/Documents/school/ocr-fpga/fpga/argmax.v Line: 1
Info (12127): Elaborating entity "neural_network_top" for the top level hierarchy
Warning (10034): Output port "LEDR[8..4]" at neural_network_top.v(5) has no driver File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.v Line: 5
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clk_div" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.v Line: 30
Info (12128): Elaborating entity "neural_network" for hierarchy "neural_network:nn" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.v Line: 52
Warning (10034): Output port "mm1_debug_data" at neural_network.v(9) has no driver File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network.v Line: 9
Warning (10034): Output port "mm2_debug_data" at neural_network.v(10) has no driver File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network.v Line: 10
Warning (10034): Output port "mm4_debug_data" at neural_network.v(12) has no driver File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network.v Line: 12
Info (12128): Elaborating entity "image_memory" for hierarchy "neural_network:nn|image_memory:input_mem" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network.v Line: 57
Warning (10858): Verilog HDL warning at image_memory.v(5): object memory used but never assigned File: C:/Users/felo/Documents/school/ocr-fpga/fpga/image_memory.v Line: 5
Info (12128): Elaborating entity "matrix1" for hierarchy "neural_network:nn|matrix1:weight_mem1" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network.v Line: 62
Warning (10858): Verilog HDL warning at matrix1.v(5): object memory used but never assigned File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix1.v Line: 5
Info (12128): Elaborating entity "matrix2" for hierarchy "neural_network:nn|matrix2:weight_mem2" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network.v Line: 67
Warning (10858): Verilog HDL warning at matrix2.v(5): object memory used but never assigned File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix2.v Line: 5
Info (12128): Elaborating entity "matrix3" for hierarchy "neural_network:nn|matrix3:weight_mem3" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network.v Line: 72
Warning (10858): Verilog HDL warning at matrix3.v(5): object memory used but never assigned File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix3.v Line: 5
Info (12128): Elaborating entity "matrix4" for hierarchy "neural_network:nn|matrix4:weight_mem4" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network.v Line: 77
Warning (10858): Verilog HDL warning at matrix4.v(5): object memory used but never assigned File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix4.v Line: 5
Info (12128): Elaborating entity "mm1_memory" for hierarchy "neural_network:nn|mm1_memory:mm1_mem" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network.v Line: 87
Info (12128): Elaborating entity "relu1_memory" for hierarchy "neural_network:nn|relu1_memory:relu1_mem" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network.v Line: 96
Info (12128): Elaborating entity "mm2_memory" for hierarchy "neural_network:nn|mm2_memory:mm2_mem" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network.v Line: 105
Info (12128): Elaborating entity "relu2_memory" for hierarchy "neural_network:nn|relu2_memory:relu2_mem" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network.v Line: 114
Info (12128): Elaborating entity "mm3_memory" for hierarchy "neural_network:nn|mm3_memory:mm3_mem" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network.v Line: 123
Info (12128): Elaborating entity "relu3_memory" for hierarchy "neural_network:nn|relu3_memory:relu3_mem" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network.v Line: 132
Info (12128): Elaborating entity "mm4_memory" for hierarchy "neural_network:nn|mm4_memory:mm4_mem" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network.v Line: 141
Info (12128): Elaborating entity "matrix_multiply" for hierarchy "neural_network:nn|matrix_multiply:mm1" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network.v Line: 158
Warning (10230): Verilog HDL assignment warning at matrix_multiply.v(85): truncated value with size 32 to match size of target (10) File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 85
Warning (10230): Verilog HDL assignment warning at matrix_multiply.v(88): truncated value with size 32 to match size of target (10) File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 88
Warning (10230): Verilog HDL assignment warning at matrix_multiply.v(95): truncated value with size 32 to match size of target (16) File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 95
Warning (10230): Verilog HDL assignment warning at matrix_multiply.v(96): truncated value with size 32 to match size of target (16) File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 96
Warning (10230): Verilog HDL assignment warning at matrix_multiply.v(99): truncated value with size 32 to match size of target (10) File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 99
Warning (10230): Verilog HDL assignment warning at matrix_multiply.v(100): truncated value with size 32 to match size of target (16) File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 100
Warning (10230): Verilog HDL assignment warning at matrix_multiply.v(101): truncated value with size 32 to match size of target (16) File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 101
Info (12128): Elaborating entity "relu" for hierarchy "neural_network:nn|relu:relu1" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network.v Line: 170
Warning (10230): Verilog HDL assignment warning at relu.v(64): truncated value with size 32 to match size of target (10) File: C:/Users/felo/Documents/school/ocr-fpga/fpga/relu.v Line: 64
Warning (10230): Verilog HDL assignment warning at relu.v(65): truncated value with size 32 to match size of target (16) File: C:/Users/felo/Documents/school/ocr-fpga/fpga/relu.v Line: 65
Info (12128): Elaborating entity "argmax" for hierarchy "neural_network:nn|argmax:argmax_op" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network.v Line: 253
Warning (10230): Verilog HDL assignment warning at argmax.v(52): truncated value with size 32 to match size of target (16) File: C:/Users/felo/Documents/school/ocr-fpga/fpga/argmax.v Line: 52
Info (12128): Elaborating entity "DisplayNum" for hierarchy "DisplayNum:display_hex" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.v Line: 58
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (320) in the Memory Initialization File "C:/Users/felo/Documents/school/ocr-fpga/fpga/weights4.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File "C:/Users/felo/Documents/school/ocr-fpga/fpga/image_7.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (65536) in the design file differs from memory depth (50176) in the Memory Initialization File "C:/Users/felo/Documents/school/ocr-fpga/fpga/weights1.mif" -- setting initial value for remaining addresses to 0
Warning (276020): Inferred RAM node "neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 5 instances of uninferred RAM logic
    Info (276013): RAM logic "neural_network:nn|matrix4:weight_mem4|memory" is uninferred because MIF is not supported for the selected family File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix4.v Line: 5
    Info (276013): RAM logic "neural_network:nn|matrix3:weight_mem3|memory" is uninferred because MIF is not supported for the selected family File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix3.v Line: 5
    Info (276013): RAM logic "neural_network:nn|matrix2:weight_mem2|memory" is uninferred because MIF is not supported for the selected family File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix2.v Line: 5
    Info (276013): RAM logic "neural_network:nn|image_memory:input_mem|memory" is uninferred because MIF is not supported for the selected family File: C:/Users/felo/Documents/school/ocr-fpga/fpga/image_memory.v Line: 5
    Info (276013): RAM logic "neural_network:nn|matrix1:weight_mem1|memory" is uninferred because MIF is not supported for the selected family File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix1.v Line: 5
Info (19000): Inferred 7 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 10
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 10
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 31
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 31
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 31
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 31
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 31
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 31
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 11 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neural_network:nn|matrix_multiply:mm4|Mult0" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 76
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neural_network:nn|matrix_multiply:mm4|Mult1" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 77
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neural_network:nn|matrix_multiply:mm3|Mult1" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 77
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neural_network:nn|matrix_multiply:mm2|Mult1" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 77
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neural_network:nn|matrix_multiply:mm1|Mult1" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 77
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neural_network:nn|matrix_multiply:mm4|Mult4" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 101
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neural_network:nn|matrix_multiply:mm1|Mult2" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 95
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neural_network:nn|matrix_multiply:mm1|Mult3" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 100
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neural_network:nn|matrix_multiply:mm3|Mult4" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 101
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neural_network:nn|matrix_multiply:mm2|Mult4" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 101
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neural_network:nn|matrix_multiply:mm1|Mult4" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 101
Info (12130): Elaborated megafunction instantiation "neural_network:nn|mm4_memory:mm4_mem|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "neural_network:nn|mm4_memory:mm4_mem|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "10"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "10"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2nb1.tdf
    Info (12023): Found entity 1: altsyncram_2nb1 File: C:/Users/felo/Documents/school/ocr-fpga/fpga/db/altsyncram_2nb1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neural_network:nn|relu3_memory:relu3_mem|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "neural_network:nn|relu3_memory:relu3_mem|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "31"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "31"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mnb1.tdf
    Info (12023): Found entity 1: altsyncram_mnb1 File: C:/Users/felo/Documents/school/ocr-fpga/fpga/db/altsyncram_mnb1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neural_network:nn|mm3_memory:mm3_mem|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "neural_network:nn|mm3_memory:mm3_mem|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cnb1.tdf
    Info (12023): Found entity 1: altsyncram_cnb1 File: C:/Users/felo/Documents/school/ocr-fpga/fpga/db/altsyncram_cnb1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neural_network:nn|mm2_memory:mm2_mem|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "neural_network:nn|mm2_memory:mm2_mem|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_onb1.tdf
    Info (12023): Found entity 1: altsyncram_onb1 File: C:/Users/felo/Documents/school/ocr-fpga/fpga/db/altsyncram_onb1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 76
Info (12133): Instantiated megafunction "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0" with the following parameter: File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 76
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0qg.tdf
    Info (12023): Found entity 1: add_sub_0qg File: C:/Users/felo/Documents/school/ocr-fpga/fpga/db/add_sub_0qg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf
    Info (12023): Found entity 1: add_sub_brg File: C:/Users/felo/Documents/school/ocr-fpga/fpga/db/add_sub_brg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult0" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult1" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 77
Info (12133): Instantiated megafunction "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult1" with the following parameter: File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 77
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "39"
    Info (12134): Parameter "LPM_WIDTHR" = "39"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_efs.tdf
    Info (12023): Found entity 1: mult_efs File: C:/Users/felo/Documents/school/ocr-fpga/fpga/db/mult_efs.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 77
Info (12133): Instantiated megafunction "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1" with the following parameter: File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 77
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "9"
    Info (12134): Parameter "LPM_WIDTHR" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 324
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/multcore.tdf Line: 299
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/multcore.tdf Line: 397
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_crg.tdf
    Info (12023): Found entity 1: add_sub_crg File: C:/Users/felo/Documents/school/ocr-fpga/fpga/db/add_sub_crg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:$00030", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/multcore.tdf Line: 959
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:$00032", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/multcore.tdf Line: 971
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult1" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult4" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 101
Info (12133): Instantiated megafunction "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult4" with the following parameter: File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 101
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult4|multcore:mult_core", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult4" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult4" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult4" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult4" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult4|altshift:external_latency_ffs", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm4|lpm_mult:Mult4" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult2" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 95
Info (12133): Instantiated megafunction "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult2" with the following parameter: File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 95
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult2" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult2" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult2" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9kg.tdf
    Info (12023): Found entity 1: add_sub_9kg File: C:/Users/felo/Documents/school/ocr-fpga/fpga/db/add_sub_9kg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult2" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult2" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7vg.tdf
    Info (12023): Found entity 1: add_sub_7vg File: C:/Users/felo/Documents/school/ocr-fpga/fpga/db/add_sub_7vg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult2" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult3" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 100
Info (12133): Instantiated megafunction "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult3" with the following parameter: File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 100
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm3|lpm_mult:Mult4" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 101
Info (12133): Instantiated megafunction "neural_network:nn|matrix_multiply:mm3|lpm_mult:Mult4" with the following parameter: File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 101
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm3|lpm_mult:Mult4|multcore:mult_core", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm3|lpm_mult:Mult4" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm3|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm3|lpm_mult:Mult4" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm3|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm3|lpm_mult:Mult4" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9rg.tdf
    Info (12023): Found entity 1: add_sub_9rg File: C:/Users/felo/Documents/school/ocr-fpga/fpga/db/add_sub_9rg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm3|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm3|lpm_mult:Mult4" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm3|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm3|lpm_mult:Mult4" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_drg.tdf
    Info (12023): Found entity 1: add_sub_drg File: C:/Users/felo/Documents/school/ocr-fpga/fpga/db/add_sub_drg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm3|lpm_mult:Mult4|altshift:external_latency_ffs", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm3|lpm_mult:Mult4" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm2|lpm_mult:Mult4" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 101
Info (12133): Instantiated megafunction "neural_network:nn|matrix_multiply:mm2|lpm_mult:Mult4" with the following parameter: File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 101
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm2|lpm_mult:Mult4|multcore:mult_core", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm2|lpm_mult:Mult4" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm2|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm2|lpm_mult:Mult4" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm2|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm2|lpm_mult:Mult4" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf
    Info (12023): Found entity 1: add_sub_arg File: C:/Users/felo/Documents/school/ocr-fpga/fpga/db/add_sub_arg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm2|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm2|lpm_mult:Mult4" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm2|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm2|lpm_mult:Mult4" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf
    Info (12023): Found entity 1: add_sub_erg File: C:/Users/felo/Documents/school/ocr-fpga/fpga/db/add_sub_erg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm2|lpm_mult:Mult4|altshift:external_latency_ffs", which is child of megafunction instantiation "neural_network:nn|matrix_multiply:mm2|lpm_mult:Mult4" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult4" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 101
Info (12133): Instantiated megafunction "neural_network:nn|matrix_multiply:mm1|lpm_mult:Mult4" with the following parameter: File: C:/Users/felo/Documents/school/ocr-fpga/fpga/matrix_multiply.v Line: 101
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 153 buffer(s)
    Info (13019): Ignored 153 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/Users/felo/Documents/school/ocr-fpga/fpga/argmax.v Line: 26
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.v Line: 5
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.v Line: 5
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.v Line: 5
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.v Line: 5
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.v Line: 5
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.v Line: 4
Info (21057): Implemented 39081 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 38818 logic cells
    Info (21064): Implemented 221 RAM segments
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 5084 megabytes
    Info: Processing ended: Wed Apr 23 12:10:17 2025
    Info: Elapsed time: 00:06:28
    Info: Total CPU time (on all processors): 00:02:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/felo/Documents/school/ocr-fpga/fpga/neural_network_top.map.smsg.


