
TD_Bus_Reseaux.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004978  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08004b48  08004b48  00005b48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004bc8  08004bc8  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  08004bc8  08004bc8  00005bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004bd0  08004bd0  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004bd0  08004bd0  00005bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004bd4  08004bd4  00005bd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004bd8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  20000068  08004c40  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002e4  08004c40  000062e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ce3c  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f2b  00000000  00000000  00012ed4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be8  00000000  00000000  00014e00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000941  00000000  00000000  000159e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022a24  00000000  00000000  00016329  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f7cf  00000000  00000000  00038d4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cf3b6  00000000  00000000  0004851c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001178d2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003944  00000000  00000000  00117918  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0011b25c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004b30 	.word	0x08004b30

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08004b30 	.word	0x08004b30

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b086      	sub	sp, #24
 80005a4:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80005a6:	f000 fc5f 	bl	8000e68 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80005aa:	f000 f86d 	bl	8000688 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80005ae:	f000 f993 	bl	80008d8 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 80005b2:	f000 f967 	bl	8000884 <MX_USART2_UART_Init>
	MX_CAN1_Init();
 80005b6:	f000 f8d9 	bl	800076c <MX_CAN1_Init>
	MX_I2C1_Init();
 80005ba:	f000 f90b 	bl	80007d4 <MX_I2C1_Init>
	MX_UART4_Init();
 80005be:	f000 f937 	bl	8000830 <MX_UART4_Init>
	/* USER CODE BEGIN WHILE */
	uint8_t data;
	uint8_t buf[10];

	//question réponse capteur avec I2C pour ID capteur
	buf[0]= BMP_ID_REG;
 80005c2:	23d0      	movs	r3, #208	@ 0xd0
 80005c4:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Master_Transmit(&hi2c1,BMP_ADDR,buf,1,HAL_MAX_DELAY);
 80005c6:	1d3a      	adds	r2, r7, #4
 80005c8:	f04f 33ff 	mov.w	r3, #4294967295
 80005cc:	9300      	str	r3, [sp, #0]
 80005ce:	2301      	movs	r3, #1
 80005d0:	21ee      	movs	r1, #238	@ 0xee
 80005d2:	4826      	ldr	r0, [pc, #152]	@ (800066c <main+0xcc>)
 80005d4:	f001 f98e 	bl	80018f4 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1,BMP_ADDR,buf,1,HAL_MAX_DELAY);
 80005d8:	1d3a      	adds	r2, r7, #4
 80005da:	f04f 33ff 	mov.w	r3, #4294967295
 80005de:	9300      	str	r3, [sp, #0]
 80005e0:	2301      	movs	r3, #1
 80005e2:	21ee      	movs	r1, #238	@ 0xee
 80005e4:	4821      	ldr	r0, [pc, #132]	@ (800066c <main+0xcc>)
 80005e6:	f001 fa83 	bl	8001af0 <HAL_I2C_Master_Receive>
	printf("ID : %x\r\n",buf[0]);
 80005ea:	793b      	ldrb	r3, [r7, #4]
 80005ec:	4619      	mov	r1, r3
 80005ee:	4820      	ldr	r0, [pc, #128]	@ (8000670 <main+0xd0>)
 80005f0:	f003 fbd2 	bl	8003d98 <iprintf>

	//Configuration et vérification du capteur
	buf[0]= BMP_ADDR_MODE;
 80005f4:	23f4      	movs	r3, #244	@ 0xf4
 80005f6:	713b      	strb	r3, [r7, #4]
	buf[1]= BMP_MODE;
 80005f8:	23eb      	movs	r3, #235	@ 0xeb
 80005fa:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Master_Transmit(&hi2c1,BMP_ADDR,buf,1,HAL_MAX_DELAY);
 80005fc:	1d3a      	adds	r2, r7, #4
 80005fe:	f04f 33ff 	mov.w	r3, #4294967295
 8000602:	9300      	str	r3, [sp, #0]
 8000604:	2301      	movs	r3, #1
 8000606:	21ee      	movs	r1, #238	@ 0xee
 8000608:	4818      	ldr	r0, [pc, #96]	@ (800066c <main+0xcc>)
 800060a:	f001 f973 	bl	80018f4 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1,BMP_ADDR,buf,1,HAL_MAX_DELAY);
 800060e:	1d3a      	adds	r2, r7, #4
 8000610:	f04f 33ff 	mov.w	r3, #4294967295
 8000614:	9300      	str	r3, [sp, #0]
 8000616:	2301      	movs	r3, #1
 8000618:	21ee      	movs	r1, #238	@ 0xee
 800061a:	4814      	ldr	r0, [pc, #80]	@ (800066c <main+0xcc>)
 800061c:	f001 fa68 	bl	8001af0 <HAL_I2C_Master_Receive>
	printf("Registre : %x\r\n",buf[0]);
 8000620:	793b      	ldrb	r3, [r7, #4]
 8000622:	4619      	mov	r1, r3
 8000624:	4813      	ldr	r0, [pc, #76]	@ (8000674 <main+0xd4>)
 8000626:	f003 fbb7 	bl	8003d98 <iprintf>
	printf("Mode : %x\r\n",buf[1]);
 800062a:	797b      	ldrb	r3, [r7, #5]
 800062c:	4619      	mov	r1, r3
 800062e:	4812      	ldr	r0, [pc, #72]	@ (8000678 <main+0xd8>)
 8000630:	f003 fbb2 	bl	8003d98 <iprintf>


	while (1)
	{
		//code bloquant pour écho
		HAL_UART_Receive( &huart2, &data, 1, HAL_MAX_DELAY );
 8000634:	f107 010f 	add.w	r1, r7, #15
 8000638:	f04f 33ff 	mov.w	r3, #4294967295
 800063c:	2201      	movs	r2, #1
 800063e:	480f      	ldr	r0, [pc, #60]	@ (800067c <main+0xdc>)
 8000640:	f002 ff21 	bl	8003486 <HAL_UART_Receive>
		printf("\r\n");
 8000644:	480e      	ldr	r0, [pc, #56]	@ (8000680 <main+0xe0>)
 8000646:	f003 fc0f 	bl	8003e68 <puts>
		printf("%s\r\n",&data);
 800064a:	f107 030f 	add.w	r3, r7, #15
 800064e:	4619      	mov	r1, r3
 8000650:	480c      	ldr	r0, [pc, #48]	@ (8000684 <main+0xe4>)
 8000652:	f003 fba1 	bl	8003d98 <iprintf>
		HAL_UART_Transmit( &huart2, &data, 1, HAL_MAX_DELAY );
 8000656:	f107 010f 	add.w	r1, r7, #15
 800065a:	f04f 33ff 	mov.w	r3, #4294967295
 800065e:	2201      	movs	r2, #1
 8000660:	4806      	ldr	r0, [pc, #24]	@ (800067c <main+0xdc>)
 8000662:	f002 fe85 	bl	8003370 <HAL_UART_Transmit>
		HAL_UART_Receive( &huart2, &data, 1, HAL_MAX_DELAY );
 8000666:	bf00      	nop
 8000668:	e7e4      	b.n	8000634 <main+0x94>
 800066a:	bf00      	nop
 800066c:	200000ac 	.word	0x200000ac
 8000670:	08004b48 	.word	0x08004b48
 8000674:	08004b54 	.word	0x08004b54
 8000678:	08004b64 	.word	0x08004b64
 800067c:	20000148 	.word	0x20000148
 8000680:	08004b70 	.word	0x08004b70
 8000684:	08004b74 	.word	0x08004b74

08000688 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b094      	sub	sp, #80	@ 0x50
 800068c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068e:	f107 031c 	add.w	r3, r7, #28
 8000692:	2234      	movs	r2, #52	@ 0x34
 8000694:	2100      	movs	r1, #0
 8000696:	4618      	mov	r0, r3
 8000698:	f003 fcc6 	bl	8004028 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800069c:	f107 0308 	add.w	r3, r7, #8
 80006a0:	2200      	movs	r2, #0
 80006a2:	601a      	str	r2, [r3, #0]
 80006a4:	605a      	str	r2, [r3, #4]
 80006a6:	609a      	str	r2, [r3, #8]
 80006a8:	60da      	str	r2, [r3, #12]
 80006aa:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80006ac:	2300      	movs	r3, #0
 80006ae:	607b      	str	r3, [r7, #4]
 80006b0:	4b2c      	ldr	r3, [pc, #176]	@ (8000764 <SystemClock_Config+0xdc>)
 80006b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006b4:	4a2b      	ldr	r2, [pc, #172]	@ (8000764 <SystemClock_Config+0xdc>)
 80006b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80006bc:	4b29      	ldr	r3, [pc, #164]	@ (8000764 <SystemClock_Config+0xdc>)
 80006be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006c4:	607b      	str	r3, [r7, #4]
 80006c6:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006c8:	2300      	movs	r3, #0
 80006ca:	603b      	str	r3, [r7, #0]
 80006cc:	4b26      	ldr	r3, [pc, #152]	@ (8000768 <SystemClock_Config+0xe0>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a25      	ldr	r2, [pc, #148]	@ (8000768 <SystemClock_Config+0xe0>)
 80006d2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006d6:	6013      	str	r3, [r2, #0]
 80006d8:	4b23      	ldr	r3, [pc, #140]	@ (8000768 <SystemClock_Config+0xe0>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006e0:	603b      	str	r3, [r7, #0]
 80006e2:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006e4:	2301      	movs	r3, #1
 80006e6:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006e8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006ec:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ee:	2302      	movs	r3, #2
 80006f0:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006f2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006f6:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = 4;
 80006f8:	2304      	movs	r3, #4
 80006fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 180;
 80006fc:	23b4      	movs	r3, #180	@ 0xb4
 80006fe:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000700:	2302      	movs	r3, #2
 8000702:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8000704:	2302      	movs	r3, #2
 8000706:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 8000708:	2302      	movs	r3, #2
 800070a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800070c:	f107 031c 	add.w	r3, r7, #28
 8000710:	4618      	mov	r0, r3
 8000712:	f002 fb3f 	bl	8002d94 <HAL_RCC_OscConfig>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <SystemClock_Config+0x98>
	{
		Error_Handler();
 800071c:	f000 f94a 	bl	80009b4 <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000720:	f001 ff9e 	bl	8002660 <HAL_PWREx_EnableOverDrive>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <SystemClock_Config+0xa6>
	{
		Error_Handler();
 800072a:	f000 f943 	bl	80009b4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800072e:	230f      	movs	r3, #15
 8000730:	60bb      	str	r3, [r7, #8]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000732:	2302      	movs	r3, #2
 8000734:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000736:	2300      	movs	r3, #0
 8000738:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800073a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800073e:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000740:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000744:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000746:	f107 0308 	add.w	r3, r7, #8
 800074a:	2105      	movs	r1, #5
 800074c:	4618      	mov	r0, r3
 800074e:	f001 ffd7 	bl	8002700 <HAL_RCC_ClockConfig>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	d001      	beq.n	800075c <SystemClock_Config+0xd4>
	{
		Error_Handler();
 8000758:	f000 f92c 	bl	80009b4 <Error_Handler>
	}
}
 800075c:	bf00      	nop
 800075e:	3750      	adds	r7, #80	@ 0x50
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	40023800 	.word	0x40023800
 8000768:	40007000 	.word	0x40007000

0800076c <MX_CAN1_Init>:
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
	/* USER CODE END CAN1_Init 0 */

	/* USER CODE BEGIN CAN1_Init 1 */

	/* USER CODE END CAN1_Init 1 */
	hcan1.Instance = CAN1;
 8000770:	4b16      	ldr	r3, [pc, #88]	@ (80007cc <MX_CAN1_Init+0x60>)
 8000772:	4a17      	ldr	r2, [pc, #92]	@ (80007d0 <MX_CAN1_Init+0x64>)
 8000774:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 16;
 8000776:	4b15      	ldr	r3, [pc, #84]	@ (80007cc <MX_CAN1_Init+0x60>)
 8000778:	2210      	movs	r2, #16
 800077a:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 800077c:	4b13      	ldr	r3, [pc, #76]	@ (80007cc <MX_CAN1_Init+0x60>)
 800077e:	2200      	movs	r2, #0
 8000780:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000782:	4b12      	ldr	r3, [pc, #72]	@ (80007cc <MX_CAN1_Init+0x60>)
 8000784:	2200      	movs	r2, #0
 8000786:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000788:	4b10      	ldr	r3, [pc, #64]	@ (80007cc <MX_CAN1_Init+0x60>)
 800078a:	2200      	movs	r2, #0
 800078c:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800078e:	4b0f      	ldr	r3, [pc, #60]	@ (80007cc <MX_CAN1_Init+0x60>)
 8000790:	2200      	movs	r2, #0
 8000792:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 8000794:	4b0d      	ldr	r3, [pc, #52]	@ (80007cc <MX_CAN1_Init+0x60>)
 8000796:	2200      	movs	r2, #0
 8000798:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 800079a:	4b0c      	ldr	r3, [pc, #48]	@ (80007cc <MX_CAN1_Init+0x60>)
 800079c:	2200      	movs	r2, #0
 800079e:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 80007a0:	4b0a      	ldr	r3, [pc, #40]	@ (80007cc <MX_CAN1_Init+0x60>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 80007a6:	4b09      	ldr	r3, [pc, #36]	@ (80007cc <MX_CAN1_Init+0x60>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 80007ac:	4b07      	ldr	r3, [pc, #28]	@ (80007cc <MX_CAN1_Init+0x60>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 80007b2:	4b06      	ldr	r3, [pc, #24]	@ (80007cc <MX_CAN1_Init+0x60>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80007b8:	4804      	ldr	r0, [pc, #16]	@ (80007cc <MX_CAN1_Init+0x60>)
 80007ba:	f000 fbc7 	bl	8000f4c <HAL_CAN_Init>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <MX_CAN1_Init+0x5c>
	{
		Error_Handler();
 80007c4:	f000 f8f6 	bl	80009b4 <Error_Handler>
	}
	/* USER CODE BEGIN CAN1_Init 2 */

	/* USER CODE END CAN1_Init 2 */

}
 80007c8:	bf00      	nop
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	20000084 	.word	0x20000084
 80007d0:	40006400 	.word	0x40006400

080007d4 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80007d8:	4b12      	ldr	r3, [pc, #72]	@ (8000824 <MX_I2C1_Init+0x50>)
 80007da:	4a13      	ldr	r2, [pc, #76]	@ (8000828 <MX_I2C1_Init+0x54>)
 80007dc:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 80007de:	4b11      	ldr	r3, [pc, #68]	@ (8000824 <MX_I2C1_Init+0x50>)
 80007e0:	4a12      	ldr	r2, [pc, #72]	@ (800082c <MX_I2C1_Init+0x58>)
 80007e2:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000824 <MX_I2C1_Init+0x50>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80007ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000824 <MX_I2C1_Init+0x50>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000824 <MX_I2C1_Init+0x50>)
 80007f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007f6:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000824 <MX_I2C1_Init+0x50>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80007fe:	4b09      	ldr	r3, [pc, #36]	@ (8000824 <MX_I2C1_Init+0x50>)
 8000800:	2200      	movs	r2, #0
 8000802:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000804:	4b07      	ldr	r3, [pc, #28]	@ (8000824 <MX_I2C1_Init+0x50>)
 8000806:	2200      	movs	r2, #0
 8000808:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800080a:	4b06      	ldr	r3, [pc, #24]	@ (8000824 <MX_I2C1_Init+0x50>)
 800080c:	2200      	movs	r2, #0
 800080e:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000810:	4804      	ldr	r0, [pc, #16]	@ (8000824 <MX_I2C1_Init+0x50>)
 8000812:	f000 ff2b 	bl	800166c <HAL_I2C_Init>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 800081c:	f000 f8ca 	bl	80009b4 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000820:	bf00      	nop
 8000822:	bd80      	pop	{r7, pc}
 8000824:	200000ac 	.word	0x200000ac
 8000828:	40005400 	.word	0x40005400
 800082c:	000186a0 	.word	0x000186a0

08000830 <MX_UART4_Init>:
 * @brief UART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART4_Init(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
	/* USER CODE END UART4_Init 0 */

	/* USER CODE BEGIN UART4_Init 1 */

	/* USER CODE END UART4_Init 1 */
	huart4.Instance = UART4;
 8000834:	4b11      	ldr	r3, [pc, #68]	@ (800087c <MX_UART4_Init+0x4c>)
 8000836:	4a12      	ldr	r2, [pc, #72]	@ (8000880 <MX_UART4_Init+0x50>)
 8000838:	601a      	str	r2, [r3, #0]
	huart4.Init.BaudRate = 115200;
 800083a:	4b10      	ldr	r3, [pc, #64]	@ (800087c <MX_UART4_Init+0x4c>)
 800083c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000840:	605a      	str	r2, [r3, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000842:	4b0e      	ldr	r3, [pc, #56]	@ (800087c <MX_UART4_Init+0x4c>)
 8000844:	2200      	movs	r2, #0
 8000846:	609a      	str	r2, [r3, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 8000848:	4b0c      	ldr	r3, [pc, #48]	@ (800087c <MX_UART4_Init+0x4c>)
 800084a:	2200      	movs	r2, #0
 800084c:	60da      	str	r2, [r3, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 800084e:	4b0b      	ldr	r3, [pc, #44]	@ (800087c <MX_UART4_Init+0x4c>)
 8000850:	2200      	movs	r2, #0
 8000852:	611a      	str	r2, [r3, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 8000854:	4b09      	ldr	r3, [pc, #36]	@ (800087c <MX_UART4_Init+0x4c>)
 8000856:	220c      	movs	r2, #12
 8000858:	615a      	str	r2, [r3, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800085a:	4b08      	ldr	r3, [pc, #32]	@ (800087c <MX_UART4_Init+0x4c>)
 800085c:	2200      	movs	r2, #0
 800085e:	619a      	str	r2, [r3, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000860:	4b06      	ldr	r3, [pc, #24]	@ (800087c <MX_UART4_Init+0x4c>)
 8000862:	2200      	movs	r2, #0
 8000864:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart4) != HAL_OK)
 8000866:	4805      	ldr	r0, [pc, #20]	@ (800087c <MX_UART4_Init+0x4c>)
 8000868:	f002 fd32 	bl	80032d0 <HAL_UART_Init>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <MX_UART4_Init+0x46>
	{
		Error_Handler();
 8000872:	f000 f89f 	bl	80009b4 <Error_Handler>
	}
	/* USER CODE BEGIN UART4_Init 2 */

	/* USER CODE END UART4_Init 2 */

}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	20000100 	.word	0x20000100
 8000880:	40004c00 	.word	0x40004c00

08000884 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000888:	4b11      	ldr	r3, [pc, #68]	@ (80008d0 <MX_USART2_UART_Init+0x4c>)
 800088a:	4a12      	ldr	r2, [pc, #72]	@ (80008d4 <MX_USART2_UART_Init+0x50>)
 800088c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800088e:	4b10      	ldr	r3, [pc, #64]	@ (80008d0 <MX_USART2_UART_Init+0x4c>)
 8000890:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000894:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000896:	4b0e      	ldr	r3, [pc, #56]	@ (80008d0 <MX_USART2_UART_Init+0x4c>)
 8000898:	2200      	movs	r2, #0
 800089a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800089c:	4b0c      	ldr	r3, [pc, #48]	@ (80008d0 <MX_USART2_UART_Init+0x4c>)
 800089e:	2200      	movs	r2, #0
 80008a0:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80008a2:	4b0b      	ldr	r3, [pc, #44]	@ (80008d0 <MX_USART2_UART_Init+0x4c>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80008a8:	4b09      	ldr	r3, [pc, #36]	@ (80008d0 <MX_USART2_UART_Init+0x4c>)
 80008aa:	220c      	movs	r2, #12
 80008ac:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ae:	4b08      	ldr	r3, [pc, #32]	@ (80008d0 <MX_USART2_UART_Init+0x4c>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008b4:	4b06      	ldr	r3, [pc, #24]	@ (80008d0 <MX_USART2_UART_Init+0x4c>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80008ba:	4805      	ldr	r0, [pc, #20]	@ (80008d0 <MX_USART2_UART_Init+0x4c>)
 80008bc:	f002 fd08 	bl	80032d0 <HAL_UART_Init>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 80008c6:	f000 f875 	bl	80009b4 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80008ca:	bf00      	nop
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	20000148 	.word	0x20000148
 80008d4:	40004400 	.word	0x40004400

080008d8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b08a      	sub	sp, #40	@ 0x28
 80008dc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008de:	f107 0314 	add.w	r3, r7, #20
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
 80008e6:	605a      	str	r2, [r3, #4]
 80008e8:	609a      	str	r2, [r3, #8]
 80008ea:	60da      	str	r2, [r3, #12]
 80008ec:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80008ee:	2300      	movs	r3, #0
 80008f0:	613b      	str	r3, [r7, #16]
 80008f2:	4b2d      	ldr	r3, [pc, #180]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f6:	4a2c      	ldr	r2, [pc, #176]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 80008f8:	f043 0304 	orr.w	r3, r3, #4
 80008fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008fe:	4b2a      	ldr	r3, [pc, #168]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000902:	f003 0304 	and.w	r3, r3, #4
 8000906:	613b      	str	r3, [r7, #16]
 8000908:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800090a:	2300      	movs	r3, #0
 800090c:	60fb      	str	r3, [r7, #12]
 800090e:	4b26      	ldr	r3, [pc, #152]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000912:	4a25      	ldr	r2, [pc, #148]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 8000914:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000918:	6313      	str	r3, [r2, #48]	@ 0x30
 800091a:	4b23      	ldr	r3, [pc, #140]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 800091c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000922:	60fb      	str	r3, [r7, #12]
 8000924:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	60bb      	str	r3, [r7, #8]
 800092a:	4b1f      	ldr	r3, [pc, #124]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800092e:	4a1e      	ldr	r2, [pc, #120]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 8000930:	f043 0301 	orr.w	r3, r3, #1
 8000934:	6313      	str	r3, [r2, #48]	@ 0x30
 8000936:	4b1c      	ldr	r3, [pc, #112]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093a:	f003 0301 	and.w	r3, r3, #1
 800093e:	60bb      	str	r3, [r7, #8]
 8000940:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	607b      	str	r3, [r7, #4]
 8000946:	4b18      	ldr	r3, [pc, #96]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094a:	4a17      	ldr	r2, [pc, #92]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 800094c:	f043 0302 	orr.w	r3, r3, #2
 8000950:	6313      	str	r3, [r2, #48]	@ 0x30
 8000952:	4b15      	ldr	r3, [pc, #84]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000956:	f003 0302 	and.w	r3, r3, #2
 800095a:	607b      	str	r3, [r7, #4]
 800095c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800095e:	2200      	movs	r2, #0
 8000960:	2120      	movs	r1, #32
 8000962:	4812      	ldr	r0, [pc, #72]	@ (80009ac <MX_GPIO_Init+0xd4>)
 8000964:	f000 fe68 	bl	8001638 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8000968:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800096c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800096e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000972:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000974:	2300      	movs	r3, #0
 8000976:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000978:	f107 0314 	add.w	r3, r7, #20
 800097c:	4619      	mov	r1, r3
 800097e:	480c      	ldr	r0, [pc, #48]	@ (80009b0 <MX_GPIO_Init+0xd8>)
 8000980:	f000 fcc6 	bl	8001310 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 8000984:	2320      	movs	r3, #32
 8000986:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000988:	2301      	movs	r3, #1
 800098a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000990:	2300      	movs	r3, #0
 8000992:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000994:	f107 0314 	add.w	r3, r7, #20
 8000998:	4619      	mov	r1, r3
 800099a:	4804      	ldr	r0, [pc, #16]	@ (80009ac <MX_GPIO_Init+0xd4>)
 800099c:	f000 fcb8 	bl	8001310 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80009a0:	bf00      	nop
 80009a2:	3728      	adds	r7, #40	@ 0x28
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	40023800 	.word	0x40023800
 80009ac:	40020000 	.word	0x40020000
 80009b0:	40020800 	.word	0x40020800

080009b4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009b8:	b672      	cpsid	i
}
 80009ba:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80009bc:	bf00      	nop
 80009be:	e7fd      	b.n	80009bc <Error_Handler+0x8>

080009c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	607b      	str	r3, [r7, #4]
 80009ca:	4b10      	ldr	r3, [pc, #64]	@ (8000a0c <HAL_MspInit+0x4c>)
 80009cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009ce:	4a0f      	ldr	r2, [pc, #60]	@ (8000a0c <HAL_MspInit+0x4c>)
 80009d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80009d6:	4b0d      	ldr	r3, [pc, #52]	@ (8000a0c <HAL_MspInit+0x4c>)
 80009d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009de:	607b      	str	r3, [r7, #4]
 80009e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009e2:	2300      	movs	r3, #0
 80009e4:	603b      	str	r3, [r7, #0]
 80009e6:	4b09      	ldr	r3, [pc, #36]	@ (8000a0c <HAL_MspInit+0x4c>)
 80009e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ea:	4a08      	ldr	r2, [pc, #32]	@ (8000a0c <HAL_MspInit+0x4c>)
 80009ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80009f2:	4b06      	ldr	r3, [pc, #24]	@ (8000a0c <HAL_MspInit+0x4c>)
 80009f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009fa:	603b      	str	r3, [r7, #0]
 80009fc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80009fe:	2007      	movs	r0, #7
 8000a00:	f000 fc52 	bl	80012a8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a04:	bf00      	nop
 8000a06:	3708      	adds	r7, #8
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	40023800 	.word	0x40023800

08000a10 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b08a      	sub	sp, #40	@ 0x28
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a18:	f107 0314 	add.w	r3, r7, #20
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	601a      	str	r2, [r3, #0]
 8000a20:	605a      	str	r2, [r3, #4]
 8000a22:	609a      	str	r2, [r3, #8]
 8000a24:	60da      	str	r2, [r3, #12]
 8000a26:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a19      	ldr	r2, [pc, #100]	@ (8000a94 <HAL_CAN_MspInit+0x84>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d12c      	bne.n	8000a8c <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	613b      	str	r3, [r7, #16]
 8000a36:	4b18      	ldr	r3, [pc, #96]	@ (8000a98 <HAL_CAN_MspInit+0x88>)
 8000a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a3a:	4a17      	ldr	r2, [pc, #92]	@ (8000a98 <HAL_CAN_MspInit+0x88>)
 8000a3c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000a40:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a42:	4b15      	ldr	r3, [pc, #84]	@ (8000a98 <HAL_CAN_MspInit+0x88>)
 8000a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000a4a:	613b      	str	r3, [r7, #16]
 8000a4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60fb      	str	r3, [r7, #12]
 8000a52:	4b11      	ldr	r3, [pc, #68]	@ (8000a98 <HAL_CAN_MspInit+0x88>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a56:	4a10      	ldr	r2, [pc, #64]	@ (8000a98 <HAL_CAN_MspInit+0x88>)
 8000a58:	f043 0301 	orr.w	r3, r3, #1
 8000a5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a98 <HAL_CAN_MspInit+0x88>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a62:	f003 0301 	and.w	r3, r3, #1
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000a6a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000a6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a70:	2302      	movs	r3, #2
 8000a72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a74:	2300      	movs	r3, #0
 8000a76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a78:	2303      	movs	r3, #3
 8000a7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000a7c:	2309      	movs	r3, #9
 8000a7e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a80:	f107 0314 	add.w	r3, r7, #20
 8000a84:	4619      	mov	r1, r3
 8000a86:	4805      	ldr	r0, [pc, #20]	@ (8000a9c <HAL_CAN_MspInit+0x8c>)
 8000a88:	f000 fc42 	bl	8001310 <HAL_GPIO_Init>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000a8c:	bf00      	nop
 8000a8e:	3728      	adds	r7, #40	@ 0x28
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	40006400 	.word	0x40006400
 8000a98:	40023800 	.word	0x40023800
 8000a9c:	40020000 	.word	0x40020000

08000aa0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b08a      	sub	sp, #40	@ 0x28
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa8:	f107 0314 	add.w	r3, r7, #20
 8000aac:	2200      	movs	r2, #0
 8000aae:	601a      	str	r2, [r3, #0]
 8000ab0:	605a      	str	r2, [r3, #4]
 8000ab2:	609a      	str	r2, [r3, #8]
 8000ab4:	60da      	str	r2, [r3, #12]
 8000ab6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a19      	ldr	r2, [pc, #100]	@ (8000b24 <HAL_I2C_MspInit+0x84>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d12c      	bne.n	8000b1c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	613b      	str	r3, [r7, #16]
 8000ac6:	4b18      	ldr	r3, [pc, #96]	@ (8000b28 <HAL_I2C_MspInit+0x88>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aca:	4a17      	ldr	r2, [pc, #92]	@ (8000b28 <HAL_I2C_MspInit+0x88>)
 8000acc:	f043 0302 	orr.w	r3, r3, #2
 8000ad0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ad2:	4b15      	ldr	r3, [pc, #84]	@ (8000b28 <HAL_I2C_MspInit+0x88>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad6:	f003 0302 	and.w	r3, r3, #2
 8000ada:	613b      	str	r3, [r7, #16]
 8000adc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ade:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000ae2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ae4:	2312      	movs	r3, #18
 8000ae6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aec:	2303      	movs	r3, #3
 8000aee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000af0:	2304      	movs	r3, #4
 8000af2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000af4:	f107 0314 	add.w	r3, r7, #20
 8000af8:	4619      	mov	r1, r3
 8000afa:	480c      	ldr	r0, [pc, #48]	@ (8000b2c <HAL_I2C_MspInit+0x8c>)
 8000afc:	f000 fc08 	bl	8001310 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b00:	2300      	movs	r3, #0
 8000b02:	60fb      	str	r3, [r7, #12]
 8000b04:	4b08      	ldr	r3, [pc, #32]	@ (8000b28 <HAL_I2C_MspInit+0x88>)
 8000b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b08:	4a07      	ldr	r2, [pc, #28]	@ (8000b28 <HAL_I2C_MspInit+0x88>)
 8000b0a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b0e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b10:	4b05      	ldr	r3, [pc, #20]	@ (8000b28 <HAL_I2C_MspInit+0x88>)
 8000b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b18:	60fb      	str	r3, [r7, #12]
 8000b1a:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000b1c:	bf00      	nop
 8000b1e:	3728      	adds	r7, #40	@ 0x28
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	40005400 	.word	0x40005400
 8000b28:	40023800 	.word	0x40023800
 8000b2c:	40020400 	.word	0x40020400

08000b30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b08c      	sub	sp, #48	@ 0x30
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b38:	f107 031c 	add.w	r3, r7, #28
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	601a      	str	r2, [r3, #0]
 8000b40:	605a      	str	r2, [r3, #4]
 8000b42:	609a      	str	r2, [r3, #8]
 8000b44:	60da      	str	r2, [r3, #12]
 8000b46:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a32      	ldr	r2, [pc, #200]	@ (8000c18 <HAL_UART_MspInit+0xe8>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d12c      	bne.n	8000bac <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000b52:	2300      	movs	r3, #0
 8000b54:	61bb      	str	r3, [r7, #24]
 8000b56:	4b31      	ldr	r3, [pc, #196]	@ (8000c1c <HAL_UART_MspInit+0xec>)
 8000b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b5a:	4a30      	ldr	r2, [pc, #192]	@ (8000c1c <HAL_UART_MspInit+0xec>)
 8000b5c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000b60:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b62:	4b2e      	ldr	r3, [pc, #184]	@ (8000c1c <HAL_UART_MspInit+0xec>)
 8000b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b66:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000b6a:	61bb      	str	r3, [r7, #24]
 8000b6c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6e:	2300      	movs	r3, #0
 8000b70:	617b      	str	r3, [r7, #20]
 8000b72:	4b2a      	ldr	r3, [pc, #168]	@ (8000c1c <HAL_UART_MspInit+0xec>)
 8000b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b76:	4a29      	ldr	r2, [pc, #164]	@ (8000c1c <HAL_UART_MspInit+0xec>)
 8000b78:	f043 0301 	orr.w	r3, r3, #1
 8000b7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b7e:	4b27      	ldr	r3, [pc, #156]	@ (8000c1c <HAL_UART_MspInit+0xec>)
 8000b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b82:	f003 0301 	and.w	r3, r3, #1
 8000b86:	617b      	str	r3, [r7, #20]
 8000b88:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000b8a:	2303      	movs	r3, #3
 8000b8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b8e:	2302      	movs	r3, #2
 8000b90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b92:	2300      	movs	r3, #0
 8000b94:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b96:	2303      	movs	r3, #3
 8000b98:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000b9a:	2308      	movs	r3, #8
 8000b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b9e:	f107 031c 	add.w	r3, r7, #28
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	481e      	ldr	r0, [pc, #120]	@ (8000c20 <HAL_UART_MspInit+0xf0>)
 8000ba6:	f000 fbb3 	bl	8001310 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000baa:	e030      	b.n	8000c0e <HAL_UART_MspInit+0xde>
  else if(huart->Instance==USART2)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a1c      	ldr	r2, [pc, #112]	@ (8000c24 <HAL_UART_MspInit+0xf4>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d12b      	bne.n	8000c0e <HAL_UART_MspInit+0xde>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	613b      	str	r3, [r7, #16]
 8000bba:	4b18      	ldr	r3, [pc, #96]	@ (8000c1c <HAL_UART_MspInit+0xec>)
 8000bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bbe:	4a17      	ldr	r2, [pc, #92]	@ (8000c1c <HAL_UART_MspInit+0xec>)
 8000bc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bc6:	4b15      	ldr	r3, [pc, #84]	@ (8000c1c <HAL_UART_MspInit+0xec>)
 8000bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bce:	613b      	str	r3, [r7, #16]
 8000bd0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	60fb      	str	r3, [r7, #12]
 8000bd6:	4b11      	ldr	r3, [pc, #68]	@ (8000c1c <HAL_UART_MspInit+0xec>)
 8000bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bda:	4a10      	ldr	r2, [pc, #64]	@ (8000c1c <HAL_UART_MspInit+0xec>)
 8000bdc:	f043 0301 	orr.w	r3, r3, #1
 8000be0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000be2:	4b0e      	ldr	r3, [pc, #56]	@ (8000c1c <HAL_UART_MspInit+0xec>)
 8000be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be6:	f003 0301 	and.w	r3, r3, #1
 8000bea:	60fb      	str	r3, [r7, #12]
 8000bec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000bee:	230c      	movs	r3, #12
 8000bf0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bfa:	2303      	movs	r3, #3
 8000bfc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bfe:	2307      	movs	r3, #7
 8000c00:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c02:	f107 031c 	add.w	r3, r7, #28
 8000c06:	4619      	mov	r1, r3
 8000c08:	4805      	ldr	r0, [pc, #20]	@ (8000c20 <HAL_UART_MspInit+0xf0>)
 8000c0a:	f000 fb81 	bl	8001310 <HAL_GPIO_Init>
}
 8000c0e:	bf00      	nop
 8000c10:	3730      	adds	r7, #48	@ 0x30
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	40004c00 	.word	0x40004c00
 8000c1c:	40023800 	.word	0x40023800
 8000c20:	40020000 	.word	0x40020000
 8000c24:	40004400 	.word	0x40004400

08000c28 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000c30:	1d39      	adds	r1, r7, #4
 8000c32:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c36:	2201      	movs	r2, #1
 8000c38:	4803      	ldr	r0, [pc, #12]	@ (8000c48 <__io_putchar+0x20>)
 8000c3a:	f002 fb99 	bl	8003370 <HAL_UART_Transmit>

  return ch;
 8000c3e:	687b      	ldr	r3, [r7, #4]
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	3708      	adds	r7, #8
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	20000148 	.word	0x20000148

08000c4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c50:	bf00      	nop
 8000c52:	e7fd      	b.n	8000c50 <NMI_Handler+0x4>

08000c54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c58:	bf00      	nop
 8000c5a:	e7fd      	b.n	8000c58 <HardFault_Handler+0x4>

08000c5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c60:	bf00      	nop
 8000c62:	e7fd      	b.n	8000c60 <MemManage_Handler+0x4>

08000c64 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c68:	bf00      	nop
 8000c6a:	e7fd      	b.n	8000c68 <BusFault_Handler+0x4>

08000c6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c70:	bf00      	nop
 8000c72:	e7fd      	b.n	8000c70 <UsageFault_Handler+0x4>

08000c74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr

08000c82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c82:	b480      	push	{r7}
 8000c84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c86:	bf00      	nop
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr

08000c90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c94:	bf00      	nop
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr

08000c9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c9e:	b580      	push	{r7, lr}
 8000ca0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ca2:	f000 f933 	bl	8000f0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ca6:	bf00      	nop
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000caa:	b580      	push	{r7, lr}
 8000cac:	b086      	sub	sp, #24
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	60f8      	str	r0, [r7, #12]
 8000cb2:	60b9      	str	r1, [r7, #8]
 8000cb4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	617b      	str	r3, [r7, #20]
 8000cba:	e00a      	b.n	8000cd2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000cbc:	f3af 8000 	nop.w
 8000cc0:	4601      	mov	r1, r0
 8000cc2:	68bb      	ldr	r3, [r7, #8]
 8000cc4:	1c5a      	adds	r2, r3, #1
 8000cc6:	60ba      	str	r2, [r7, #8]
 8000cc8:	b2ca      	uxtb	r2, r1
 8000cca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	3301      	adds	r3, #1
 8000cd0:	617b      	str	r3, [r7, #20]
 8000cd2:	697a      	ldr	r2, [r7, #20]
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	429a      	cmp	r2, r3
 8000cd8:	dbf0      	blt.n	8000cbc <_read+0x12>
  }

  return len;
 8000cda:	687b      	ldr	r3, [r7, #4]
}
 8000cdc:	4618      	mov	r0, r3
 8000cde:	3718      	adds	r7, #24
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}

08000ce4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b086      	sub	sp, #24
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	60f8      	str	r0, [r7, #12]
 8000cec:	60b9      	str	r1, [r7, #8]
 8000cee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	617b      	str	r3, [r7, #20]
 8000cf4:	e009      	b.n	8000d0a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	1c5a      	adds	r2, r3, #1
 8000cfa:	60ba      	str	r2, [r7, #8]
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f7ff ff92 	bl	8000c28 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d04:	697b      	ldr	r3, [r7, #20]
 8000d06:	3301      	adds	r3, #1
 8000d08:	617b      	str	r3, [r7, #20]
 8000d0a:	697a      	ldr	r2, [r7, #20]
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	dbf1      	blt.n	8000cf6 <_write+0x12>
  }
  return len;
 8000d12:	687b      	ldr	r3, [r7, #4]
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	3718      	adds	r7, #24
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}

08000d1c <_close>:

int _close(int file)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d28:	4618      	mov	r0, r3
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr

08000d34 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
 8000d3c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d44:	605a      	str	r2, [r3, #4]
  return 0;
 8000d46:	2300      	movs	r3, #0
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	370c      	adds	r7, #12
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr

08000d54 <_isatty>:

int _isatty(int file)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d5c:	2301      	movs	r3, #1
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr

08000d6a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d6a:	b480      	push	{r7}
 8000d6c:	b085      	sub	sp, #20
 8000d6e:	af00      	add	r7, sp, #0
 8000d70:	60f8      	str	r0, [r7, #12]
 8000d72:	60b9      	str	r1, [r7, #8]
 8000d74:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d76:	2300      	movs	r3, #0
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	3714      	adds	r7, #20
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr

08000d84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b086      	sub	sp, #24
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d8c:	4a14      	ldr	r2, [pc, #80]	@ (8000de0 <_sbrk+0x5c>)
 8000d8e:	4b15      	ldr	r3, [pc, #84]	@ (8000de4 <_sbrk+0x60>)
 8000d90:	1ad3      	subs	r3, r2, r3
 8000d92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d98:	4b13      	ldr	r3, [pc, #76]	@ (8000de8 <_sbrk+0x64>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d102      	bne.n	8000da6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000da0:	4b11      	ldr	r3, [pc, #68]	@ (8000de8 <_sbrk+0x64>)
 8000da2:	4a12      	ldr	r2, [pc, #72]	@ (8000dec <_sbrk+0x68>)
 8000da4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000da6:	4b10      	ldr	r3, [pc, #64]	@ (8000de8 <_sbrk+0x64>)
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	4413      	add	r3, r2
 8000dae:	693a      	ldr	r2, [r7, #16]
 8000db0:	429a      	cmp	r2, r3
 8000db2:	d207      	bcs.n	8000dc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000db4:	f003 f986 	bl	80040c4 <__errno>
 8000db8:	4603      	mov	r3, r0
 8000dba:	220c      	movs	r2, #12
 8000dbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dbe:	f04f 33ff 	mov.w	r3, #4294967295
 8000dc2:	e009      	b.n	8000dd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dc4:	4b08      	ldr	r3, [pc, #32]	@ (8000de8 <_sbrk+0x64>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dca:	4b07      	ldr	r3, [pc, #28]	@ (8000de8 <_sbrk+0x64>)
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	4413      	add	r3, r2
 8000dd2:	4a05      	ldr	r2, [pc, #20]	@ (8000de8 <_sbrk+0x64>)
 8000dd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dd6:	68fb      	ldr	r3, [r7, #12]
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	3718      	adds	r7, #24
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	20020000 	.word	0x20020000
 8000de4:	00000400 	.word	0x00000400
 8000de8:	20000190 	.word	0x20000190
 8000dec:	200002e8 	.word	0x200002e8

08000df0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000df4:	4b06      	ldr	r3, [pc, #24]	@ (8000e10 <SystemInit+0x20>)
 8000df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dfa:	4a05      	ldr	r2, [pc, #20]	@ (8000e10 <SystemInit+0x20>)
 8000dfc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e04:	bf00      	nop
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	e000ed00 	.word	0xe000ed00

08000e14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e4c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000e18:	f7ff ffea 	bl	8000df0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e1c:	480c      	ldr	r0, [pc, #48]	@ (8000e50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e1e:	490d      	ldr	r1, [pc, #52]	@ (8000e54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e20:	4a0d      	ldr	r2, [pc, #52]	@ (8000e58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e24:	e002      	b.n	8000e2c <LoopCopyDataInit>

08000e26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e2a:	3304      	adds	r3, #4

08000e2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e30:	d3f9      	bcc.n	8000e26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e32:	4a0a      	ldr	r2, [pc, #40]	@ (8000e5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e34:	4c0a      	ldr	r4, [pc, #40]	@ (8000e60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e38:	e001      	b.n	8000e3e <LoopFillZerobss>

08000e3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e3c:	3204      	adds	r2, #4

08000e3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e40:	d3fb      	bcc.n	8000e3a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000e42:	f003 f945 	bl	80040d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e46:	f7ff fbab 	bl	80005a0 <main>
  bx  lr    
 8000e4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e54:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000e58:	08004bd8 	.word	0x08004bd8
  ldr r2, =_sbss
 8000e5c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000e60:	200002e4 	.word	0x200002e4

08000e64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e64:	e7fe      	b.n	8000e64 <ADC_IRQHandler>
	...

08000e68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea8 <HAL_Init+0x40>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a0d      	ldr	r2, [pc, #52]	@ (8000ea8 <HAL_Init+0x40>)
 8000e72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e78:	4b0b      	ldr	r3, [pc, #44]	@ (8000ea8 <HAL_Init+0x40>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a0a      	ldr	r2, [pc, #40]	@ (8000ea8 <HAL_Init+0x40>)
 8000e7e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e84:	4b08      	ldr	r3, [pc, #32]	@ (8000ea8 <HAL_Init+0x40>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a07      	ldr	r2, [pc, #28]	@ (8000ea8 <HAL_Init+0x40>)
 8000e8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e90:	2003      	movs	r0, #3
 8000e92:	f000 fa09 	bl	80012a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e96:	2000      	movs	r0, #0
 8000e98:	f000 f808 	bl	8000eac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e9c:	f7ff fd90 	bl	80009c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ea0:	2300      	movs	r3, #0
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	40023c00 	.word	0x40023c00

08000eac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eb4:	4b12      	ldr	r3, [pc, #72]	@ (8000f00 <HAL_InitTick+0x54>)
 8000eb6:	681a      	ldr	r2, [r3, #0]
 8000eb8:	4b12      	ldr	r3, [pc, #72]	@ (8000f04 <HAL_InitTick+0x58>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ec2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ec6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f000 fa13 	bl	80012f6 <HAL_SYSTICK_Config>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	e00e      	b.n	8000ef8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	2b0f      	cmp	r3, #15
 8000ede:	d80a      	bhi.n	8000ef6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	6879      	ldr	r1, [r7, #4]
 8000ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ee8:	f000 f9e9 	bl	80012be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000eec:	4a06      	ldr	r2, [pc, #24]	@ (8000f08 <HAL_InitTick+0x5c>)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	e000      	b.n	8000ef8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ef6:	2301      	movs	r3, #1
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	3708      	adds	r7, #8
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	20000000 	.word	0x20000000
 8000f04:	20000008 	.word	0x20000008
 8000f08:	20000004 	.word	0x20000004

08000f0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f10:	4b06      	ldr	r3, [pc, #24]	@ (8000f2c <HAL_IncTick+0x20>)
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	461a      	mov	r2, r3
 8000f16:	4b06      	ldr	r3, [pc, #24]	@ (8000f30 <HAL_IncTick+0x24>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4413      	add	r3, r2
 8000f1c:	4a04      	ldr	r2, [pc, #16]	@ (8000f30 <HAL_IncTick+0x24>)
 8000f1e:	6013      	str	r3, [r2, #0]
}
 8000f20:	bf00      	nop
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	20000008 	.word	0x20000008
 8000f30:	20000194 	.word	0x20000194

08000f34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  return uwTick;
 8000f38:	4b03      	ldr	r3, [pc, #12]	@ (8000f48 <HAL_GetTick+0x14>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	20000194 	.word	0x20000194

08000f4c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d101      	bne.n	8000f5e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	e0ed      	b.n	800113a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d102      	bne.n	8000f70 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000f6a:	6878      	ldr	r0, [r7, #4]
 8000f6c:	f7ff fd50 	bl	8000a10 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	681a      	ldr	r2, [r3, #0]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f042 0201 	orr.w	r2, r2, #1
 8000f7e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f80:	f7ff ffd8 	bl	8000f34 <HAL_GetTick>
 8000f84:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000f86:	e012      	b.n	8000fae <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000f88:	f7ff ffd4 	bl	8000f34 <HAL_GetTick>
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	1ad3      	subs	r3, r2, r3
 8000f92:	2b0a      	cmp	r3, #10
 8000f94:	d90b      	bls.n	8000fae <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f9a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2205      	movs	r2, #5
 8000fa6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000faa:	2301      	movs	r3, #1
 8000fac:	e0c5      	b.n	800113a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	f003 0301 	and.w	r3, r3, #1
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d0e5      	beq.n	8000f88 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	681a      	ldr	r2, [r3, #0]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f022 0202 	bic.w	r2, r2, #2
 8000fca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000fcc:	f7ff ffb2 	bl	8000f34 <HAL_GetTick>
 8000fd0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000fd2:	e012      	b.n	8000ffa <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000fd4:	f7ff ffae 	bl	8000f34 <HAL_GetTick>
 8000fd8:	4602      	mov	r2, r0
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	1ad3      	subs	r3, r2, r3
 8000fde:	2b0a      	cmp	r3, #10
 8000fe0:	d90b      	bls.n	8000ffa <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fe6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	2205      	movs	r2, #5
 8000ff2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	e09f      	b.n	800113a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	f003 0302 	and.w	r3, r3, #2
 8001004:	2b00      	cmp	r3, #0
 8001006:	d1e5      	bne.n	8000fd4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	7e1b      	ldrb	r3, [r3, #24]
 800100c:	2b01      	cmp	r3, #1
 800100e:	d108      	bne.n	8001022 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	681a      	ldr	r2, [r3, #0]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	e007      	b.n	8001032 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	681a      	ldr	r2, [r3, #0]
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001030:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	7e5b      	ldrb	r3, [r3, #25]
 8001036:	2b01      	cmp	r3, #1
 8001038:	d108      	bne.n	800104c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	e007      	b.n	800105c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	681a      	ldr	r2, [r3, #0]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800105a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	7e9b      	ldrb	r3, [r3, #26]
 8001060:	2b01      	cmp	r3, #1
 8001062:	d108      	bne.n	8001076 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	681a      	ldr	r2, [r3, #0]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f042 0220 	orr.w	r2, r2, #32
 8001072:	601a      	str	r2, [r3, #0]
 8001074:	e007      	b.n	8001086 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f022 0220 	bic.w	r2, r2, #32
 8001084:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	7edb      	ldrb	r3, [r3, #27]
 800108a:	2b01      	cmp	r3, #1
 800108c:	d108      	bne.n	80010a0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f022 0210 	bic.w	r2, r2, #16
 800109c:	601a      	str	r2, [r3, #0]
 800109e:	e007      	b.n	80010b0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	681a      	ldr	r2, [r3, #0]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f042 0210 	orr.w	r2, r2, #16
 80010ae:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	7f1b      	ldrb	r3, [r3, #28]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d108      	bne.n	80010ca <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f042 0208 	orr.w	r2, r2, #8
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	e007      	b.n	80010da <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f022 0208 	bic.w	r2, r2, #8
 80010d8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	7f5b      	ldrb	r3, [r3, #29]
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d108      	bne.n	80010f4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f042 0204 	orr.w	r2, r2, #4
 80010f0:	601a      	str	r2, [r3, #0]
 80010f2:	e007      	b.n	8001104 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	681a      	ldr	r2, [r3, #0]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f022 0204 	bic.w	r2, r2, #4
 8001102:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	689a      	ldr	r2, [r3, #8]
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	68db      	ldr	r3, [r3, #12]
 800110c:	431a      	orrs	r2, r3
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	691b      	ldr	r3, [r3, #16]
 8001112:	431a      	orrs	r2, r3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	695b      	ldr	r3, [r3, #20]
 8001118:	ea42 0103 	orr.w	r1, r2, r3
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	1e5a      	subs	r2, r3, #1
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	430a      	orrs	r2, r1
 8001128:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2200      	movs	r2, #0
 800112e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2201      	movs	r2, #1
 8001134:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001138:	2300      	movs	r3, #0
}
 800113a:	4618      	mov	r0, r3
 800113c:	3710      	adds	r7, #16
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
	...

08001144 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001144:	b480      	push	{r7}
 8001146:	b085      	sub	sp, #20
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	f003 0307 	and.w	r3, r3, #7
 8001152:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001154:	4b0c      	ldr	r3, [pc, #48]	@ (8001188 <__NVIC_SetPriorityGrouping+0x44>)
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800115a:	68ba      	ldr	r2, [r7, #8]
 800115c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001160:	4013      	ands	r3, r2
 8001162:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800116c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001170:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001174:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001176:	4a04      	ldr	r2, [pc, #16]	@ (8001188 <__NVIC_SetPriorityGrouping+0x44>)
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	60d3      	str	r3, [r2, #12]
}
 800117c:	bf00      	nop
 800117e:	3714      	adds	r7, #20
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr
 8001188:	e000ed00 	.word	0xe000ed00

0800118c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001190:	4b04      	ldr	r3, [pc, #16]	@ (80011a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	0a1b      	lsrs	r3, r3, #8
 8001196:	f003 0307 	and.w	r3, r3, #7
}
 800119a:	4618      	mov	r0, r3
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr
 80011a4:	e000ed00 	.word	0xe000ed00

080011a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	6039      	str	r1, [r7, #0]
 80011b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	db0a      	blt.n	80011d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	b2da      	uxtb	r2, r3
 80011c0:	490c      	ldr	r1, [pc, #48]	@ (80011f4 <__NVIC_SetPriority+0x4c>)
 80011c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c6:	0112      	lsls	r2, r2, #4
 80011c8:	b2d2      	uxtb	r2, r2
 80011ca:	440b      	add	r3, r1
 80011cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011d0:	e00a      	b.n	80011e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	b2da      	uxtb	r2, r3
 80011d6:	4908      	ldr	r1, [pc, #32]	@ (80011f8 <__NVIC_SetPriority+0x50>)
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	f003 030f 	and.w	r3, r3, #15
 80011de:	3b04      	subs	r3, #4
 80011e0:	0112      	lsls	r2, r2, #4
 80011e2:	b2d2      	uxtb	r2, r2
 80011e4:	440b      	add	r3, r1
 80011e6:	761a      	strb	r2, [r3, #24]
}
 80011e8:	bf00      	nop
 80011ea:	370c      	adds	r7, #12
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr
 80011f4:	e000e100 	.word	0xe000e100
 80011f8:	e000ed00 	.word	0xe000ed00

080011fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b089      	sub	sp, #36	@ 0x24
 8001200:	af00      	add	r7, sp, #0
 8001202:	60f8      	str	r0, [r7, #12]
 8001204:	60b9      	str	r1, [r7, #8]
 8001206:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	f003 0307 	and.w	r3, r3, #7
 800120e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001210:	69fb      	ldr	r3, [r7, #28]
 8001212:	f1c3 0307 	rsb	r3, r3, #7
 8001216:	2b04      	cmp	r3, #4
 8001218:	bf28      	it	cs
 800121a:	2304      	movcs	r3, #4
 800121c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800121e:	69fb      	ldr	r3, [r7, #28]
 8001220:	3304      	adds	r3, #4
 8001222:	2b06      	cmp	r3, #6
 8001224:	d902      	bls.n	800122c <NVIC_EncodePriority+0x30>
 8001226:	69fb      	ldr	r3, [r7, #28]
 8001228:	3b03      	subs	r3, #3
 800122a:	e000      	b.n	800122e <NVIC_EncodePriority+0x32>
 800122c:	2300      	movs	r3, #0
 800122e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001230:	f04f 32ff 	mov.w	r2, #4294967295
 8001234:	69bb      	ldr	r3, [r7, #24]
 8001236:	fa02 f303 	lsl.w	r3, r2, r3
 800123a:	43da      	mvns	r2, r3
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	401a      	ands	r2, r3
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001244:	f04f 31ff 	mov.w	r1, #4294967295
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	fa01 f303 	lsl.w	r3, r1, r3
 800124e:	43d9      	mvns	r1, r3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001254:	4313      	orrs	r3, r2
         );
}
 8001256:	4618      	mov	r0, r3
 8001258:	3724      	adds	r7, #36	@ 0x24
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
	...

08001264 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	3b01      	subs	r3, #1
 8001270:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001274:	d301      	bcc.n	800127a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001276:	2301      	movs	r3, #1
 8001278:	e00f      	b.n	800129a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800127a:	4a0a      	ldr	r2, [pc, #40]	@ (80012a4 <SysTick_Config+0x40>)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	3b01      	subs	r3, #1
 8001280:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001282:	210f      	movs	r1, #15
 8001284:	f04f 30ff 	mov.w	r0, #4294967295
 8001288:	f7ff ff8e 	bl	80011a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800128c:	4b05      	ldr	r3, [pc, #20]	@ (80012a4 <SysTick_Config+0x40>)
 800128e:	2200      	movs	r2, #0
 8001290:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001292:	4b04      	ldr	r3, [pc, #16]	@ (80012a4 <SysTick_Config+0x40>)
 8001294:	2207      	movs	r2, #7
 8001296:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001298:	2300      	movs	r3, #0
}
 800129a:	4618      	mov	r0, r3
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	e000e010 	.word	0xe000e010

080012a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012b0:	6878      	ldr	r0, [r7, #4]
 80012b2:	f7ff ff47 	bl	8001144 <__NVIC_SetPriorityGrouping>
}
 80012b6:	bf00      	nop
 80012b8:	3708      	adds	r7, #8
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}

080012be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012be:	b580      	push	{r7, lr}
 80012c0:	b086      	sub	sp, #24
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	4603      	mov	r3, r0
 80012c6:	60b9      	str	r1, [r7, #8]
 80012c8:	607a      	str	r2, [r7, #4]
 80012ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012d0:	f7ff ff5c 	bl	800118c <__NVIC_GetPriorityGrouping>
 80012d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012d6:	687a      	ldr	r2, [r7, #4]
 80012d8:	68b9      	ldr	r1, [r7, #8]
 80012da:	6978      	ldr	r0, [r7, #20]
 80012dc:	f7ff ff8e 	bl	80011fc <NVIC_EncodePriority>
 80012e0:	4602      	mov	r2, r0
 80012e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012e6:	4611      	mov	r1, r2
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff ff5d 	bl	80011a8 <__NVIC_SetPriority>
}
 80012ee:	bf00      	nop
 80012f0:	3718      	adds	r7, #24
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}

080012f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b082      	sub	sp, #8
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f7ff ffb0 	bl	8001264 <SysTick_Config>
 8001304:	4603      	mov	r3, r0
}
 8001306:	4618      	mov	r0, r3
 8001308:	3708      	adds	r7, #8
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
	...

08001310 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001310:	b480      	push	{r7}
 8001312:	b089      	sub	sp, #36	@ 0x24
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800131a:	2300      	movs	r3, #0
 800131c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800131e:	2300      	movs	r3, #0
 8001320:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001322:	2300      	movs	r3, #0
 8001324:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001326:	2300      	movs	r3, #0
 8001328:	61fb      	str	r3, [r7, #28]
 800132a:	e165      	b.n	80015f8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800132c:	2201      	movs	r2, #1
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	fa02 f303 	lsl.w	r3, r2, r3
 8001334:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	697a      	ldr	r2, [r7, #20]
 800133c:	4013      	ands	r3, r2
 800133e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001340:	693a      	ldr	r2, [r7, #16]
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	429a      	cmp	r2, r3
 8001346:	f040 8154 	bne.w	80015f2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	f003 0303 	and.w	r3, r3, #3
 8001352:	2b01      	cmp	r3, #1
 8001354:	d005      	beq.n	8001362 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800135e:	2b02      	cmp	r3, #2
 8001360:	d130      	bne.n	80013c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	2203      	movs	r2, #3
 800136e:	fa02 f303 	lsl.w	r3, r2, r3
 8001372:	43db      	mvns	r3, r3
 8001374:	69ba      	ldr	r2, [r7, #24]
 8001376:	4013      	ands	r3, r2
 8001378:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	68da      	ldr	r2, [r3, #12]
 800137e:	69fb      	ldr	r3, [r7, #28]
 8001380:	005b      	lsls	r3, r3, #1
 8001382:	fa02 f303 	lsl.w	r3, r2, r3
 8001386:	69ba      	ldr	r2, [r7, #24]
 8001388:	4313      	orrs	r3, r2
 800138a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	69ba      	ldr	r2, [r7, #24]
 8001390:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001398:	2201      	movs	r2, #1
 800139a:	69fb      	ldr	r3, [r7, #28]
 800139c:	fa02 f303 	lsl.w	r3, r2, r3
 80013a0:	43db      	mvns	r3, r3
 80013a2:	69ba      	ldr	r2, [r7, #24]
 80013a4:	4013      	ands	r3, r2
 80013a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	091b      	lsrs	r3, r3, #4
 80013ae:	f003 0201 	and.w	r2, r3, #1
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	fa02 f303 	lsl.w	r3, r2, r3
 80013b8:	69ba      	ldr	r2, [r7, #24]
 80013ba:	4313      	orrs	r3, r2
 80013bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	69ba      	ldr	r2, [r7, #24]
 80013c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f003 0303 	and.w	r3, r3, #3
 80013cc:	2b03      	cmp	r3, #3
 80013ce:	d017      	beq.n	8001400 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	2203      	movs	r2, #3
 80013dc:	fa02 f303 	lsl.w	r3, r2, r3
 80013e0:	43db      	mvns	r3, r3
 80013e2:	69ba      	ldr	r2, [r7, #24]
 80013e4:	4013      	ands	r3, r2
 80013e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	689a      	ldr	r2, [r3, #8]
 80013ec:	69fb      	ldr	r3, [r7, #28]
 80013ee:	005b      	lsls	r3, r3, #1
 80013f0:	fa02 f303 	lsl.w	r3, r2, r3
 80013f4:	69ba      	ldr	r2, [r7, #24]
 80013f6:	4313      	orrs	r3, r2
 80013f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	69ba      	ldr	r2, [r7, #24]
 80013fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	f003 0303 	and.w	r3, r3, #3
 8001408:	2b02      	cmp	r3, #2
 800140a:	d123      	bne.n	8001454 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800140c:	69fb      	ldr	r3, [r7, #28]
 800140e:	08da      	lsrs	r2, r3, #3
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	3208      	adds	r2, #8
 8001414:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001418:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	f003 0307 	and.w	r3, r3, #7
 8001420:	009b      	lsls	r3, r3, #2
 8001422:	220f      	movs	r2, #15
 8001424:	fa02 f303 	lsl.w	r3, r2, r3
 8001428:	43db      	mvns	r3, r3
 800142a:	69ba      	ldr	r2, [r7, #24]
 800142c:	4013      	ands	r3, r2
 800142e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	691a      	ldr	r2, [r3, #16]
 8001434:	69fb      	ldr	r3, [r7, #28]
 8001436:	f003 0307 	and.w	r3, r3, #7
 800143a:	009b      	lsls	r3, r3, #2
 800143c:	fa02 f303 	lsl.w	r3, r2, r3
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	4313      	orrs	r3, r2
 8001444:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	08da      	lsrs	r2, r3, #3
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	3208      	adds	r2, #8
 800144e:	69b9      	ldr	r1, [r7, #24]
 8001450:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800145a:	69fb      	ldr	r3, [r7, #28]
 800145c:	005b      	lsls	r3, r3, #1
 800145e:	2203      	movs	r2, #3
 8001460:	fa02 f303 	lsl.w	r3, r2, r3
 8001464:	43db      	mvns	r3, r3
 8001466:	69ba      	ldr	r2, [r7, #24]
 8001468:	4013      	ands	r3, r2
 800146a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	f003 0203 	and.w	r2, r3, #3
 8001474:	69fb      	ldr	r3, [r7, #28]
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	fa02 f303 	lsl.w	r3, r2, r3
 800147c:	69ba      	ldr	r2, [r7, #24]
 800147e:	4313      	orrs	r3, r2
 8001480:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	69ba      	ldr	r2, [r7, #24]
 8001486:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001490:	2b00      	cmp	r3, #0
 8001492:	f000 80ae 	beq.w	80015f2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	60fb      	str	r3, [r7, #12]
 800149a:	4b5d      	ldr	r3, [pc, #372]	@ (8001610 <HAL_GPIO_Init+0x300>)
 800149c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800149e:	4a5c      	ldr	r2, [pc, #368]	@ (8001610 <HAL_GPIO_Init+0x300>)
 80014a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80014a6:	4b5a      	ldr	r3, [pc, #360]	@ (8001610 <HAL_GPIO_Init+0x300>)
 80014a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014ae:	60fb      	str	r3, [r7, #12]
 80014b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80014b2:	4a58      	ldr	r2, [pc, #352]	@ (8001614 <HAL_GPIO_Init+0x304>)
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	089b      	lsrs	r3, r3, #2
 80014b8:	3302      	adds	r3, #2
 80014ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014c0:	69fb      	ldr	r3, [r7, #28]
 80014c2:	f003 0303 	and.w	r3, r3, #3
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	220f      	movs	r2, #15
 80014ca:	fa02 f303 	lsl.w	r3, r2, r3
 80014ce:	43db      	mvns	r3, r3
 80014d0:	69ba      	ldr	r2, [r7, #24]
 80014d2:	4013      	ands	r3, r2
 80014d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	4a4f      	ldr	r2, [pc, #316]	@ (8001618 <HAL_GPIO_Init+0x308>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d025      	beq.n	800152a <HAL_GPIO_Init+0x21a>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	4a4e      	ldr	r2, [pc, #312]	@ (800161c <HAL_GPIO_Init+0x30c>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d01f      	beq.n	8001526 <HAL_GPIO_Init+0x216>
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4a4d      	ldr	r2, [pc, #308]	@ (8001620 <HAL_GPIO_Init+0x310>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d019      	beq.n	8001522 <HAL_GPIO_Init+0x212>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	4a4c      	ldr	r2, [pc, #304]	@ (8001624 <HAL_GPIO_Init+0x314>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d013      	beq.n	800151e <HAL_GPIO_Init+0x20e>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	4a4b      	ldr	r2, [pc, #300]	@ (8001628 <HAL_GPIO_Init+0x318>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d00d      	beq.n	800151a <HAL_GPIO_Init+0x20a>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	4a4a      	ldr	r2, [pc, #296]	@ (800162c <HAL_GPIO_Init+0x31c>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d007      	beq.n	8001516 <HAL_GPIO_Init+0x206>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	4a49      	ldr	r2, [pc, #292]	@ (8001630 <HAL_GPIO_Init+0x320>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d101      	bne.n	8001512 <HAL_GPIO_Init+0x202>
 800150e:	2306      	movs	r3, #6
 8001510:	e00c      	b.n	800152c <HAL_GPIO_Init+0x21c>
 8001512:	2307      	movs	r3, #7
 8001514:	e00a      	b.n	800152c <HAL_GPIO_Init+0x21c>
 8001516:	2305      	movs	r3, #5
 8001518:	e008      	b.n	800152c <HAL_GPIO_Init+0x21c>
 800151a:	2304      	movs	r3, #4
 800151c:	e006      	b.n	800152c <HAL_GPIO_Init+0x21c>
 800151e:	2303      	movs	r3, #3
 8001520:	e004      	b.n	800152c <HAL_GPIO_Init+0x21c>
 8001522:	2302      	movs	r3, #2
 8001524:	e002      	b.n	800152c <HAL_GPIO_Init+0x21c>
 8001526:	2301      	movs	r3, #1
 8001528:	e000      	b.n	800152c <HAL_GPIO_Init+0x21c>
 800152a:	2300      	movs	r3, #0
 800152c:	69fa      	ldr	r2, [r7, #28]
 800152e:	f002 0203 	and.w	r2, r2, #3
 8001532:	0092      	lsls	r2, r2, #2
 8001534:	4093      	lsls	r3, r2
 8001536:	69ba      	ldr	r2, [r7, #24]
 8001538:	4313      	orrs	r3, r2
 800153a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800153c:	4935      	ldr	r1, [pc, #212]	@ (8001614 <HAL_GPIO_Init+0x304>)
 800153e:	69fb      	ldr	r3, [r7, #28]
 8001540:	089b      	lsrs	r3, r3, #2
 8001542:	3302      	adds	r3, #2
 8001544:	69ba      	ldr	r2, [r7, #24]
 8001546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800154a:	4b3a      	ldr	r3, [pc, #232]	@ (8001634 <HAL_GPIO_Init+0x324>)
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	43db      	mvns	r3, r3
 8001554:	69ba      	ldr	r2, [r7, #24]
 8001556:	4013      	ands	r3, r2
 8001558:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001562:	2b00      	cmp	r3, #0
 8001564:	d003      	beq.n	800156e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001566:	69ba      	ldr	r2, [r7, #24]
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	4313      	orrs	r3, r2
 800156c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800156e:	4a31      	ldr	r2, [pc, #196]	@ (8001634 <HAL_GPIO_Init+0x324>)
 8001570:	69bb      	ldr	r3, [r7, #24]
 8001572:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001574:	4b2f      	ldr	r3, [pc, #188]	@ (8001634 <HAL_GPIO_Init+0x324>)
 8001576:	68db      	ldr	r3, [r3, #12]
 8001578:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	43db      	mvns	r3, r3
 800157e:	69ba      	ldr	r2, [r7, #24]
 8001580:	4013      	ands	r3, r2
 8001582:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800158c:	2b00      	cmp	r3, #0
 800158e:	d003      	beq.n	8001598 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001590:	69ba      	ldr	r2, [r7, #24]
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	4313      	orrs	r3, r2
 8001596:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001598:	4a26      	ldr	r2, [pc, #152]	@ (8001634 <HAL_GPIO_Init+0x324>)
 800159a:	69bb      	ldr	r3, [r7, #24]
 800159c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800159e:	4b25      	ldr	r3, [pc, #148]	@ (8001634 <HAL_GPIO_Init+0x324>)
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	43db      	mvns	r3, r3
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	4013      	ands	r3, r2
 80015ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d003      	beq.n	80015c2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80015ba:	69ba      	ldr	r2, [r7, #24]
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	4313      	orrs	r3, r2
 80015c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80015c2:	4a1c      	ldr	r2, [pc, #112]	@ (8001634 <HAL_GPIO_Init+0x324>)
 80015c4:	69bb      	ldr	r3, [r7, #24]
 80015c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80015c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001634 <HAL_GPIO_Init+0x324>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	43db      	mvns	r3, r3
 80015d2:	69ba      	ldr	r2, [r7, #24]
 80015d4:	4013      	ands	r3, r2
 80015d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d003      	beq.n	80015ec <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80015e4:	69ba      	ldr	r2, [r7, #24]
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	4313      	orrs	r3, r2
 80015ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80015ec:	4a11      	ldr	r2, [pc, #68]	@ (8001634 <HAL_GPIO_Init+0x324>)
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	3301      	adds	r3, #1
 80015f6:	61fb      	str	r3, [r7, #28]
 80015f8:	69fb      	ldr	r3, [r7, #28]
 80015fa:	2b0f      	cmp	r3, #15
 80015fc:	f67f ae96 	bls.w	800132c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001600:	bf00      	nop
 8001602:	bf00      	nop
 8001604:	3724      	adds	r7, #36	@ 0x24
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	40023800 	.word	0x40023800
 8001614:	40013800 	.word	0x40013800
 8001618:	40020000 	.word	0x40020000
 800161c:	40020400 	.word	0x40020400
 8001620:	40020800 	.word	0x40020800
 8001624:	40020c00 	.word	0x40020c00
 8001628:	40021000 	.word	0x40021000
 800162c:	40021400 	.word	0x40021400
 8001630:	40021800 	.word	0x40021800
 8001634:	40013c00 	.word	0x40013c00

08001638 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	460b      	mov	r3, r1
 8001642:	807b      	strh	r3, [r7, #2]
 8001644:	4613      	mov	r3, r2
 8001646:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001648:	787b      	ldrb	r3, [r7, #1]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d003      	beq.n	8001656 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800164e:	887a      	ldrh	r2, [r7, #2]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001654:	e003      	b.n	800165e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001656:	887b      	ldrh	r3, [r7, #2]
 8001658:	041a      	lsls	r2, r3, #16
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	619a      	str	r2, [r3, #24]
}
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
	...

0800166c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d101      	bne.n	800167e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e12b      	b.n	80018d6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001684:	b2db      	uxtb	r3, r3
 8001686:	2b00      	cmp	r3, #0
 8001688:	d106      	bne.n	8001698 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2200      	movs	r2, #0
 800168e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001692:	6878      	ldr	r0, [r7, #4]
 8001694:	f7ff fa04 	bl	8000aa0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2224      	movs	r2, #36	@ 0x24
 800169c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f022 0201 	bic.w	r2, r2, #1
 80016ae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80016be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80016ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80016d0:	f001 f908 	bl	80028e4 <HAL_RCC_GetPCLK1Freq>
 80016d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	4a81      	ldr	r2, [pc, #516]	@ (80018e0 <HAL_I2C_Init+0x274>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d807      	bhi.n	80016f0 <HAL_I2C_Init+0x84>
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	4a80      	ldr	r2, [pc, #512]	@ (80018e4 <HAL_I2C_Init+0x278>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	bf94      	ite	ls
 80016e8:	2301      	movls	r3, #1
 80016ea:	2300      	movhi	r3, #0
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	e006      	b.n	80016fe <HAL_I2C_Init+0x92>
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	4a7d      	ldr	r2, [pc, #500]	@ (80018e8 <HAL_I2C_Init+0x27c>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	bf94      	ite	ls
 80016f8:	2301      	movls	r3, #1
 80016fa:	2300      	movhi	r3, #0
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e0e7      	b.n	80018d6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	4a78      	ldr	r2, [pc, #480]	@ (80018ec <HAL_I2C_Init+0x280>)
 800170a:	fba2 2303 	umull	r2, r3, r2, r3
 800170e:	0c9b      	lsrs	r3, r3, #18
 8001710:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	68ba      	ldr	r2, [r7, #8]
 8001722:	430a      	orrs	r2, r1
 8001724:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	6a1b      	ldr	r3, [r3, #32]
 800172c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	4a6a      	ldr	r2, [pc, #424]	@ (80018e0 <HAL_I2C_Init+0x274>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d802      	bhi.n	8001740 <HAL_I2C_Init+0xd4>
 800173a:	68bb      	ldr	r3, [r7, #8]
 800173c:	3301      	adds	r3, #1
 800173e:	e009      	b.n	8001754 <HAL_I2C_Init+0xe8>
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001746:	fb02 f303 	mul.w	r3, r2, r3
 800174a:	4a69      	ldr	r2, [pc, #420]	@ (80018f0 <HAL_I2C_Init+0x284>)
 800174c:	fba2 2303 	umull	r2, r3, r2, r3
 8001750:	099b      	lsrs	r3, r3, #6
 8001752:	3301      	adds	r3, #1
 8001754:	687a      	ldr	r2, [r7, #4]
 8001756:	6812      	ldr	r2, [r2, #0]
 8001758:	430b      	orrs	r3, r1
 800175a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	69db      	ldr	r3, [r3, #28]
 8001762:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001766:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	495c      	ldr	r1, [pc, #368]	@ (80018e0 <HAL_I2C_Init+0x274>)
 8001770:	428b      	cmp	r3, r1
 8001772:	d819      	bhi.n	80017a8 <HAL_I2C_Init+0x13c>
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	1e59      	subs	r1, r3, #1
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	005b      	lsls	r3, r3, #1
 800177e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001782:	1c59      	adds	r1, r3, #1
 8001784:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001788:	400b      	ands	r3, r1
 800178a:	2b00      	cmp	r3, #0
 800178c:	d00a      	beq.n	80017a4 <HAL_I2C_Init+0x138>
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	1e59      	subs	r1, r3, #1
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	fbb1 f3f3 	udiv	r3, r1, r3
 800179c:	3301      	adds	r3, #1
 800179e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017a2:	e051      	b.n	8001848 <HAL_I2C_Init+0x1dc>
 80017a4:	2304      	movs	r3, #4
 80017a6:	e04f      	b.n	8001848 <HAL_I2C_Init+0x1dc>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d111      	bne.n	80017d4 <HAL_I2C_Init+0x168>
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	1e58      	subs	r0, r3, #1
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6859      	ldr	r1, [r3, #4]
 80017b8:	460b      	mov	r3, r1
 80017ba:	005b      	lsls	r3, r3, #1
 80017bc:	440b      	add	r3, r1
 80017be:	fbb0 f3f3 	udiv	r3, r0, r3
 80017c2:	3301      	adds	r3, #1
 80017c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	bf0c      	ite	eq
 80017cc:	2301      	moveq	r3, #1
 80017ce:	2300      	movne	r3, #0
 80017d0:	b2db      	uxtb	r3, r3
 80017d2:	e012      	b.n	80017fa <HAL_I2C_Init+0x18e>
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	1e58      	subs	r0, r3, #1
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6859      	ldr	r1, [r3, #4]
 80017dc:	460b      	mov	r3, r1
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	440b      	add	r3, r1
 80017e2:	0099      	lsls	r1, r3, #2
 80017e4:	440b      	add	r3, r1
 80017e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80017ea:	3301      	adds	r3, #1
 80017ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	bf0c      	ite	eq
 80017f4:	2301      	moveq	r3, #1
 80017f6:	2300      	movne	r3, #0
 80017f8:	b2db      	uxtb	r3, r3
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <HAL_I2C_Init+0x196>
 80017fe:	2301      	movs	r3, #1
 8001800:	e022      	b.n	8001848 <HAL_I2C_Init+0x1dc>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d10e      	bne.n	8001828 <HAL_I2C_Init+0x1bc>
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	1e58      	subs	r0, r3, #1
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6859      	ldr	r1, [r3, #4]
 8001812:	460b      	mov	r3, r1
 8001814:	005b      	lsls	r3, r3, #1
 8001816:	440b      	add	r3, r1
 8001818:	fbb0 f3f3 	udiv	r3, r0, r3
 800181c:	3301      	adds	r3, #1
 800181e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001822:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001826:	e00f      	b.n	8001848 <HAL_I2C_Init+0x1dc>
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	1e58      	subs	r0, r3, #1
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6859      	ldr	r1, [r3, #4]
 8001830:	460b      	mov	r3, r1
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	440b      	add	r3, r1
 8001836:	0099      	lsls	r1, r3, #2
 8001838:	440b      	add	r3, r1
 800183a:	fbb0 f3f3 	udiv	r3, r0, r3
 800183e:	3301      	adds	r3, #1
 8001840:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001844:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001848:	6879      	ldr	r1, [r7, #4]
 800184a:	6809      	ldr	r1, [r1, #0]
 800184c:	4313      	orrs	r3, r2
 800184e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	69da      	ldr	r2, [r3, #28]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6a1b      	ldr	r3, [r3, #32]
 8001862:	431a      	orrs	r2, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	430a      	orrs	r2, r1
 800186a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001876:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800187a:	687a      	ldr	r2, [r7, #4]
 800187c:	6911      	ldr	r1, [r2, #16]
 800187e:	687a      	ldr	r2, [r7, #4]
 8001880:	68d2      	ldr	r2, [r2, #12]
 8001882:	4311      	orrs	r1, r2
 8001884:	687a      	ldr	r2, [r7, #4]
 8001886:	6812      	ldr	r2, [r2, #0]
 8001888:	430b      	orrs	r3, r1
 800188a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	68db      	ldr	r3, [r3, #12]
 8001892:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	695a      	ldr	r2, [r3, #20]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	699b      	ldr	r3, [r3, #24]
 800189e:	431a      	orrs	r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	430a      	orrs	r2, r1
 80018a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f042 0201 	orr.w	r2, r2, #1
 80018b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2200      	movs	r2, #0
 80018bc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2220      	movs	r2, #32
 80018c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2200      	movs	r2, #0
 80018ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2200      	movs	r2, #0
 80018d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80018d4:	2300      	movs	r3, #0
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3710      	adds	r7, #16
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	000186a0 	.word	0x000186a0
 80018e4:	001e847f 	.word	0x001e847f
 80018e8:	003d08ff 	.word	0x003d08ff
 80018ec:	431bde83 	.word	0x431bde83
 80018f0:	10624dd3 	.word	0x10624dd3

080018f4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b088      	sub	sp, #32
 80018f8:	af02      	add	r7, sp, #8
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	607a      	str	r2, [r7, #4]
 80018fe:	461a      	mov	r2, r3
 8001900:	460b      	mov	r3, r1
 8001902:	817b      	strh	r3, [r7, #10]
 8001904:	4613      	mov	r3, r2
 8001906:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001908:	f7ff fb14 	bl	8000f34 <HAL_GetTick>
 800190c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001914:	b2db      	uxtb	r3, r3
 8001916:	2b20      	cmp	r3, #32
 8001918:	f040 80e0 	bne.w	8001adc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	9300      	str	r3, [sp, #0]
 8001920:	2319      	movs	r3, #25
 8001922:	2201      	movs	r2, #1
 8001924:	4970      	ldr	r1, [pc, #448]	@ (8001ae8 <HAL_I2C_Master_Transmit+0x1f4>)
 8001926:	68f8      	ldr	r0, [r7, #12]
 8001928:	f000 fc64 	bl	80021f4 <I2C_WaitOnFlagUntilTimeout>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001932:	2302      	movs	r3, #2
 8001934:	e0d3      	b.n	8001ade <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800193c:	2b01      	cmp	r3, #1
 800193e:	d101      	bne.n	8001944 <HAL_I2C_Master_Transmit+0x50>
 8001940:	2302      	movs	r3, #2
 8001942:	e0cc      	b.n	8001ade <HAL_I2C_Master_Transmit+0x1ea>
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	2201      	movs	r2, #1
 8001948:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 0301 	and.w	r3, r3, #1
 8001956:	2b01      	cmp	r3, #1
 8001958:	d007      	beq.n	800196a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	681a      	ldr	r2, [r3, #0]
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f042 0201 	orr.w	r2, r2, #1
 8001968:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001978:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	2221      	movs	r2, #33	@ 0x21
 800197e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	2210      	movs	r2, #16
 8001986:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	2200      	movs	r2, #0
 800198e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	687a      	ldr	r2, [r7, #4]
 8001994:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	893a      	ldrh	r2, [r7, #8]
 800199a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019a0:	b29a      	uxth	r2, r3
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	4a50      	ldr	r2, [pc, #320]	@ (8001aec <HAL_I2C_Master_Transmit+0x1f8>)
 80019aa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80019ac:	8979      	ldrh	r1, [r7, #10]
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	6a3a      	ldr	r2, [r7, #32]
 80019b2:	68f8      	ldr	r0, [r7, #12]
 80019b4:	f000 face 	bl	8001f54 <I2C_MasterRequestWrite>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	e08d      	b.n	8001ade <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80019c2:	2300      	movs	r3, #0
 80019c4:	613b      	str	r3, [r7, #16]
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	695b      	ldr	r3, [r3, #20]
 80019cc:	613b      	str	r3, [r7, #16]
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	699b      	ldr	r3, [r3, #24]
 80019d4:	613b      	str	r3, [r7, #16]
 80019d6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80019d8:	e066      	b.n	8001aa8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019da:	697a      	ldr	r2, [r7, #20]
 80019dc:	6a39      	ldr	r1, [r7, #32]
 80019de:	68f8      	ldr	r0, [r7, #12]
 80019e0:	f000 fd22 	bl	8002428 <I2C_WaitOnTXEFlagUntilTimeout>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d00d      	beq.n	8001a06 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ee:	2b04      	cmp	r3, #4
 80019f0:	d107      	bne.n	8001a02 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001a00:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e06b      	b.n	8001ade <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a0a:	781a      	ldrb	r2, [r3, #0]
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a16:	1c5a      	adds	r2, r3, #1
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	3b01      	subs	r3, #1
 8001a24:	b29a      	uxth	r2, r3
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a2e:	3b01      	subs	r3, #1
 8001a30:	b29a      	uxth	r2, r3
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	695b      	ldr	r3, [r3, #20]
 8001a3c:	f003 0304 	and.w	r3, r3, #4
 8001a40:	2b04      	cmp	r3, #4
 8001a42:	d11b      	bne.n	8001a7c <HAL_I2C_Master_Transmit+0x188>
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d017      	beq.n	8001a7c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a50:	781a      	ldrb	r2, [r3, #0]
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a5c:	1c5a      	adds	r2, r3, #1
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a66:	b29b      	uxth	r3, r3
 8001a68:	3b01      	subs	r3, #1
 8001a6a:	b29a      	uxth	r2, r3
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a74:	3b01      	subs	r3, #1
 8001a76:	b29a      	uxth	r2, r3
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a7c:	697a      	ldr	r2, [r7, #20]
 8001a7e:	6a39      	ldr	r1, [r7, #32]
 8001a80:	68f8      	ldr	r0, [r7, #12]
 8001a82:	f000 fd19 	bl	80024b8 <I2C_WaitOnBTFFlagUntilTimeout>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d00d      	beq.n	8001aa8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a90:	2b04      	cmp	r3, #4
 8001a92:	d107      	bne.n	8001aa4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001aa2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e01a      	b.n	8001ade <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d194      	bne.n	80019da <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001abe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	2220      	movs	r2, #32
 8001ac4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	2200      	movs	r2, #0
 8001acc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	e000      	b.n	8001ade <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001adc:	2302      	movs	r3, #2
  }
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3718      	adds	r7, #24
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	00100002 	.word	0x00100002
 8001aec:	ffff0000 	.word	0xffff0000

08001af0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b08c      	sub	sp, #48	@ 0x30
 8001af4:	af02      	add	r7, sp, #8
 8001af6:	60f8      	str	r0, [r7, #12]
 8001af8:	607a      	str	r2, [r7, #4]
 8001afa:	461a      	mov	r2, r3
 8001afc:	460b      	mov	r3, r1
 8001afe:	817b      	strh	r3, [r7, #10]
 8001b00:	4613      	mov	r3, r2
 8001b02:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001b04:	f7ff fa16 	bl	8000f34 <HAL_GetTick>
 8001b08:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	2b20      	cmp	r3, #32
 8001b14:	f040 8217 	bne.w	8001f46 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b1a:	9300      	str	r3, [sp, #0]
 8001b1c:	2319      	movs	r3, #25
 8001b1e:	2201      	movs	r2, #1
 8001b20:	497c      	ldr	r1, [pc, #496]	@ (8001d14 <HAL_I2C_Master_Receive+0x224>)
 8001b22:	68f8      	ldr	r0, [r7, #12]
 8001b24:	f000 fb66 	bl	80021f4 <I2C_WaitOnFlagUntilTimeout>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8001b2e:	2302      	movs	r3, #2
 8001b30:	e20a      	b.n	8001f48 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d101      	bne.n	8001b40 <HAL_I2C_Master_Receive+0x50>
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	e203      	b.n	8001f48 <HAL_I2C_Master_Receive+0x458>
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	2201      	movs	r2, #1
 8001b44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d007      	beq.n	8001b66 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f042 0201 	orr.w	r2, r2, #1
 8001b64:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001b74:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	2222      	movs	r2, #34	@ 0x22
 8001b7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	2210      	movs	r2, #16
 8001b82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	687a      	ldr	r2, [r7, #4]
 8001b90:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	893a      	ldrh	r2, [r7, #8]
 8001b96:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b9c:	b29a      	uxth	r2, r3
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	4a5c      	ldr	r2, [pc, #368]	@ (8001d18 <HAL_I2C_Master_Receive+0x228>)
 8001ba6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001ba8:	8979      	ldrh	r1, [r7, #10]
 8001baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001bae:	68f8      	ldr	r0, [r7, #12]
 8001bb0:	f000 fa52 	bl	8002058 <I2C_MasterRequestRead>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e1c4      	b.n	8001f48 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d113      	bne.n	8001bee <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	623b      	str	r3, [r7, #32]
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	695b      	ldr	r3, [r3, #20]
 8001bd0:	623b      	str	r3, [r7, #32]
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	623b      	str	r3, [r7, #32]
 8001bda:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	e198      	b.n	8001f20 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d11b      	bne.n	8001c2e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c04:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c06:	2300      	movs	r3, #0
 8001c08:	61fb      	str	r3, [r7, #28]
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	695b      	ldr	r3, [r3, #20]
 8001c10:	61fb      	str	r3, [r7, #28]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	699b      	ldr	r3, [r3, #24]
 8001c18:	61fb      	str	r3, [r7, #28]
 8001c1a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	e178      	b.n	8001f20 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d11b      	bne.n	8001c6e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c44:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001c54:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c56:	2300      	movs	r3, #0
 8001c58:	61bb      	str	r3, [r7, #24]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	695b      	ldr	r3, [r3, #20]
 8001c60:	61bb      	str	r3, [r7, #24]
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	699b      	ldr	r3, [r3, #24]
 8001c68:	61bb      	str	r3, [r7, #24]
 8001c6a:	69bb      	ldr	r3, [r7, #24]
 8001c6c:	e158      	b.n	8001f20 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001c7c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c7e:	2300      	movs	r3, #0
 8001c80:	617b      	str	r3, [r7, #20]
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	695b      	ldr	r3, [r3, #20]
 8001c88:	617b      	str	r3, [r7, #20]
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	699b      	ldr	r3, [r3, #24]
 8001c90:	617b      	str	r3, [r7, #20]
 8001c92:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001c94:	e144      	b.n	8001f20 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c9a:	2b03      	cmp	r3, #3
 8001c9c:	f200 80f1 	bhi.w	8001e82 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ca4:	2b01      	cmp	r3, #1
 8001ca6:	d123      	bne.n	8001cf0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ca8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001caa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001cac:	68f8      	ldr	r0, [r7, #12]
 8001cae:	f000 fc4b 	bl	8002548 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e145      	b.n	8001f48 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	691a      	ldr	r2, [r3, #16]
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cc6:	b2d2      	uxtb	r2, r2
 8001cc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cce:	1c5a      	adds	r2, r3, #1
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cd8:	3b01      	subs	r3, #1
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ce4:	b29b      	uxth	r3, r3
 8001ce6:	3b01      	subs	r3, #1
 8001ce8:	b29a      	uxth	r2, r3
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001cee:	e117      	b.n	8001f20 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cf4:	2b02      	cmp	r3, #2
 8001cf6:	d14e      	bne.n	8001d96 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cfa:	9300      	str	r3, [sp, #0]
 8001cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cfe:	2200      	movs	r2, #0
 8001d00:	4906      	ldr	r1, [pc, #24]	@ (8001d1c <HAL_I2C_Master_Receive+0x22c>)
 8001d02:	68f8      	ldr	r0, [r7, #12]
 8001d04:	f000 fa76 	bl	80021f4 <I2C_WaitOnFlagUntilTimeout>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d008      	beq.n	8001d20 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e11a      	b.n	8001f48 <HAL_I2C_Master_Receive+0x458>
 8001d12:	bf00      	nop
 8001d14:	00100002 	.word	0x00100002
 8001d18:	ffff0000 	.word	0xffff0000
 8001d1c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001d2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	691a      	ldr	r2, [r3, #16]
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d3a:	b2d2      	uxtb	r2, r2
 8001d3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d42:	1c5a      	adds	r2, r3, #1
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d4c:	3b01      	subs	r3, #1
 8001d4e:	b29a      	uxth	r2, r3
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	b29a      	uxth	r2, r3
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	691a      	ldr	r2, [r3, #16]
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d6c:	b2d2      	uxtb	r2, r2
 8001d6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d74:	1c5a      	adds	r2, r3, #1
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d7e:	3b01      	subs	r3, #1
 8001d80:	b29a      	uxth	r2, r3
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	3b01      	subs	r3, #1
 8001d8e:	b29a      	uxth	r2, r3
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001d94:	e0c4      	b.n	8001f20 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d98:	9300      	str	r3, [sp, #0]
 8001d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	496c      	ldr	r1, [pc, #432]	@ (8001f50 <HAL_I2C_Master_Receive+0x460>)
 8001da0:	68f8      	ldr	r0, [r7, #12]
 8001da2:	f000 fa27 	bl	80021f4 <I2C_WaitOnFlagUntilTimeout>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	e0cb      	b.n	8001f48 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001dbe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	691a      	ldr	r2, [r3, #16]
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dca:	b2d2      	uxtb	r2, r2
 8001dcc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dd2:	1c5a      	adds	r2, r3, #1
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ddc:	3b01      	subs	r3, #1
 8001dde:	b29a      	uxth	r2, r3
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001de8:	b29b      	uxth	r3, r3
 8001dea:	3b01      	subs	r3, #1
 8001dec:	b29a      	uxth	r2, r3
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df4:	9300      	str	r3, [sp, #0]
 8001df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001df8:	2200      	movs	r2, #0
 8001dfa:	4955      	ldr	r1, [pc, #340]	@ (8001f50 <HAL_I2C_Master_Receive+0x460>)
 8001dfc:	68f8      	ldr	r0, [r7, #12]
 8001dfe:	f000 f9f9 	bl	80021f4 <I2C_WaitOnFlagUntilTimeout>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e09d      	b.n	8001f48 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e1a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	691a      	ldr	r2, [r3, #16]
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e26:	b2d2      	uxtb	r2, r2
 8001e28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e2e:	1c5a      	adds	r2, r3, #1
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e38:	3b01      	subs	r3, #1
 8001e3a:	b29a      	uxth	r2, r3
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	3b01      	subs	r3, #1
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	691a      	ldr	r2, [r3, #16]
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e58:	b2d2      	uxtb	r2, r2
 8001e5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e60:	1c5a      	adds	r2, r3, #1
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e6a:	3b01      	subs	r3, #1
 8001e6c:	b29a      	uxth	r2, r3
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	3b01      	subs	r3, #1
 8001e7a:	b29a      	uxth	r2, r3
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001e80:	e04e      	b.n	8001f20 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e84:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001e86:	68f8      	ldr	r0, [r7, #12]
 8001e88:	f000 fb5e 	bl	8002548 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e058      	b.n	8001f48 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	691a      	ldr	r2, [r3, #16]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ea0:	b2d2      	uxtb	r2, r2
 8001ea2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ea8:	1c5a      	adds	r2, r3, #1
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001eb2:	3b01      	subs	r3, #1
 8001eb4:	b29a      	uxth	r2, r3
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	3b01      	subs	r3, #1
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	695b      	ldr	r3, [r3, #20]
 8001ece:	f003 0304 	and.w	r3, r3, #4
 8001ed2:	2b04      	cmp	r3, #4
 8001ed4:	d124      	bne.n	8001f20 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001eda:	2b03      	cmp	r3, #3
 8001edc:	d107      	bne.n	8001eee <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001eec:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	691a      	ldr	r2, [r3, #16]
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ef8:	b2d2      	uxtb	r2, r2
 8001efa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f00:	1c5a      	adds	r2, r3, #1
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f0a:	3b01      	subs	r3, #1
 8001f0c:	b29a      	uxth	r2, r3
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	3b01      	subs	r3, #1
 8001f1a:	b29a      	uxth	r2, r3
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	f47f aeb6 	bne.w	8001c96 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	2220      	movs	r2, #32
 8001f2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2200      	movs	r2, #0
 8001f36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001f42:	2300      	movs	r3, #0
 8001f44:	e000      	b.n	8001f48 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8001f46:	2302      	movs	r3, #2
  }
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3728      	adds	r7, #40	@ 0x28
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	00010004 	.word	0x00010004

08001f54 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b088      	sub	sp, #32
 8001f58:	af02      	add	r7, sp, #8
 8001f5a:	60f8      	str	r0, [r7, #12]
 8001f5c:	607a      	str	r2, [r7, #4]
 8001f5e:	603b      	str	r3, [r7, #0]
 8001f60:	460b      	mov	r3, r1
 8001f62:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f68:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	2b08      	cmp	r3, #8
 8001f6e:	d006      	beq.n	8001f7e <I2C_MasterRequestWrite+0x2a>
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d003      	beq.n	8001f7e <I2C_MasterRequestWrite+0x2a>
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001f7c:	d108      	bne.n	8001f90 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	681a      	ldr	r2, [r3, #0]
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f8c:	601a      	str	r2, [r3, #0]
 8001f8e:	e00b      	b.n	8001fa8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f94:	2b12      	cmp	r3, #18
 8001f96:	d107      	bne.n	8001fa8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001fa6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	9300      	str	r3, [sp, #0]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001fb4:	68f8      	ldr	r0, [r7, #12]
 8001fb6:	f000 f91d 	bl	80021f4 <I2C_WaitOnFlagUntilTimeout>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d00d      	beq.n	8001fdc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001fce:	d103      	bne.n	8001fd8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fd6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001fd8:	2303      	movs	r3, #3
 8001fda:	e035      	b.n	8002048 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	691b      	ldr	r3, [r3, #16]
 8001fe0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001fe4:	d108      	bne.n	8001ff8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001fe6:	897b      	ldrh	r3, [r7, #10]
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	461a      	mov	r2, r3
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001ff4:	611a      	str	r2, [r3, #16]
 8001ff6:	e01b      	b.n	8002030 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001ff8:	897b      	ldrh	r3, [r7, #10]
 8001ffa:	11db      	asrs	r3, r3, #7
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	f003 0306 	and.w	r3, r3, #6
 8002002:	b2db      	uxtb	r3, r3
 8002004:	f063 030f 	orn	r3, r3, #15
 8002008:	b2da      	uxtb	r2, r3
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	490e      	ldr	r1, [pc, #56]	@ (8002050 <I2C_MasterRequestWrite+0xfc>)
 8002016:	68f8      	ldr	r0, [r7, #12]
 8002018:	f000 f966 	bl	80022e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e010      	b.n	8002048 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002026:	897b      	ldrh	r3, [r7, #10]
 8002028:	b2da      	uxtb	r2, r3
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	4907      	ldr	r1, [pc, #28]	@ (8002054 <I2C_MasterRequestWrite+0x100>)
 8002036:	68f8      	ldr	r0, [r7, #12]
 8002038:	f000 f956 	bl	80022e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e000      	b.n	8002048 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002046:	2300      	movs	r3, #0
}
 8002048:	4618      	mov	r0, r3
 800204a:	3718      	adds	r7, #24
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	00010008 	.word	0x00010008
 8002054:	00010002 	.word	0x00010002

08002058 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b088      	sub	sp, #32
 800205c:	af02      	add	r7, sp, #8
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	607a      	str	r2, [r7, #4]
 8002062:	603b      	str	r3, [r7, #0]
 8002064:	460b      	mov	r3, r1
 8002066:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800206c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800207c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	2b08      	cmp	r3, #8
 8002082:	d006      	beq.n	8002092 <I2C_MasterRequestRead+0x3a>
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	2b01      	cmp	r3, #1
 8002088:	d003      	beq.n	8002092 <I2C_MasterRequestRead+0x3a>
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002090:	d108      	bne.n	80020a4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80020a0:	601a      	str	r2, [r3, #0]
 80020a2:	e00b      	b.n	80020bc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a8:	2b11      	cmp	r3, #17
 80020aa:	d107      	bne.n	80020bc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80020ba:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	9300      	str	r3, [sp, #0]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2200      	movs	r2, #0
 80020c4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80020c8:	68f8      	ldr	r0, [r7, #12]
 80020ca:	f000 f893 	bl	80021f4 <I2C_WaitOnFlagUntilTimeout>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d00d      	beq.n	80020f0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80020e2:	d103      	bne.n	80020ec <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020ea:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80020ec:	2303      	movs	r3, #3
 80020ee:	e079      	b.n	80021e4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	691b      	ldr	r3, [r3, #16]
 80020f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80020f8:	d108      	bne.n	800210c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80020fa:	897b      	ldrh	r3, [r7, #10]
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	f043 0301 	orr.w	r3, r3, #1
 8002102:	b2da      	uxtb	r2, r3
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	611a      	str	r2, [r3, #16]
 800210a:	e05f      	b.n	80021cc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800210c:	897b      	ldrh	r3, [r7, #10]
 800210e:	11db      	asrs	r3, r3, #7
 8002110:	b2db      	uxtb	r3, r3
 8002112:	f003 0306 	and.w	r3, r3, #6
 8002116:	b2db      	uxtb	r3, r3
 8002118:	f063 030f 	orn	r3, r3, #15
 800211c:	b2da      	uxtb	r2, r3
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	4930      	ldr	r1, [pc, #192]	@ (80021ec <I2C_MasterRequestRead+0x194>)
 800212a:	68f8      	ldr	r0, [r7, #12]
 800212c:	f000 f8dc 	bl	80022e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e054      	b.n	80021e4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800213a:	897b      	ldrh	r3, [r7, #10]
 800213c:	b2da      	uxtb	r2, r3
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	687a      	ldr	r2, [r7, #4]
 8002148:	4929      	ldr	r1, [pc, #164]	@ (80021f0 <I2C_MasterRequestRead+0x198>)
 800214a:	68f8      	ldr	r0, [r7, #12]
 800214c:	f000 f8cc 	bl	80022e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e044      	b.n	80021e4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800215a:	2300      	movs	r3, #0
 800215c:	613b      	str	r3, [r7, #16]
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	695b      	ldr	r3, [r3, #20]
 8002164:	613b      	str	r3, [r7, #16]
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	699b      	ldr	r3, [r3, #24]
 800216c:	613b      	str	r3, [r7, #16]
 800216e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800217e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	9300      	str	r3, [sp, #0]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2200      	movs	r2, #0
 8002188:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800218c:	68f8      	ldr	r0, [r7, #12]
 800218e:	f000 f831 	bl	80021f4 <I2C_WaitOnFlagUntilTimeout>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d00d      	beq.n	80021b4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021a6:	d103      	bne.n	80021b0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021ae:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80021b0:	2303      	movs	r3, #3
 80021b2:	e017      	b.n	80021e4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80021b4:	897b      	ldrh	r3, [r7, #10]
 80021b6:	11db      	asrs	r3, r3, #7
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	f003 0306 	and.w	r3, r3, #6
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	f063 030e 	orn	r3, r3, #14
 80021c4:	b2da      	uxtb	r2, r3
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	4907      	ldr	r1, [pc, #28]	@ (80021f0 <I2C_MasterRequestRead+0x198>)
 80021d2:	68f8      	ldr	r0, [r7, #12]
 80021d4:	f000 f888 	bl	80022e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e000      	b.n	80021e4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80021e2:	2300      	movs	r3, #0
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3718      	adds	r7, #24
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	00010008 	.word	0x00010008
 80021f0:	00010002 	.word	0x00010002

080021f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b084      	sub	sp, #16
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	60f8      	str	r0, [r7, #12]
 80021fc:	60b9      	str	r1, [r7, #8]
 80021fe:	603b      	str	r3, [r7, #0]
 8002200:	4613      	mov	r3, r2
 8002202:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002204:	e048      	b.n	8002298 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800220c:	d044      	beq.n	8002298 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800220e:	f7fe fe91 	bl	8000f34 <HAL_GetTick>
 8002212:	4602      	mov	r2, r0
 8002214:	69bb      	ldr	r3, [r7, #24]
 8002216:	1ad3      	subs	r3, r2, r3
 8002218:	683a      	ldr	r2, [r7, #0]
 800221a:	429a      	cmp	r2, r3
 800221c:	d302      	bcc.n	8002224 <I2C_WaitOnFlagUntilTimeout+0x30>
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d139      	bne.n	8002298 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	0c1b      	lsrs	r3, r3, #16
 8002228:	b2db      	uxtb	r3, r3
 800222a:	2b01      	cmp	r3, #1
 800222c:	d10d      	bne.n	800224a <I2C_WaitOnFlagUntilTimeout+0x56>
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	695b      	ldr	r3, [r3, #20]
 8002234:	43da      	mvns	r2, r3
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	4013      	ands	r3, r2
 800223a:	b29b      	uxth	r3, r3
 800223c:	2b00      	cmp	r3, #0
 800223e:	bf0c      	ite	eq
 8002240:	2301      	moveq	r3, #1
 8002242:	2300      	movne	r3, #0
 8002244:	b2db      	uxtb	r3, r3
 8002246:	461a      	mov	r2, r3
 8002248:	e00c      	b.n	8002264 <I2C_WaitOnFlagUntilTimeout+0x70>
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	699b      	ldr	r3, [r3, #24]
 8002250:	43da      	mvns	r2, r3
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	4013      	ands	r3, r2
 8002256:	b29b      	uxth	r3, r3
 8002258:	2b00      	cmp	r3, #0
 800225a:	bf0c      	ite	eq
 800225c:	2301      	moveq	r3, #1
 800225e:	2300      	movne	r3, #0
 8002260:	b2db      	uxtb	r3, r3
 8002262:	461a      	mov	r2, r3
 8002264:	79fb      	ldrb	r3, [r7, #7]
 8002266:	429a      	cmp	r2, r3
 8002268:	d116      	bne.n	8002298 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2200      	movs	r2, #0
 800226e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	2220      	movs	r2, #32
 8002274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2200      	movs	r2, #0
 800227c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002284:	f043 0220 	orr.w	r2, r3, #32
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2200      	movs	r2, #0
 8002290:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e023      	b.n	80022e0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	0c1b      	lsrs	r3, r3, #16
 800229c:	b2db      	uxtb	r3, r3
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d10d      	bne.n	80022be <I2C_WaitOnFlagUntilTimeout+0xca>
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	695b      	ldr	r3, [r3, #20]
 80022a8:	43da      	mvns	r2, r3
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	4013      	ands	r3, r2
 80022ae:	b29b      	uxth	r3, r3
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	bf0c      	ite	eq
 80022b4:	2301      	moveq	r3, #1
 80022b6:	2300      	movne	r3, #0
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	461a      	mov	r2, r3
 80022bc:	e00c      	b.n	80022d8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	699b      	ldr	r3, [r3, #24]
 80022c4:	43da      	mvns	r2, r3
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	4013      	ands	r3, r2
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	bf0c      	ite	eq
 80022d0:	2301      	moveq	r3, #1
 80022d2:	2300      	movne	r3, #0
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	461a      	mov	r2, r3
 80022d8:	79fb      	ldrb	r3, [r7, #7]
 80022da:	429a      	cmp	r2, r3
 80022dc:	d093      	beq.n	8002206 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80022de:	2300      	movs	r3, #0
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3710      	adds	r7, #16
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	60f8      	str	r0, [r7, #12]
 80022f0:	60b9      	str	r1, [r7, #8]
 80022f2:	607a      	str	r2, [r7, #4]
 80022f4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80022f6:	e071      	b.n	80023dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	695b      	ldr	r3, [r3, #20]
 80022fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002302:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002306:	d123      	bne.n	8002350 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002316:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002320:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	2200      	movs	r2, #0
 8002326:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2220      	movs	r2, #32
 800232c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2200      	movs	r2, #0
 8002334:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233c:	f043 0204 	orr.w	r2, r3, #4
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	2200      	movs	r2, #0
 8002348:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	e067      	b.n	8002420 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002356:	d041      	beq.n	80023dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002358:	f7fe fdec 	bl	8000f34 <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	429a      	cmp	r2, r3
 8002366:	d302      	bcc.n	800236e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d136      	bne.n	80023dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	0c1b      	lsrs	r3, r3, #16
 8002372:	b2db      	uxtb	r3, r3
 8002374:	2b01      	cmp	r3, #1
 8002376:	d10c      	bne.n	8002392 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	695b      	ldr	r3, [r3, #20]
 800237e:	43da      	mvns	r2, r3
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	4013      	ands	r3, r2
 8002384:	b29b      	uxth	r3, r3
 8002386:	2b00      	cmp	r3, #0
 8002388:	bf14      	ite	ne
 800238a:	2301      	movne	r3, #1
 800238c:	2300      	moveq	r3, #0
 800238e:	b2db      	uxtb	r3, r3
 8002390:	e00b      	b.n	80023aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	699b      	ldr	r3, [r3, #24]
 8002398:	43da      	mvns	r2, r3
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	4013      	ands	r3, r2
 800239e:	b29b      	uxth	r3, r3
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	bf14      	ite	ne
 80023a4:	2301      	movne	r3, #1
 80023a6:	2300      	moveq	r3, #0
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d016      	beq.n	80023dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	2200      	movs	r2, #0
 80023b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	2220      	movs	r2, #32
 80023b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2200      	movs	r2, #0
 80023c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c8:	f043 0220 	orr.w	r2, r3, #32
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2200      	movs	r2, #0
 80023d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	e021      	b.n	8002420 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	0c1b      	lsrs	r3, r3, #16
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d10c      	bne.n	8002400 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	695b      	ldr	r3, [r3, #20]
 80023ec:	43da      	mvns	r2, r3
 80023ee:	68bb      	ldr	r3, [r7, #8]
 80023f0:	4013      	ands	r3, r2
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	bf14      	ite	ne
 80023f8:	2301      	movne	r3, #1
 80023fa:	2300      	moveq	r3, #0
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	e00b      	b.n	8002418 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	699b      	ldr	r3, [r3, #24]
 8002406:	43da      	mvns	r2, r3
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	4013      	ands	r3, r2
 800240c:	b29b      	uxth	r3, r3
 800240e:	2b00      	cmp	r3, #0
 8002410:	bf14      	ite	ne
 8002412:	2301      	movne	r3, #1
 8002414:	2300      	moveq	r3, #0
 8002416:	b2db      	uxtb	r3, r3
 8002418:	2b00      	cmp	r3, #0
 800241a:	f47f af6d 	bne.w	80022f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800241e:	2300      	movs	r3, #0
}
 8002420:	4618      	mov	r0, r3
 8002422:	3710      	adds	r7, #16
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}

08002428 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0
 800242e:	60f8      	str	r0, [r7, #12]
 8002430:	60b9      	str	r1, [r7, #8]
 8002432:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002434:	e034      	b.n	80024a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002436:	68f8      	ldr	r0, [r7, #12]
 8002438:	f000 f8e3 	bl	8002602 <I2C_IsAcknowledgeFailed>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e034      	b.n	80024b0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800244c:	d028      	beq.n	80024a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800244e:	f7fe fd71 	bl	8000f34 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	68ba      	ldr	r2, [r7, #8]
 800245a:	429a      	cmp	r2, r3
 800245c:	d302      	bcc.n	8002464 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d11d      	bne.n	80024a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	695b      	ldr	r3, [r3, #20]
 800246a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800246e:	2b80      	cmp	r3, #128	@ 0x80
 8002470:	d016      	beq.n	80024a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2200      	movs	r2, #0
 8002476:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2220      	movs	r2, #32
 800247c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2200      	movs	r2, #0
 8002484:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800248c:	f043 0220 	orr.w	r2, r3, #32
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2200      	movs	r2, #0
 8002498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	e007      	b.n	80024b0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	695b      	ldr	r3, [r3, #20]
 80024a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024aa:	2b80      	cmp	r3, #128	@ 0x80
 80024ac:	d1c3      	bne.n	8002436 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80024ae:	2300      	movs	r3, #0
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3710      	adds	r7, #16
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80024c4:	e034      	b.n	8002530 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80024c6:	68f8      	ldr	r0, [r7, #12]
 80024c8:	f000 f89b 	bl	8002602 <I2C_IsAcknowledgeFailed>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e034      	b.n	8002540 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024dc:	d028      	beq.n	8002530 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024de:	f7fe fd29 	bl	8000f34 <HAL_GetTick>
 80024e2:	4602      	mov	r2, r0
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	1ad3      	subs	r3, r2, r3
 80024e8:	68ba      	ldr	r2, [r7, #8]
 80024ea:	429a      	cmp	r2, r3
 80024ec:	d302      	bcc.n	80024f4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d11d      	bne.n	8002530 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	695b      	ldr	r3, [r3, #20]
 80024fa:	f003 0304 	and.w	r3, r3, #4
 80024fe:	2b04      	cmp	r3, #4
 8002500:	d016      	beq.n	8002530 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	2200      	movs	r2, #0
 8002506:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2220      	movs	r2, #32
 800250c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2200      	movs	r2, #0
 8002514:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800251c:	f043 0220 	orr.w	r2, r3, #32
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2200      	movs	r2, #0
 8002528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e007      	b.n	8002540 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	695b      	ldr	r3, [r3, #20]
 8002536:	f003 0304 	and.w	r3, r3, #4
 800253a:	2b04      	cmp	r3, #4
 800253c:	d1c3      	bne.n	80024c6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800253e:	2300      	movs	r3, #0
}
 8002540:	4618      	mov	r0, r3
 8002542:	3710      	adds	r7, #16
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}

08002548 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002554:	e049      	b.n	80025ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	695b      	ldr	r3, [r3, #20]
 800255c:	f003 0310 	and.w	r3, r3, #16
 8002560:	2b10      	cmp	r3, #16
 8002562:	d119      	bne.n	8002598 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f06f 0210 	mvn.w	r2, #16
 800256c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2200      	movs	r2, #0
 8002572:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2220      	movs	r2, #32
 8002578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2200      	movs	r2, #0
 8002580:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2200      	movs	r2, #0
 8002590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e030      	b.n	80025fa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002598:	f7fe fccc 	bl	8000f34 <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	68ba      	ldr	r2, [r7, #8]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d302      	bcc.n	80025ae <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d11d      	bne.n	80025ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	695b      	ldr	r3, [r3, #20]
 80025b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025b8:	2b40      	cmp	r3, #64	@ 0x40
 80025ba:	d016      	beq.n	80025ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2200      	movs	r2, #0
 80025c0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2220      	movs	r2, #32
 80025c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2200      	movs	r2, #0
 80025ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d6:	f043 0220 	orr.w	r2, r3, #32
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	2200      	movs	r2, #0
 80025e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e007      	b.n	80025fa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	695b      	ldr	r3, [r3, #20]
 80025f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025f4:	2b40      	cmp	r3, #64	@ 0x40
 80025f6:	d1ae      	bne.n	8002556 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80025f8:	2300      	movs	r3, #0
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3710      	adds	r7, #16
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}

08002602 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002602:	b480      	push	{r7}
 8002604:	b083      	sub	sp, #12
 8002606:	af00      	add	r7, sp, #0
 8002608:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	695b      	ldr	r3, [r3, #20]
 8002610:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002614:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002618:	d11b      	bne.n	8002652 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002622:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2200      	movs	r2, #0
 8002628:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2220      	movs	r2, #32
 800262e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263e:	f043 0204 	orr.w	r2, r3, #4
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e000      	b.n	8002654 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002652:	2300      	movs	r3, #0
}
 8002654:	4618      	mov	r0, r3
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002666:	2300      	movs	r3, #0
 8002668:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800266a:	2300      	movs	r3, #0
 800266c:	603b      	str	r3, [r7, #0]
 800266e:	4b20      	ldr	r3, [pc, #128]	@ (80026f0 <HAL_PWREx_EnableOverDrive+0x90>)
 8002670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002672:	4a1f      	ldr	r2, [pc, #124]	@ (80026f0 <HAL_PWREx_EnableOverDrive+0x90>)
 8002674:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002678:	6413      	str	r3, [r2, #64]	@ 0x40
 800267a:	4b1d      	ldr	r3, [pc, #116]	@ (80026f0 <HAL_PWREx_EnableOverDrive+0x90>)
 800267c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800267e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002682:	603b      	str	r3, [r7, #0]
 8002684:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002686:	4b1b      	ldr	r3, [pc, #108]	@ (80026f4 <HAL_PWREx_EnableOverDrive+0x94>)
 8002688:	2201      	movs	r2, #1
 800268a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800268c:	f7fe fc52 	bl	8000f34 <HAL_GetTick>
 8002690:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002692:	e009      	b.n	80026a8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002694:	f7fe fc4e 	bl	8000f34 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80026a2:	d901      	bls.n	80026a8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80026a4:	2303      	movs	r3, #3
 80026a6:	e01f      	b.n	80026e8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80026a8:	4b13      	ldr	r3, [pc, #76]	@ (80026f8 <HAL_PWREx_EnableOverDrive+0x98>)
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026b4:	d1ee      	bne.n	8002694 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80026b6:	4b11      	ldr	r3, [pc, #68]	@ (80026fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80026b8:	2201      	movs	r2, #1
 80026ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80026bc:	f7fe fc3a 	bl	8000f34 <HAL_GetTick>
 80026c0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80026c2:	e009      	b.n	80026d8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80026c4:	f7fe fc36 	bl	8000f34 <HAL_GetTick>
 80026c8:	4602      	mov	r2, r0
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80026d2:	d901      	bls.n	80026d8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e007      	b.n	80026e8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80026d8:	4b07      	ldr	r3, [pc, #28]	@ (80026f8 <HAL_PWREx_EnableOverDrive+0x98>)
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80026e4:	d1ee      	bne.n	80026c4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80026e6:	2300      	movs	r3, #0
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3708      	adds	r7, #8
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	40023800 	.word	0x40023800
 80026f4:	420e0040 	.word	0x420e0040
 80026f8:	40007000 	.word	0x40007000
 80026fc:	420e0044 	.word	0x420e0044

08002700 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d101      	bne.n	8002714 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e0cc      	b.n	80028ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002714:	4b68      	ldr	r3, [pc, #416]	@ (80028b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 030f 	and.w	r3, r3, #15
 800271c:	683a      	ldr	r2, [r7, #0]
 800271e:	429a      	cmp	r2, r3
 8002720:	d90c      	bls.n	800273c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002722:	4b65      	ldr	r3, [pc, #404]	@ (80028b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002724:	683a      	ldr	r2, [r7, #0]
 8002726:	b2d2      	uxtb	r2, r2
 8002728:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800272a:	4b63      	ldr	r3, [pc, #396]	@ (80028b8 <HAL_RCC_ClockConfig+0x1b8>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 030f 	and.w	r3, r3, #15
 8002732:	683a      	ldr	r2, [r7, #0]
 8002734:	429a      	cmp	r2, r3
 8002736:	d001      	beq.n	800273c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e0b8      	b.n	80028ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 0302 	and.w	r3, r3, #2
 8002744:	2b00      	cmp	r3, #0
 8002746:	d020      	beq.n	800278a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0304 	and.w	r3, r3, #4
 8002750:	2b00      	cmp	r3, #0
 8002752:	d005      	beq.n	8002760 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002754:	4b59      	ldr	r3, [pc, #356]	@ (80028bc <HAL_RCC_ClockConfig+0x1bc>)
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	4a58      	ldr	r2, [pc, #352]	@ (80028bc <HAL_RCC_ClockConfig+0x1bc>)
 800275a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800275e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0308 	and.w	r3, r3, #8
 8002768:	2b00      	cmp	r3, #0
 800276a:	d005      	beq.n	8002778 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800276c:	4b53      	ldr	r3, [pc, #332]	@ (80028bc <HAL_RCC_ClockConfig+0x1bc>)
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	4a52      	ldr	r2, [pc, #328]	@ (80028bc <HAL_RCC_ClockConfig+0x1bc>)
 8002772:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002776:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002778:	4b50      	ldr	r3, [pc, #320]	@ (80028bc <HAL_RCC_ClockConfig+0x1bc>)
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	494d      	ldr	r1, [pc, #308]	@ (80028bc <HAL_RCC_ClockConfig+0x1bc>)
 8002786:	4313      	orrs	r3, r2
 8002788:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 0301 	and.w	r3, r3, #1
 8002792:	2b00      	cmp	r3, #0
 8002794:	d044      	beq.n	8002820 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	2b01      	cmp	r3, #1
 800279c:	d107      	bne.n	80027ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800279e:	4b47      	ldr	r3, [pc, #284]	@ (80028bc <HAL_RCC_ClockConfig+0x1bc>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d119      	bne.n	80027de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e07f      	b.n	80028ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	2b02      	cmp	r3, #2
 80027b4:	d003      	beq.n	80027be <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027ba:	2b03      	cmp	r3, #3
 80027bc:	d107      	bne.n	80027ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027be:	4b3f      	ldr	r3, [pc, #252]	@ (80028bc <HAL_RCC_ClockConfig+0x1bc>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d109      	bne.n	80027de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e06f      	b.n	80028ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027ce:	4b3b      	ldr	r3, [pc, #236]	@ (80028bc <HAL_RCC_ClockConfig+0x1bc>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 0302 	and.w	r3, r3, #2
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d101      	bne.n	80027de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e067      	b.n	80028ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027de:	4b37      	ldr	r3, [pc, #220]	@ (80028bc <HAL_RCC_ClockConfig+0x1bc>)
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	f023 0203 	bic.w	r2, r3, #3
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	4934      	ldr	r1, [pc, #208]	@ (80028bc <HAL_RCC_ClockConfig+0x1bc>)
 80027ec:	4313      	orrs	r3, r2
 80027ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027f0:	f7fe fba0 	bl	8000f34 <HAL_GetTick>
 80027f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027f6:	e00a      	b.n	800280e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027f8:	f7fe fb9c 	bl	8000f34 <HAL_GetTick>
 80027fc:	4602      	mov	r2, r0
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002806:	4293      	cmp	r3, r2
 8002808:	d901      	bls.n	800280e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	e04f      	b.n	80028ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800280e:	4b2b      	ldr	r3, [pc, #172]	@ (80028bc <HAL_RCC_ClockConfig+0x1bc>)
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	f003 020c 	and.w	r2, r3, #12
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	429a      	cmp	r2, r3
 800281e:	d1eb      	bne.n	80027f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002820:	4b25      	ldr	r3, [pc, #148]	@ (80028b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 030f 	and.w	r3, r3, #15
 8002828:	683a      	ldr	r2, [r7, #0]
 800282a:	429a      	cmp	r2, r3
 800282c:	d20c      	bcs.n	8002848 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800282e:	4b22      	ldr	r3, [pc, #136]	@ (80028b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002830:	683a      	ldr	r2, [r7, #0]
 8002832:	b2d2      	uxtb	r2, r2
 8002834:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002836:	4b20      	ldr	r3, [pc, #128]	@ (80028b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 030f 	and.w	r3, r3, #15
 800283e:	683a      	ldr	r2, [r7, #0]
 8002840:	429a      	cmp	r2, r3
 8002842:	d001      	beq.n	8002848 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e032      	b.n	80028ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0304 	and.w	r3, r3, #4
 8002850:	2b00      	cmp	r3, #0
 8002852:	d008      	beq.n	8002866 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002854:	4b19      	ldr	r3, [pc, #100]	@ (80028bc <HAL_RCC_ClockConfig+0x1bc>)
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	4916      	ldr	r1, [pc, #88]	@ (80028bc <HAL_RCC_ClockConfig+0x1bc>)
 8002862:	4313      	orrs	r3, r2
 8002864:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 0308 	and.w	r3, r3, #8
 800286e:	2b00      	cmp	r3, #0
 8002870:	d009      	beq.n	8002886 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002872:	4b12      	ldr	r3, [pc, #72]	@ (80028bc <HAL_RCC_ClockConfig+0x1bc>)
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	691b      	ldr	r3, [r3, #16]
 800287e:	00db      	lsls	r3, r3, #3
 8002880:	490e      	ldr	r1, [pc, #56]	@ (80028bc <HAL_RCC_ClockConfig+0x1bc>)
 8002882:	4313      	orrs	r3, r2
 8002884:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002886:	f000 f855 	bl	8002934 <HAL_RCC_GetSysClockFreq>
 800288a:	4602      	mov	r2, r0
 800288c:	4b0b      	ldr	r3, [pc, #44]	@ (80028bc <HAL_RCC_ClockConfig+0x1bc>)
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	091b      	lsrs	r3, r3, #4
 8002892:	f003 030f 	and.w	r3, r3, #15
 8002896:	490a      	ldr	r1, [pc, #40]	@ (80028c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002898:	5ccb      	ldrb	r3, [r1, r3]
 800289a:	fa22 f303 	lsr.w	r3, r2, r3
 800289e:	4a09      	ldr	r2, [pc, #36]	@ (80028c4 <HAL_RCC_ClockConfig+0x1c4>)
 80028a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80028a2:	4b09      	ldr	r3, [pc, #36]	@ (80028c8 <HAL_RCC_ClockConfig+0x1c8>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4618      	mov	r0, r3
 80028a8:	f7fe fb00 	bl	8000eac <HAL_InitTick>

  return HAL_OK;
 80028ac:	2300      	movs	r3, #0
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3710      	adds	r7, #16
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	40023c00 	.word	0x40023c00
 80028bc:	40023800 	.word	0x40023800
 80028c0:	08004b7c 	.word	0x08004b7c
 80028c4:	20000000 	.word	0x20000000
 80028c8:	20000004 	.word	0x20000004

080028cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028d0:	4b03      	ldr	r3, [pc, #12]	@ (80028e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80028d2:	681b      	ldr	r3, [r3, #0]
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	20000000 	.word	0x20000000

080028e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80028e8:	f7ff fff0 	bl	80028cc <HAL_RCC_GetHCLKFreq>
 80028ec:	4602      	mov	r2, r0
 80028ee:	4b05      	ldr	r3, [pc, #20]	@ (8002904 <HAL_RCC_GetPCLK1Freq+0x20>)
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	0a9b      	lsrs	r3, r3, #10
 80028f4:	f003 0307 	and.w	r3, r3, #7
 80028f8:	4903      	ldr	r1, [pc, #12]	@ (8002908 <HAL_RCC_GetPCLK1Freq+0x24>)
 80028fa:	5ccb      	ldrb	r3, [r1, r3]
 80028fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002900:	4618      	mov	r0, r3
 8002902:	bd80      	pop	{r7, pc}
 8002904:	40023800 	.word	0x40023800
 8002908:	08004b8c 	.word	0x08004b8c

0800290c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002910:	f7ff ffdc 	bl	80028cc <HAL_RCC_GetHCLKFreq>
 8002914:	4602      	mov	r2, r0
 8002916:	4b05      	ldr	r3, [pc, #20]	@ (800292c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	0b5b      	lsrs	r3, r3, #13
 800291c:	f003 0307 	and.w	r3, r3, #7
 8002920:	4903      	ldr	r1, [pc, #12]	@ (8002930 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002922:	5ccb      	ldrb	r3, [r1, r3]
 8002924:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002928:	4618      	mov	r0, r3
 800292a:	bd80      	pop	{r7, pc}
 800292c:	40023800 	.word	0x40023800
 8002930:	08004b8c 	.word	0x08004b8c

08002934 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002934:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002938:	b0ae      	sub	sp, #184	@ 0xb8
 800293a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800293c:	2300      	movs	r3, #0
 800293e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002942:	2300      	movs	r3, #0
 8002944:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002948:	2300      	movs	r3, #0
 800294a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800294e:	2300      	movs	r3, #0
 8002950:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002954:	2300      	movs	r3, #0
 8002956:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800295a:	4bcb      	ldr	r3, [pc, #812]	@ (8002c88 <HAL_RCC_GetSysClockFreq+0x354>)
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	f003 030c 	and.w	r3, r3, #12
 8002962:	2b0c      	cmp	r3, #12
 8002964:	f200 8206 	bhi.w	8002d74 <HAL_RCC_GetSysClockFreq+0x440>
 8002968:	a201      	add	r2, pc, #4	@ (adr r2, 8002970 <HAL_RCC_GetSysClockFreq+0x3c>)
 800296a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800296e:	bf00      	nop
 8002970:	080029a5 	.word	0x080029a5
 8002974:	08002d75 	.word	0x08002d75
 8002978:	08002d75 	.word	0x08002d75
 800297c:	08002d75 	.word	0x08002d75
 8002980:	080029ad 	.word	0x080029ad
 8002984:	08002d75 	.word	0x08002d75
 8002988:	08002d75 	.word	0x08002d75
 800298c:	08002d75 	.word	0x08002d75
 8002990:	080029b5 	.word	0x080029b5
 8002994:	08002d75 	.word	0x08002d75
 8002998:	08002d75 	.word	0x08002d75
 800299c:	08002d75 	.word	0x08002d75
 80029a0:	08002ba5 	.word	0x08002ba5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80029a4:	4bb9      	ldr	r3, [pc, #740]	@ (8002c8c <HAL_RCC_GetSysClockFreq+0x358>)
 80029a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80029aa:	e1e7      	b.n	8002d7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80029ac:	4bb8      	ldr	r3, [pc, #736]	@ (8002c90 <HAL_RCC_GetSysClockFreq+0x35c>)
 80029ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80029b2:	e1e3      	b.n	8002d7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029b4:	4bb4      	ldr	r3, [pc, #720]	@ (8002c88 <HAL_RCC_GetSysClockFreq+0x354>)
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80029bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80029c0:	4bb1      	ldr	r3, [pc, #708]	@ (8002c88 <HAL_RCC_GetSysClockFreq+0x354>)
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d071      	beq.n	8002ab0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029cc:	4bae      	ldr	r3, [pc, #696]	@ (8002c88 <HAL_RCC_GetSysClockFreq+0x354>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	099b      	lsrs	r3, r3, #6
 80029d2:	2200      	movs	r2, #0
 80029d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80029d8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80029dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80029e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80029e8:	2300      	movs	r3, #0
 80029ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80029ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80029f2:	4622      	mov	r2, r4
 80029f4:	462b      	mov	r3, r5
 80029f6:	f04f 0000 	mov.w	r0, #0
 80029fa:	f04f 0100 	mov.w	r1, #0
 80029fe:	0159      	lsls	r1, r3, #5
 8002a00:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a04:	0150      	lsls	r0, r2, #5
 8002a06:	4602      	mov	r2, r0
 8002a08:	460b      	mov	r3, r1
 8002a0a:	4621      	mov	r1, r4
 8002a0c:	1a51      	subs	r1, r2, r1
 8002a0e:	6439      	str	r1, [r7, #64]	@ 0x40
 8002a10:	4629      	mov	r1, r5
 8002a12:	eb63 0301 	sbc.w	r3, r3, r1
 8002a16:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a18:	f04f 0200 	mov.w	r2, #0
 8002a1c:	f04f 0300 	mov.w	r3, #0
 8002a20:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002a24:	4649      	mov	r1, r9
 8002a26:	018b      	lsls	r3, r1, #6
 8002a28:	4641      	mov	r1, r8
 8002a2a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002a2e:	4641      	mov	r1, r8
 8002a30:	018a      	lsls	r2, r1, #6
 8002a32:	4641      	mov	r1, r8
 8002a34:	1a51      	subs	r1, r2, r1
 8002a36:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002a38:	4649      	mov	r1, r9
 8002a3a:	eb63 0301 	sbc.w	r3, r3, r1
 8002a3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a40:	f04f 0200 	mov.w	r2, #0
 8002a44:	f04f 0300 	mov.w	r3, #0
 8002a48:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002a4c:	4649      	mov	r1, r9
 8002a4e:	00cb      	lsls	r3, r1, #3
 8002a50:	4641      	mov	r1, r8
 8002a52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a56:	4641      	mov	r1, r8
 8002a58:	00ca      	lsls	r2, r1, #3
 8002a5a:	4610      	mov	r0, r2
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	4603      	mov	r3, r0
 8002a60:	4622      	mov	r2, r4
 8002a62:	189b      	adds	r3, r3, r2
 8002a64:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a66:	462b      	mov	r3, r5
 8002a68:	460a      	mov	r2, r1
 8002a6a:	eb42 0303 	adc.w	r3, r2, r3
 8002a6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a70:	f04f 0200 	mov.w	r2, #0
 8002a74:	f04f 0300 	mov.w	r3, #0
 8002a78:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002a7c:	4629      	mov	r1, r5
 8002a7e:	024b      	lsls	r3, r1, #9
 8002a80:	4621      	mov	r1, r4
 8002a82:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002a86:	4621      	mov	r1, r4
 8002a88:	024a      	lsls	r2, r1, #9
 8002a8a:	4610      	mov	r0, r2
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002a92:	2200      	movs	r2, #0
 8002a94:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002a98:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002a9c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002aa0:	f7fd fc06 	bl	80002b0 <__aeabi_uldivmod>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	460b      	mov	r3, r1
 8002aa8:	4613      	mov	r3, r2
 8002aaa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002aae:	e067      	b.n	8002b80 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ab0:	4b75      	ldr	r3, [pc, #468]	@ (8002c88 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	099b      	lsrs	r3, r3, #6
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002abc:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002ac0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002ac4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ac8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002aca:	2300      	movs	r3, #0
 8002acc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002ace:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002ad2:	4622      	mov	r2, r4
 8002ad4:	462b      	mov	r3, r5
 8002ad6:	f04f 0000 	mov.w	r0, #0
 8002ada:	f04f 0100 	mov.w	r1, #0
 8002ade:	0159      	lsls	r1, r3, #5
 8002ae0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ae4:	0150      	lsls	r0, r2, #5
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	460b      	mov	r3, r1
 8002aea:	4621      	mov	r1, r4
 8002aec:	1a51      	subs	r1, r2, r1
 8002aee:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002af0:	4629      	mov	r1, r5
 8002af2:	eb63 0301 	sbc.w	r3, r3, r1
 8002af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002af8:	f04f 0200 	mov.w	r2, #0
 8002afc:	f04f 0300 	mov.w	r3, #0
 8002b00:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002b04:	4649      	mov	r1, r9
 8002b06:	018b      	lsls	r3, r1, #6
 8002b08:	4641      	mov	r1, r8
 8002b0a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b0e:	4641      	mov	r1, r8
 8002b10:	018a      	lsls	r2, r1, #6
 8002b12:	4641      	mov	r1, r8
 8002b14:	ebb2 0a01 	subs.w	sl, r2, r1
 8002b18:	4649      	mov	r1, r9
 8002b1a:	eb63 0b01 	sbc.w	fp, r3, r1
 8002b1e:	f04f 0200 	mov.w	r2, #0
 8002b22:	f04f 0300 	mov.w	r3, #0
 8002b26:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002b2a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002b2e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002b32:	4692      	mov	sl, r2
 8002b34:	469b      	mov	fp, r3
 8002b36:	4623      	mov	r3, r4
 8002b38:	eb1a 0303 	adds.w	r3, sl, r3
 8002b3c:	623b      	str	r3, [r7, #32]
 8002b3e:	462b      	mov	r3, r5
 8002b40:	eb4b 0303 	adc.w	r3, fp, r3
 8002b44:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b46:	f04f 0200 	mov.w	r2, #0
 8002b4a:	f04f 0300 	mov.w	r3, #0
 8002b4e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002b52:	4629      	mov	r1, r5
 8002b54:	028b      	lsls	r3, r1, #10
 8002b56:	4621      	mov	r1, r4
 8002b58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002b5c:	4621      	mov	r1, r4
 8002b5e:	028a      	lsls	r2, r1, #10
 8002b60:	4610      	mov	r0, r2
 8002b62:	4619      	mov	r1, r3
 8002b64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b68:	2200      	movs	r2, #0
 8002b6a:	673b      	str	r3, [r7, #112]	@ 0x70
 8002b6c:	677a      	str	r2, [r7, #116]	@ 0x74
 8002b6e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002b72:	f7fd fb9d 	bl	80002b0 <__aeabi_uldivmod>
 8002b76:	4602      	mov	r2, r0
 8002b78:	460b      	mov	r3, r1
 8002b7a:	4613      	mov	r3, r2
 8002b7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002b80:	4b41      	ldr	r3, [pc, #260]	@ (8002c88 <HAL_RCC_GetSysClockFreq+0x354>)
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	0c1b      	lsrs	r3, r3, #16
 8002b86:	f003 0303 	and.w	r3, r3, #3
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002b92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002b96:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b9e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002ba2:	e0eb      	b.n	8002d7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ba4:	4b38      	ldr	r3, [pc, #224]	@ (8002c88 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002bac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002bb0:	4b35      	ldr	r3, [pc, #212]	@ (8002c88 <HAL_RCC_GetSysClockFreq+0x354>)
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d06b      	beq.n	8002c94 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bbc:	4b32      	ldr	r3, [pc, #200]	@ (8002c88 <HAL_RCC_GetSysClockFreq+0x354>)
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	099b      	lsrs	r3, r3, #6
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002bc6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002bc8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002bca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bce:	663b      	str	r3, [r7, #96]	@ 0x60
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	667b      	str	r3, [r7, #100]	@ 0x64
 8002bd4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002bd8:	4622      	mov	r2, r4
 8002bda:	462b      	mov	r3, r5
 8002bdc:	f04f 0000 	mov.w	r0, #0
 8002be0:	f04f 0100 	mov.w	r1, #0
 8002be4:	0159      	lsls	r1, r3, #5
 8002be6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002bea:	0150      	lsls	r0, r2, #5
 8002bec:	4602      	mov	r2, r0
 8002bee:	460b      	mov	r3, r1
 8002bf0:	4621      	mov	r1, r4
 8002bf2:	1a51      	subs	r1, r2, r1
 8002bf4:	61b9      	str	r1, [r7, #24]
 8002bf6:	4629      	mov	r1, r5
 8002bf8:	eb63 0301 	sbc.w	r3, r3, r1
 8002bfc:	61fb      	str	r3, [r7, #28]
 8002bfe:	f04f 0200 	mov.w	r2, #0
 8002c02:	f04f 0300 	mov.w	r3, #0
 8002c06:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002c0a:	4659      	mov	r1, fp
 8002c0c:	018b      	lsls	r3, r1, #6
 8002c0e:	4651      	mov	r1, sl
 8002c10:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c14:	4651      	mov	r1, sl
 8002c16:	018a      	lsls	r2, r1, #6
 8002c18:	4651      	mov	r1, sl
 8002c1a:	ebb2 0801 	subs.w	r8, r2, r1
 8002c1e:	4659      	mov	r1, fp
 8002c20:	eb63 0901 	sbc.w	r9, r3, r1
 8002c24:	f04f 0200 	mov.w	r2, #0
 8002c28:	f04f 0300 	mov.w	r3, #0
 8002c2c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c30:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c34:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c38:	4690      	mov	r8, r2
 8002c3a:	4699      	mov	r9, r3
 8002c3c:	4623      	mov	r3, r4
 8002c3e:	eb18 0303 	adds.w	r3, r8, r3
 8002c42:	613b      	str	r3, [r7, #16]
 8002c44:	462b      	mov	r3, r5
 8002c46:	eb49 0303 	adc.w	r3, r9, r3
 8002c4a:	617b      	str	r3, [r7, #20]
 8002c4c:	f04f 0200 	mov.w	r2, #0
 8002c50:	f04f 0300 	mov.w	r3, #0
 8002c54:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002c58:	4629      	mov	r1, r5
 8002c5a:	024b      	lsls	r3, r1, #9
 8002c5c:	4621      	mov	r1, r4
 8002c5e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002c62:	4621      	mov	r1, r4
 8002c64:	024a      	lsls	r2, r1, #9
 8002c66:	4610      	mov	r0, r2
 8002c68:	4619      	mov	r1, r3
 8002c6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c6e:	2200      	movs	r2, #0
 8002c70:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002c72:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002c74:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002c78:	f7fd fb1a 	bl	80002b0 <__aeabi_uldivmod>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	460b      	mov	r3, r1
 8002c80:	4613      	mov	r3, r2
 8002c82:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002c86:	e065      	b.n	8002d54 <HAL_RCC_GetSysClockFreq+0x420>
 8002c88:	40023800 	.word	0x40023800
 8002c8c:	00f42400 	.word	0x00f42400
 8002c90:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c94:	4b3d      	ldr	r3, [pc, #244]	@ (8002d8c <HAL_RCC_GetSysClockFreq+0x458>)
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	099b      	lsrs	r3, r3, #6
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	4611      	mov	r1, r2
 8002ca0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002ca4:	653b      	str	r3, [r7, #80]	@ 0x50
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	657b      	str	r3, [r7, #84]	@ 0x54
 8002caa:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002cae:	4642      	mov	r2, r8
 8002cb0:	464b      	mov	r3, r9
 8002cb2:	f04f 0000 	mov.w	r0, #0
 8002cb6:	f04f 0100 	mov.w	r1, #0
 8002cba:	0159      	lsls	r1, r3, #5
 8002cbc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002cc0:	0150      	lsls	r0, r2, #5
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	460b      	mov	r3, r1
 8002cc6:	4641      	mov	r1, r8
 8002cc8:	1a51      	subs	r1, r2, r1
 8002cca:	60b9      	str	r1, [r7, #8]
 8002ccc:	4649      	mov	r1, r9
 8002cce:	eb63 0301 	sbc.w	r3, r3, r1
 8002cd2:	60fb      	str	r3, [r7, #12]
 8002cd4:	f04f 0200 	mov.w	r2, #0
 8002cd8:	f04f 0300 	mov.w	r3, #0
 8002cdc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002ce0:	4659      	mov	r1, fp
 8002ce2:	018b      	lsls	r3, r1, #6
 8002ce4:	4651      	mov	r1, sl
 8002ce6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002cea:	4651      	mov	r1, sl
 8002cec:	018a      	lsls	r2, r1, #6
 8002cee:	4651      	mov	r1, sl
 8002cf0:	1a54      	subs	r4, r2, r1
 8002cf2:	4659      	mov	r1, fp
 8002cf4:	eb63 0501 	sbc.w	r5, r3, r1
 8002cf8:	f04f 0200 	mov.w	r2, #0
 8002cfc:	f04f 0300 	mov.w	r3, #0
 8002d00:	00eb      	lsls	r3, r5, #3
 8002d02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d06:	00e2      	lsls	r2, r4, #3
 8002d08:	4614      	mov	r4, r2
 8002d0a:	461d      	mov	r5, r3
 8002d0c:	4643      	mov	r3, r8
 8002d0e:	18e3      	adds	r3, r4, r3
 8002d10:	603b      	str	r3, [r7, #0]
 8002d12:	464b      	mov	r3, r9
 8002d14:	eb45 0303 	adc.w	r3, r5, r3
 8002d18:	607b      	str	r3, [r7, #4]
 8002d1a:	f04f 0200 	mov.w	r2, #0
 8002d1e:	f04f 0300 	mov.w	r3, #0
 8002d22:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d26:	4629      	mov	r1, r5
 8002d28:	028b      	lsls	r3, r1, #10
 8002d2a:	4621      	mov	r1, r4
 8002d2c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d30:	4621      	mov	r1, r4
 8002d32:	028a      	lsls	r2, r1, #10
 8002d34:	4610      	mov	r0, r2
 8002d36:	4619      	mov	r1, r3
 8002d38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d40:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002d42:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002d46:	f7fd fab3 	bl	80002b0 <__aeabi_uldivmod>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	4613      	mov	r3, r2
 8002d50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002d54:	4b0d      	ldr	r3, [pc, #52]	@ (8002d8c <HAL_RCC_GetSysClockFreq+0x458>)
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	0f1b      	lsrs	r3, r3, #28
 8002d5a:	f003 0307 	and.w	r3, r3, #7
 8002d5e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002d62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002d66:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002d6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d6e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002d72:	e003      	b.n	8002d7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d74:	4b06      	ldr	r3, [pc, #24]	@ (8002d90 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002d76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002d7a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d7c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	37b8      	adds	r7, #184	@ 0xb8
 8002d84:	46bd      	mov	sp, r7
 8002d86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d8a:	bf00      	nop
 8002d8c:	40023800 	.word	0x40023800
 8002d90:	00f42400 	.word	0x00f42400

08002d94 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b086      	sub	sp, #24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d101      	bne.n	8002da6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e28d      	b.n	80032c2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 0301 	and.w	r3, r3, #1
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	f000 8083 	beq.w	8002eba <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002db4:	4b94      	ldr	r3, [pc, #592]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	f003 030c 	and.w	r3, r3, #12
 8002dbc:	2b04      	cmp	r3, #4
 8002dbe:	d019      	beq.n	8002df4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002dc0:	4b91      	ldr	r3, [pc, #580]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	f003 030c 	and.w	r3, r3, #12
        || \
 8002dc8:	2b08      	cmp	r3, #8
 8002dca:	d106      	bne.n	8002dda <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002dcc:	4b8e      	ldr	r3, [pc, #568]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dd4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002dd8:	d00c      	beq.n	8002df4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002dda:	4b8b      	ldr	r3, [pc, #556]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002de2:	2b0c      	cmp	r3, #12
 8002de4:	d112      	bne.n	8002e0c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002de6:	4b88      	ldr	r3, [pc, #544]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002df2:	d10b      	bne.n	8002e0c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002df4:	4b84      	ldr	r3, [pc, #528]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d05b      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x124>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d157      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e25a      	b.n	80032c2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e14:	d106      	bne.n	8002e24 <HAL_RCC_OscConfig+0x90>
 8002e16:	4b7c      	ldr	r3, [pc, #496]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a7b      	ldr	r2, [pc, #492]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002e1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e20:	6013      	str	r3, [r2, #0]
 8002e22:	e01d      	b.n	8002e60 <HAL_RCC_OscConfig+0xcc>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e2c:	d10c      	bne.n	8002e48 <HAL_RCC_OscConfig+0xb4>
 8002e2e:	4b76      	ldr	r3, [pc, #472]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a75      	ldr	r2, [pc, #468]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002e34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e38:	6013      	str	r3, [r2, #0]
 8002e3a:	4b73      	ldr	r3, [pc, #460]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a72      	ldr	r2, [pc, #456]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002e40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e44:	6013      	str	r3, [r2, #0]
 8002e46:	e00b      	b.n	8002e60 <HAL_RCC_OscConfig+0xcc>
 8002e48:	4b6f      	ldr	r3, [pc, #444]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a6e      	ldr	r2, [pc, #440]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002e4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e52:	6013      	str	r3, [r2, #0]
 8002e54:	4b6c      	ldr	r3, [pc, #432]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a6b      	ldr	r2, [pc, #428]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002e5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d013      	beq.n	8002e90 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e68:	f7fe f864 	bl	8000f34 <HAL_GetTick>
 8002e6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e6e:	e008      	b.n	8002e82 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e70:	f7fe f860 	bl	8000f34 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	2b64      	cmp	r3, #100	@ 0x64
 8002e7c:	d901      	bls.n	8002e82 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e21f      	b.n	80032c2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e82:	4b61      	ldr	r3, [pc, #388]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d0f0      	beq.n	8002e70 <HAL_RCC_OscConfig+0xdc>
 8002e8e:	e014      	b.n	8002eba <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e90:	f7fe f850 	bl	8000f34 <HAL_GetTick>
 8002e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e96:	e008      	b.n	8002eaa <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e98:	f7fe f84c 	bl	8000f34 <HAL_GetTick>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	2b64      	cmp	r3, #100	@ 0x64
 8002ea4:	d901      	bls.n	8002eaa <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e20b      	b.n	80032c2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eaa:	4b57      	ldr	r3, [pc, #348]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1f0      	bne.n	8002e98 <HAL_RCC_OscConfig+0x104>
 8002eb6:	e000      	b.n	8002eba <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0302 	and.w	r3, r3, #2
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d06f      	beq.n	8002fa6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002ec6:	4b50      	ldr	r3, [pc, #320]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	f003 030c 	and.w	r3, r3, #12
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d017      	beq.n	8002f02 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002ed2:	4b4d      	ldr	r3, [pc, #308]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	f003 030c 	and.w	r3, r3, #12
        || \
 8002eda:	2b08      	cmp	r3, #8
 8002edc:	d105      	bne.n	8002eea <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002ede:	4b4a      	ldr	r3, [pc, #296]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d00b      	beq.n	8002f02 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002eea:	4b47      	ldr	r3, [pc, #284]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002ef2:	2b0c      	cmp	r3, #12
 8002ef4:	d11c      	bne.n	8002f30 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ef6:	4b44      	ldr	r3, [pc, #272]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d116      	bne.n	8002f30 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f02:	4b41      	ldr	r3, [pc, #260]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 0302 	and.w	r3, r3, #2
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d005      	beq.n	8002f1a <HAL_RCC_OscConfig+0x186>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d001      	beq.n	8002f1a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e1d3      	b.n	80032c2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f1a:	4b3b      	ldr	r3, [pc, #236]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	691b      	ldr	r3, [r3, #16]
 8002f26:	00db      	lsls	r3, r3, #3
 8002f28:	4937      	ldr	r1, [pc, #220]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f2e:	e03a      	b.n	8002fa6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d020      	beq.n	8002f7a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f38:	4b34      	ldr	r3, [pc, #208]	@ (800300c <HAL_RCC_OscConfig+0x278>)
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f3e:	f7fd fff9 	bl	8000f34 <HAL_GetTick>
 8002f42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f44:	e008      	b.n	8002f58 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f46:	f7fd fff5 	bl	8000f34 <HAL_GetTick>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	1ad3      	subs	r3, r2, r3
 8002f50:	2b02      	cmp	r3, #2
 8002f52:	d901      	bls.n	8002f58 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002f54:	2303      	movs	r3, #3
 8002f56:	e1b4      	b.n	80032c2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f58:	4b2b      	ldr	r3, [pc, #172]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0302 	and.w	r3, r3, #2
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d0f0      	beq.n	8002f46 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f64:	4b28      	ldr	r3, [pc, #160]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	00db      	lsls	r3, r3, #3
 8002f72:	4925      	ldr	r1, [pc, #148]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002f74:	4313      	orrs	r3, r2
 8002f76:	600b      	str	r3, [r1, #0]
 8002f78:	e015      	b.n	8002fa6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f7a:	4b24      	ldr	r3, [pc, #144]	@ (800300c <HAL_RCC_OscConfig+0x278>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f80:	f7fd ffd8 	bl	8000f34 <HAL_GetTick>
 8002f84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f86:	e008      	b.n	8002f9a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f88:	f7fd ffd4 	bl	8000f34 <HAL_GetTick>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	2b02      	cmp	r3, #2
 8002f94:	d901      	bls.n	8002f9a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002f96:	2303      	movs	r3, #3
 8002f98:	e193      	b.n	80032c2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f9a:	4b1b      	ldr	r3, [pc, #108]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0302 	and.w	r3, r3, #2
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d1f0      	bne.n	8002f88 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 0308 	and.w	r3, r3, #8
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d036      	beq.n	8003020 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	695b      	ldr	r3, [r3, #20]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d016      	beq.n	8002fe8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fba:	4b15      	ldr	r3, [pc, #84]	@ (8003010 <HAL_RCC_OscConfig+0x27c>)
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fc0:	f7fd ffb8 	bl	8000f34 <HAL_GetTick>
 8002fc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fc6:	e008      	b.n	8002fda <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fc8:	f7fd ffb4 	bl	8000f34 <HAL_GetTick>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	1ad3      	subs	r3, r2, r3
 8002fd2:	2b02      	cmp	r3, #2
 8002fd4:	d901      	bls.n	8002fda <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	e173      	b.n	80032c2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fda:	4b0b      	ldr	r3, [pc, #44]	@ (8003008 <HAL_RCC_OscConfig+0x274>)
 8002fdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fde:	f003 0302 	and.w	r3, r3, #2
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d0f0      	beq.n	8002fc8 <HAL_RCC_OscConfig+0x234>
 8002fe6:	e01b      	b.n	8003020 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fe8:	4b09      	ldr	r3, [pc, #36]	@ (8003010 <HAL_RCC_OscConfig+0x27c>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fee:	f7fd ffa1 	bl	8000f34 <HAL_GetTick>
 8002ff2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ff4:	e00e      	b.n	8003014 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ff6:	f7fd ff9d 	bl	8000f34 <HAL_GetTick>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	2b02      	cmp	r3, #2
 8003002:	d907      	bls.n	8003014 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003004:	2303      	movs	r3, #3
 8003006:	e15c      	b.n	80032c2 <HAL_RCC_OscConfig+0x52e>
 8003008:	40023800 	.word	0x40023800
 800300c:	42470000 	.word	0x42470000
 8003010:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003014:	4b8a      	ldr	r3, [pc, #552]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 8003016:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003018:	f003 0302 	and.w	r3, r3, #2
 800301c:	2b00      	cmp	r3, #0
 800301e:	d1ea      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0304 	and.w	r3, r3, #4
 8003028:	2b00      	cmp	r3, #0
 800302a:	f000 8097 	beq.w	800315c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800302e:	2300      	movs	r3, #0
 8003030:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003032:	4b83      	ldr	r3, [pc, #524]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 8003034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003036:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d10f      	bne.n	800305e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800303e:	2300      	movs	r3, #0
 8003040:	60bb      	str	r3, [r7, #8]
 8003042:	4b7f      	ldr	r3, [pc, #508]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 8003044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003046:	4a7e      	ldr	r2, [pc, #504]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 8003048:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800304c:	6413      	str	r3, [r2, #64]	@ 0x40
 800304e:	4b7c      	ldr	r3, [pc, #496]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 8003050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003052:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003056:	60bb      	str	r3, [r7, #8]
 8003058:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800305a:	2301      	movs	r3, #1
 800305c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800305e:	4b79      	ldr	r3, [pc, #484]	@ (8003244 <HAL_RCC_OscConfig+0x4b0>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003066:	2b00      	cmp	r3, #0
 8003068:	d118      	bne.n	800309c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800306a:	4b76      	ldr	r3, [pc, #472]	@ (8003244 <HAL_RCC_OscConfig+0x4b0>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a75      	ldr	r2, [pc, #468]	@ (8003244 <HAL_RCC_OscConfig+0x4b0>)
 8003070:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003074:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003076:	f7fd ff5d 	bl	8000f34 <HAL_GetTick>
 800307a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800307c:	e008      	b.n	8003090 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800307e:	f7fd ff59 	bl	8000f34 <HAL_GetTick>
 8003082:	4602      	mov	r2, r0
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	1ad3      	subs	r3, r2, r3
 8003088:	2b02      	cmp	r3, #2
 800308a:	d901      	bls.n	8003090 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800308c:	2303      	movs	r3, #3
 800308e:	e118      	b.n	80032c2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003090:	4b6c      	ldr	r3, [pc, #432]	@ (8003244 <HAL_RCC_OscConfig+0x4b0>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003098:	2b00      	cmp	r3, #0
 800309a:	d0f0      	beq.n	800307e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d106      	bne.n	80030b2 <HAL_RCC_OscConfig+0x31e>
 80030a4:	4b66      	ldr	r3, [pc, #408]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 80030a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030a8:	4a65      	ldr	r2, [pc, #404]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 80030aa:	f043 0301 	orr.w	r3, r3, #1
 80030ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80030b0:	e01c      	b.n	80030ec <HAL_RCC_OscConfig+0x358>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	2b05      	cmp	r3, #5
 80030b8:	d10c      	bne.n	80030d4 <HAL_RCC_OscConfig+0x340>
 80030ba:	4b61      	ldr	r3, [pc, #388]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 80030bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030be:	4a60      	ldr	r2, [pc, #384]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 80030c0:	f043 0304 	orr.w	r3, r3, #4
 80030c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80030c6:	4b5e      	ldr	r3, [pc, #376]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 80030c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030ca:	4a5d      	ldr	r2, [pc, #372]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 80030cc:	f043 0301 	orr.w	r3, r3, #1
 80030d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80030d2:	e00b      	b.n	80030ec <HAL_RCC_OscConfig+0x358>
 80030d4:	4b5a      	ldr	r3, [pc, #360]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 80030d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030d8:	4a59      	ldr	r2, [pc, #356]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 80030da:	f023 0301 	bic.w	r3, r3, #1
 80030de:	6713      	str	r3, [r2, #112]	@ 0x70
 80030e0:	4b57      	ldr	r3, [pc, #348]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 80030e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030e4:	4a56      	ldr	r2, [pc, #344]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 80030e6:	f023 0304 	bic.w	r3, r3, #4
 80030ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d015      	beq.n	8003120 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030f4:	f7fd ff1e 	bl	8000f34 <HAL_GetTick>
 80030f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030fa:	e00a      	b.n	8003112 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030fc:	f7fd ff1a 	bl	8000f34 <HAL_GetTick>
 8003100:	4602      	mov	r2, r0
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	f241 3288 	movw	r2, #5000	@ 0x1388
 800310a:	4293      	cmp	r3, r2
 800310c:	d901      	bls.n	8003112 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e0d7      	b.n	80032c2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003112:	4b4b      	ldr	r3, [pc, #300]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 8003114:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003116:	f003 0302 	and.w	r3, r3, #2
 800311a:	2b00      	cmp	r3, #0
 800311c:	d0ee      	beq.n	80030fc <HAL_RCC_OscConfig+0x368>
 800311e:	e014      	b.n	800314a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003120:	f7fd ff08 	bl	8000f34 <HAL_GetTick>
 8003124:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003126:	e00a      	b.n	800313e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003128:	f7fd ff04 	bl	8000f34 <HAL_GetTick>
 800312c:	4602      	mov	r2, r0
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003136:	4293      	cmp	r3, r2
 8003138:	d901      	bls.n	800313e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e0c1      	b.n	80032c2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800313e:	4b40      	ldr	r3, [pc, #256]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 8003140:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003142:	f003 0302 	and.w	r3, r3, #2
 8003146:	2b00      	cmp	r3, #0
 8003148:	d1ee      	bne.n	8003128 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800314a:	7dfb      	ldrb	r3, [r7, #23]
 800314c:	2b01      	cmp	r3, #1
 800314e:	d105      	bne.n	800315c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003150:	4b3b      	ldr	r3, [pc, #236]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 8003152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003154:	4a3a      	ldr	r2, [pc, #232]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 8003156:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800315a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	699b      	ldr	r3, [r3, #24]
 8003160:	2b00      	cmp	r3, #0
 8003162:	f000 80ad 	beq.w	80032c0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003166:	4b36      	ldr	r3, [pc, #216]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	f003 030c 	and.w	r3, r3, #12
 800316e:	2b08      	cmp	r3, #8
 8003170:	d060      	beq.n	8003234 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	699b      	ldr	r3, [r3, #24]
 8003176:	2b02      	cmp	r3, #2
 8003178:	d145      	bne.n	8003206 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800317a:	4b33      	ldr	r3, [pc, #204]	@ (8003248 <HAL_RCC_OscConfig+0x4b4>)
 800317c:	2200      	movs	r2, #0
 800317e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003180:	f7fd fed8 	bl	8000f34 <HAL_GetTick>
 8003184:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003186:	e008      	b.n	800319a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003188:	f7fd fed4 	bl	8000f34 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b02      	cmp	r3, #2
 8003194:	d901      	bls.n	800319a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e093      	b.n	80032c2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800319a:	4b29      	ldr	r3, [pc, #164]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d1f0      	bne.n	8003188 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	69da      	ldr	r2, [r3, #28]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6a1b      	ldr	r3, [r3, #32]
 80031ae:	431a      	orrs	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b4:	019b      	lsls	r3, r3, #6
 80031b6:	431a      	orrs	r2, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031bc:	085b      	lsrs	r3, r3, #1
 80031be:	3b01      	subs	r3, #1
 80031c0:	041b      	lsls	r3, r3, #16
 80031c2:	431a      	orrs	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031c8:	061b      	lsls	r3, r3, #24
 80031ca:	431a      	orrs	r2, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031d0:	071b      	lsls	r3, r3, #28
 80031d2:	491b      	ldr	r1, [pc, #108]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 80031d4:	4313      	orrs	r3, r2
 80031d6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031d8:	4b1b      	ldr	r3, [pc, #108]	@ (8003248 <HAL_RCC_OscConfig+0x4b4>)
 80031da:	2201      	movs	r2, #1
 80031dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031de:	f7fd fea9 	bl	8000f34 <HAL_GetTick>
 80031e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031e4:	e008      	b.n	80031f8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031e6:	f7fd fea5 	bl	8000f34 <HAL_GetTick>
 80031ea:	4602      	mov	r2, r0
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	2b02      	cmp	r3, #2
 80031f2:	d901      	bls.n	80031f8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80031f4:	2303      	movs	r3, #3
 80031f6:	e064      	b.n	80032c2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031f8:	4b11      	ldr	r3, [pc, #68]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d0f0      	beq.n	80031e6 <HAL_RCC_OscConfig+0x452>
 8003204:	e05c      	b.n	80032c0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003206:	4b10      	ldr	r3, [pc, #64]	@ (8003248 <HAL_RCC_OscConfig+0x4b4>)
 8003208:	2200      	movs	r2, #0
 800320a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800320c:	f7fd fe92 	bl	8000f34 <HAL_GetTick>
 8003210:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003212:	e008      	b.n	8003226 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003214:	f7fd fe8e 	bl	8000f34 <HAL_GetTick>
 8003218:	4602      	mov	r2, r0
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	1ad3      	subs	r3, r2, r3
 800321e:	2b02      	cmp	r3, #2
 8003220:	d901      	bls.n	8003226 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e04d      	b.n	80032c2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003226:	4b06      	ldr	r3, [pc, #24]	@ (8003240 <HAL_RCC_OscConfig+0x4ac>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d1f0      	bne.n	8003214 <HAL_RCC_OscConfig+0x480>
 8003232:	e045      	b.n	80032c0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	699b      	ldr	r3, [r3, #24]
 8003238:	2b01      	cmp	r3, #1
 800323a:	d107      	bne.n	800324c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	e040      	b.n	80032c2 <HAL_RCC_OscConfig+0x52e>
 8003240:	40023800 	.word	0x40023800
 8003244:	40007000 	.word	0x40007000
 8003248:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800324c:	4b1f      	ldr	r3, [pc, #124]	@ (80032cc <HAL_RCC_OscConfig+0x538>)
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	699b      	ldr	r3, [r3, #24]
 8003256:	2b01      	cmp	r3, #1
 8003258:	d030      	beq.n	80032bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003264:	429a      	cmp	r2, r3
 8003266:	d129      	bne.n	80032bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003272:	429a      	cmp	r2, r3
 8003274:	d122      	bne.n	80032bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003276:	68fa      	ldr	r2, [r7, #12]
 8003278:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800327c:	4013      	ands	r3, r2
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003282:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003284:	4293      	cmp	r3, r2
 8003286:	d119      	bne.n	80032bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003292:	085b      	lsrs	r3, r3, #1
 8003294:	3b01      	subs	r3, #1
 8003296:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003298:	429a      	cmp	r2, r3
 800329a:	d10f      	bne.n	80032bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032a6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d107      	bne.n	80032bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032b8:	429a      	cmp	r2, r3
 80032ba:	d001      	beq.n	80032c0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e000      	b.n	80032c2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80032c0:	2300      	movs	r3, #0
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3718      	adds	r7, #24
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	40023800 	.word	0x40023800

080032d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d101      	bne.n	80032e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e042      	b.n	8003368 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d106      	bne.n	80032fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2200      	movs	r2, #0
 80032f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f7fd fc1a 	bl	8000b30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2224      	movs	r2, #36	@ 0x24
 8003300:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	68da      	ldr	r2, [r3, #12]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003312:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	f000 fa09 	bl	800372c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	691a      	ldr	r2, [r3, #16]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003328:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	695a      	ldr	r2, [r3, #20]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003338:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	68da      	ldr	r2, [r3, #12]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003348:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2200      	movs	r2, #0
 800334e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2220      	movs	r2, #32
 8003354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2220      	movs	r2, #32
 800335c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2200      	movs	r2, #0
 8003364:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003366:	2300      	movs	r3, #0
}
 8003368:	4618      	mov	r0, r3
 800336a:	3708      	adds	r7, #8
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}

08003370 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b08a      	sub	sp, #40	@ 0x28
 8003374:	af02      	add	r7, sp, #8
 8003376:	60f8      	str	r0, [r7, #12]
 8003378:	60b9      	str	r1, [r7, #8]
 800337a:	603b      	str	r3, [r7, #0]
 800337c:	4613      	mov	r3, r2
 800337e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003380:	2300      	movs	r3, #0
 8003382:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800338a:	b2db      	uxtb	r3, r3
 800338c:	2b20      	cmp	r3, #32
 800338e:	d175      	bne.n	800347c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d002      	beq.n	800339c <HAL_UART_Transmit+0x2c>
 8003396:	88fb      	ldrh	r3, [r7, #6]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d101      	bne.n	80033a0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e06e      	b.n	800347e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2200      	movs	r2, #0
 80033a4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2221      	movs	r2, #33	@ 0x21
 80033aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80033ae:	f7fd fdc1 	bl	8000f34 <HAL_GetTick>
 80033b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	88fa      	ldrh	r2, [r7, #6]
 80033b8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	88fa      	ldrh	r2, [r7, #6]
 80033be:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033c8:	d108      	bne.n	80033dc <HAL_UART_Transmit+0x6c>
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	691b      	ldr	r3, [r3, #16]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d104      	bne.n	80033dc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80033d2:	2300      	movs	r3, #0
 80033d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	61bb      	str	r3, [r7, #24]
 80033da:	e003      	b.n	80033e4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80033e0:	2300      	movs	r3, #0
 80033e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80033e4:	e02e      	b.n	8003444 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	9300      	str	r3, [sp, #0]
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	2200      	movs	r2, #0
 80033ee:	2180      	movs	r1, #128	@ 0x80
 80033f0:	68f8      	ldr	r0, [r7, #12]
 80033f2:	f000 f8df 	bl	80035b4 <UART_WaitOnFlagUntilTimeout>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d005      	beq.n	8003408 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2220      	movs	r2, #32
 8003400:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003404:	2303      	movs	r3, #3
 8003406:	e03a      	b.n	800347e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d10b      	bne.n	8003426 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800340e:	69bb      	ldr	r3, [r7, #24]
 8003410:	881b      	ldrh	r3, [r3, #0]
 8003412:	461a      	mov	r2, r3
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800341c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800341e:	69bb      	ldr	r3, [r7, #24]
 8003420:	3302      	adds	r3, #2
 8003422:	61bb      	str	r3, [r7, #24]
 8003424:	e007      	b.n	8003436 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	781a      	ldrb	r2, [r3, #0]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003430:	69fb      	ldr	r3, [r7, #28]
 8003432:	3301      	adds	r3, #1
 8003434:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800343a:	b29b      	uxth	r3, r3
 800343c:	3b01      	subs	r3, #1
 800343e:	b29a      	uxth	r2, r3
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003448:	b29b      	uxth	r3, r3
 800344a:	2b00      	cmp	r3, #0
 800344c:	d1cb      	bne.n	80033e6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	9300      	str	r3, [sp, #0]
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	2200      	movs	r2, #0
 8003456:	2140      	movs	r1, #64	@ 0x40
 8003458:	68f8      	ldr	r0, [r7, #12]
 800345a:	f000 f8ab 	bl	80035b4 <UART_WaitOnFlagUntilTimeout>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d005      	beq.n	8003470 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2220      	movs	r2, #32
 8003468:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800346c:	2303      	movs	r3, #3
 800346e:	e006      	b.n	800347e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2220      	movs	r2, #32
 8003474:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003478:	2300      	movs	r3, #0
 800347a:	e000      	b.n	800347e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800347c:	2302      	movs	r3, #2
  }
}
 800347e:	4618      	mov	r0, r3
 8003480:	3720      	adds	r7, #32
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}

08003486 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003486:	b580      	push	{r7, lr}
 8003488:	b08a      	sub	sp, #40	@ 0x28
 800348a:	af02      	add	r7, sp, #8
 800348c:	60f8      	str	r0, [r7, #12]
 800348e:	60b9      	str	r1, [r7, #8]
 8003490:	603b      	str	r3, [r7, #0]
 8003492:	4613      	mov	r3, r2
 8003494:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003496:	2300      	movs	r3, #0
 8003498:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	2b20      	cmp	r3, #32
 80034a4:	f040 8081 	bne.w	80035aa <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d002      	beq.n	80034b4 <HAL_UART_Receive+0x2e>
 80034ae:	88fb      	ldrh	r3, [r7, #6]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d101      	bne.n	80034b8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e079      	b.n	80035ac <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2200      	movs	r2, #0
 80034bc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2222      	movs	r2, #34	@ 0x22
 80034c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2200      	movs	r2, #0
 80034ca:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80034cc:	f7fd fd32 	bl	8000f34 <HAL_GetTick>
 80034d0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	88fa      	ldrh	r2, [r7, #6]
 80034d6:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	88fa      	ldrh	r2, [r7, #6]
 80034dc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034e6:	d108      	bne.n	80034fa <HAL_UART_Receive+0x74>
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	691b      	ldr	r3, [r3, #16]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d104      	bne.n	80034fa <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80034f0:	2300      	movs	r3, #0
 80034f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	61bb      	str	r3, [r7, #24]
 80034f8:	e003      	b.n	8003502 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80034fe:	2300      	movs	r3, #0
 8003500:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003502:	e047      	b.n	8003594 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	9300      	str	r3, [sp, #0]
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	2200      	movs	r2, #0
 800350c:	2120      	movs	r1, #32
 800350e:	68f8      	ldr	r0, [r7, #12]
 8003510:	f000 f850 	bl	80035b4 <UART_WaitOnFlagUntilTimeout>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d005      	beq.n	8003526 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2220      	movs	r2, #32
 800351e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e042      	b.n	80035ac <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d10c      	bne.n	8003546 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	b29b      	uxth	r3, r3
 8003534:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003538:	b29a      	uxth	r2, r3
 800353a:	69bb      	ldr	r3, [r7, #24]
 800353c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	3302      	adds	r3, #2
 8003542:	61bb      	str	r3, [r7, #24]
 8003544:	e01f      	b.n	8003586 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800354e:	d007      	beq.n	8003560 <HAL_UART_Receive+0xda>
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d10a      	bne.n	800356e <HAL_UART_Receive+0xe8>
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	691b      	ldr	r3, [r3, #16]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d106      	bne.n	800356e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	b2da      	uxtb	r2, r3
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	701a      	strb	r2, [r3, #0]
 800356c:	e008      	b.n	8003580 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	b2db      	uxtb	r3, r3
 8003576:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800357a:	b2da      	uxtb	r2, r3
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003580:	69fb      	ldr	r3, [r7, #28]
 8003582:	3301      	adds	r3, #1
 8003584:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800358a:	b29b      	uxth	r3, r3
 800358c:	3b01      	subs	r3, #1
 800358e:	b29a      	uxth	r2, r3
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003598:	b29b      	uxth	r3, r3
 800359a:	2b00      	cmp	r3, #0
 800359c:	d1b2      	bne.n	8003504 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2220      	movs	r2, #32
 80035a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80035a6:	2300      	movs	r3, #0
 80035a8:	e000      	b.n	80035ac <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80035aa:	2302      	movs	r3, #2
  }
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3720      	adds	r7, #32
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}

080035b4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b086      	sub	sp, #24
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	603b      	str	r3, [r7, #0]
 80035c0:	4613      	mov	r3, r2
 80035c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035c4:	e03b      	b.n	800363e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035c6:	6a3b      	ldr	r3, [r7, #32]
 80035c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035cc:	d037      	beq.n	800363e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035ce:	f7fd fcb1 	bl	8000f34 <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	6a3a      	ldr	r2, [r7, #32]
 80035da:	429a      	cmp	r2, r3
 80035dc:	d302      	bcc.n	80035e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80035de:	6a3b      	ldr	r3, [r7, #32]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d101      	bne.n	80035e8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80035e4:	2303      	movs	r3, #3
 80035e6:	e03a      	b.n	800365e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	f003 0304 	and.w	r3, r3, #4
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d023      	beq.n	800363e <UART_WaitOnFlagUntilTimeout+0x8a>
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	2b80      	cmp	r3, #128	@ 0x80
 80035fa:	d020      	beq.n	800363e <UART_WaitOnFlagUntilTimeout+0x8a>
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	2b40      	cmp	r3, #64	@ 0x40
 8003600:	d01d      	beq.n	800363e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0308 	and.w	r3, r3, #8
 800360c:	2b08      	cmp	r3, #8
 800360e:	d116      	bne.n	800363e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003610:	2300      	movs	r3, #0
 8003612:	617b      	str	r3, [r7, #20]
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	617b      	str	r3, [r7, #20]
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	617b      	str	r3, [r7, #20]
 8003624:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003626:	68f8      	ldr	r0, [r7, #12]
 8003628:	f000 f81d 	bl	8003666 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2208      	movs	r2, #8
 8003630:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e00f      	b.n	800365e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	4013      	ands	r3, r2
 8003648:	68ba      	ldr	r2, [r7, #8]
 800364a:	429a      	cmp	r2, r3
 800364c:	bf0c      	ite	eq
 800364e:	2301      	moveq	r3, #1
 8003650:	2300      	movne	r3, #0
 8003652:	b2db      	uxtb	r3, r3
 8003654:	461a      	mov	r2, r3
 8003656:	79fb      	ldrb	r3, [r7, #7]
 8003658:	429a      	cmp	r2, r3
 800365a:	d0b4      	beq.n	80035c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800365c:	2300      	movs	r3, #0
}
 800365e:	4618      	mov	r0, r3
 8003660:	3718      	adds	r7, #24
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}

08003666 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003666:	b480      	push	{r7}
 8003668:	b095      	sub	sp, #84	@ 0x54
 800366a:	af00      	add	r7, sp, #0
 800366c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	330c      	adds	r3, #12
 8003674:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003676:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003678:	e853 3f00 	ldrex	r3, [r3]
 800367c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800367e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003680:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003684:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	330c      	adds	r3, #12
 800368c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800368e:	643a      	str	r2, [r7, #64]	@ 0x40
 8003690:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003692:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003694:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003696:	e841 2300 	strex	r3, r2, [r1]
 800369a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800369c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d1e5      	bne.n	800366e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	3314      	adds	r3, #20
 80036a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036aa:	6a3b      	ldr	r3, [r7, #32]
 80036ac:	e853 3f00 	ldrex	r3, [r3]
 80036b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80036b2:	69fb      	ldr	r3, [r7, #28]
 80036b4:	f023 0301 	bic.w	r3, r3, #1
 80036b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	3314      	adds	r3, #20
 80036c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80036c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80036c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80036c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036ca:	e841 2300 	strex	r3, r2, [r1]
 80036ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80036d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d1e5      	bne.n	80036a2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d119      	bne.n	8003712 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	330c      	adds	r3, #12
 80036e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	e853 3f00 	ldrex	r3, [r3]
 80036ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	f023 0310 	bic.w	r3, r3, #16
 80036f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	330c      	adds	r3, #12
 80036fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80036fe:	61ba      	str	r2, [r7, #24]
 8003700:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003702:	6979      	ldr	r1, [r7, #20]
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	e841 2300 	strex	r3, r2, [r1]
 800370a:	613b      	str	r3, [r7, #16]
   return(result);
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d1e5      	bne.n	80036de <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2220      	movs	r2, #32
 8003716:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003720:	bf00      	nop
 8003722:	3754      	adds	r7, #84	@ 0x54
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr

0800372c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800372c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003730:	b0c0      	sub	sp, #256	@ 0x100
 8003732:	af00      	add	r7, sp, #0
 8003734:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	691b      	ldr	r3, [r3, #16]
 8003740:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003748:	68d9      	ldr	r1, [r3, #12]
 800374a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	ea40 0301 	orr.w	r3, r0, r1
 8003754:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	431a      	orrs	r2, r3
 8003764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003768:	695b      	ldr	r3, [r3, #20]
 800376a:	431a      	orrs	r2, r3
 800376c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003770:	69db      	ldr	r3, [r3, #28]
 8003772:	4313      	orrs	r3, r2
 8003774:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	68db      	ldr	r3, [r3, #12]
 8003780:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003784:	f021 010c 	bic.w	r1, r1, #12
 8003788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003792:	430b      	orrs	r3, r1
 8003794:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003796:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	695b      	ldr	r3, [r3, #20]
 800379e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80037a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037a6:	6999      	ldr	r1, [r3, #24]
 80037a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	ea40 0301 	orr.w	r3, r0, r1
 80037b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80037b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	4b8f      	ldr	r3, [pc, #572]	@ (80039f8 <UART_SetConfig+0x2cc>)
 80037bc:	429a      	cmp	r2, r3
 80037be:	d005      	beq.n	80037cc <UART_SetConfig+0xa0>
 80037c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	4b8d      	ldr	r3, [pc, #564]	@ (80039fc <UART_SetConfig+0x2d0>)
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d104      	bne.n	80037d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80037cc:	f7ff f89e 	bl	800290c <HAL_RCC_GetPCLK2Freq>
 80037d0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80037d4:	e003      	b.n	80037de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80037d6:	f7ff f885 	bl	80028e4 <HAL_RCC_GetPCLK1Freq>
 80037da:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037e2:	69db      	ldr	r3, [r3, #28]
 80037e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037e8:	f040 810c 	bne.w	8003a04 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80037ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80037f0:	2200      	movs	r2, #0
 80037f2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80037f6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80037fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80037fe:	4622      	mov	r2, r4
 8003800:	462b      	mov	r3, r5
 8003802:	1891      	adds	r1, r2, r2
 8003804:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003806:	415b      	adcs	r3, r3
 8003808:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800380a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800380e:	4621      	mov	r1, r4
 8003810:	eb12 0801 	adds.w	r8, r2, r1
 8003814:	4629      	mov	r1, r5
 8003816:	eb43 0901 	adc.w	r9, r3, r1
 800381a:	f04f 0200 	mov.w	r2, #0
 800381e:	f04f 0300 	mov.w	r3, #0
 8003822:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003826:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800382a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800382e:	4690      	mov	r8, r2
 8003830:	4699      	mov	r9, r3
 8003832:	4623      	mov	r3, r4
 8003834:	eb18 0303 	adds.w	r3, r8, r3
 8003838:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800383c:	462b      	mov	r3, r5
 800383e:	eb49 0303 	adc.w	r3, r9, r3
 8003842:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003852:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003856:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800385a:	460b      	mov	r3, r1
 800385c:	18db      	adds	r3, r3, r3
 800385e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003860:	4613      	mov	r3, r2
 8003862:	eb42 0303 	adc.w	r3, r2, r3
 8003866:	657b      	str	r3, [r7, #84]	@ 0x54
 8003868:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800386c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003870:	f7fc fd1e 	bl	80002b0 <__aeabi_uldivmod>
 8003874:	4602      	mov	r2, r0
 8003876:	460b      	mov	r3, r1
 8003878:	4b61      	ldr	r3, [pc, #388]	@ (8003a00 <UART_SetConfig+0x2d4>)
 800387a:	fba3 2302 	umull	r2, r3, r3, r2
 800387e:	095b      	lsrs	r3, r3, #5
 8003880:	011c      	lsls	r4, r3, #4
 8003882:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003886:	2200      	movs	r2, #0
 8003888:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800388c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003890:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003894:	4642      	mov	r2, r8
 8003896:	464b      	mov	r3, r9
 8003898:	1891      	adds	r1, r2, r2
 800389a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800389c:	415b      	adcs	r3, r3
 800389e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80038a4:	4641      	mov	r1, r8
 80038a6:	eb12 0a01 	adds.w	sl, r2, r1
 80038aa:	4649      	mov	r1, r9
 80038ac:	eb43 0b01 	adc.w	fp, r3, r1
 80038b0:	f04f 0200 	mov.w	r2, #0
 80038b4:	f04f 0300 	mov.w	r3, #0
 80038b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80038bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80038c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80038c4:	4692      	mov	sl, r2
 80038c6:	469b      	mov	fp, r3
 80038c8:	4643      	mov	r3, r8
 80038ca:	eb1a 0303 	adds.w	r3, sl, r3
 80038ce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80038d2:	464b      	mov	r3, r9
 80038d4:	eb4b 0303 	adc.w	r3, fp, r3
 80038d8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80038dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	2200      	movs	r2, #0
 80038e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80038e8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80038ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80038f0:	460b      	mov	r3, r1
 80038f2:	18db      	adds	r3, r3, r3
 80038f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80038f6:	4613      	mov	r3, r2
 80038f8:	eb42 0303 	adc.w	r3, r2, r3
 80038fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80038fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003902:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003906:	f7fc fcd3 	bl	80002b0 <__aeabi_uldivmod>
 800390a:	4602      	mov	r2, r0
 800390c:	460b      	mov	r3, r1
 800390e:	4611      	mov	r1, r2
 8003910:	4b3b      	ldr	r3, [pc, #236]	@ (8003a00 <UART_SetConfig+0x2d4>)
 8003912:	fba3 2301 	umull	r2, r3, r3, r1
 8003916:	095b      	lsrs	r3, r3, #5
 8003918:	2264      	movs	r2, #100	@ 0x64
 800391a:	fb02 f303 	mul.w	r3, r2, r3
 800391e:	1acb      	subs	r3, r1, r3
 8003920:	00db      	lsls	r3, r3, #3
 8003922:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003926:	4b36      	ldr	r3, [pc, #216]	@ (8003a00 <UART_SetConfig+0x2d4>)
 8003928:	fba3 2302 	umull	r2, r3, r3, r2
 800392c:	095b      	lsrs	r3, r3, #5
 800392e:	005b      	lsls	r3, r3, #1
 8003930:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003934:	441c      	add	r4, r3
 8003936:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800393a:	2200      	movs	r2, #0
 800393c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003940:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003944:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003948:	4642      	mov	r2, r8
 800394a:	464b      	mov	r3, r9
 800394c:	1891      	adds	r1, r2, r2
 800394e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003950:	415b      	adcs	r3, r3
 8003952:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003954:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003958:	4641      	mov	r1, r8
 800395a:	1851      	adds	r1, r2, r1
 800395c:	6339      	str	r1, [r7, #48]	@ 0x30
 800395e:	4649      	mov	r1, r9
 8003960:	414b      	adcs	r3, r1
 8003962:	637b      	str	r3, [r7, #52]	@ 0x34
 8003964:	f04f 0200 	mov.w	r2, #0
 8003968:	f04f 0300 	mov.w	r3, #0
 800396c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003970:	4659      	mov	r1, fp
 8003972:	00cb      	lsls	r3, r1, #3
 8003974:	4651      	mov	r1, sl
 8003976:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800397a:	4651      	mov	r1, sl
 800397c:	00ca      	lsls	r2, r1, #3
 800397e:	4610      	mov	r0, r2
 8003980:	4619      	mov	r1, r3
 8003982:	4603      	mov	r3, r0
 8003984:	4642      	mov	r2, r8
 8003986:	189b      	adds	r3, r3, r2
 8003988:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800398c:	464b      	mov	r3, r9
 800398e:	460a      	mov	r2, r1
 8003990:	eb42 0303 	adc.w	r3, r2, r3
 8003994:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80039a4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80039a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80039ac:	460b      	mov	r3, r1
 80039ae:	18db      	adds	r3, r3, r3
 80039b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80039b2:	4613      	mov	r3, r2
 80039b4:	eb42 0303 	adc.w	r3, r2, r3
 80039b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80039be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80039c2:	f7fc fc75 	bl	80002b0 <__aeabi_uldivmod>
 80039c6:	4602      	mov	r2, r0
 80039c8:	460b      	mov	r3, r1
 80039ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003a00 <UART_SetConfig+0x2d4>)
 80039cc:	fba3 1302 	umull	r1, r3, r3, r2
 80039d0:	095b      	lsrs	r3, r3, #5
 80039d2:	2164      	movs	r1, #100	@ 0x64
 80039d4:	fb01 f303 	mul.w	r3, r1, r3
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	00db      	lsls	r3, r3, #3
 80039dc:	3332      	adds	r3, #50	@ 0x32
 80039de:	4a08      	ldr	r2, [pc, #32]	@ (8003a00 <UART_SetConfig+0x2d4>)
 80039e0:	fba2 2303 	umull	r2, r3, r2, r3
 80039e4:	095b      	lsrs	r3, r3, #5
 80039e6:	f003 0207 	and.w	r2, r3, #7
 80039ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4422      	add	r2, r4
 80039f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80039f4:	e106      	b.n	8003c04 <UART_SetConfig+0x4d8>
 80039f6:	bf00      	nop
 80039f8:	40011000 	.word	0x40011000
 80039fc:	40011400 	.word	0x40011400
 8003a00:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a08:	2200      	movs	r2, #0
 8003a0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003a0e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003a12:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003a16:	4642      	mov	r2, r8
 8003a18:	464b      	mov	r3, r9
 8003a1a:	1891      	adds	r1, r2, r2
 8003a1c:	6239      	str	r1, [r7, #32]
 8003a1e:	415b      	adcs	r3, r3
 8003a20:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003a26:	4641      	mov	r1, r8
 8003a28:	1854      	adds	r4, r2, r1
 8003a2a:	4649      	mov	r1, r9
 8003a2c:	eb43 0501 	adc.w	r5, r3, r1
 8003a30:	f04f 0200 	mov.w	r2, #0
 8003a34:	f04f 0300 	mov.w	r3, #0
 8003a38:	00eb      	lsls	r3, r5, #3
 8003a3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a3e:	00e2      	lsls	r2, r4, #3
 8003a40:	4614      	mov	r4, r2
 8003a42:	461d      	mov	r5, r3
 8003a44:	4643      	mov	r3, r8
 8003a46:	18e3      	adds	r3, r4, r3
 8003a48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003a4c:	464b      	mov	r3, r9
 8003a4e:	eb45 0303 	adc.w	r3, r5, r3
 8003a52:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003a56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003a62:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003a66:	f04f 0200 	mov.w	r2, #0
 8003a6a:	f04f 0300 	mov.w	r3, #0
 8003a6e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003a72:	4629      	mov	r1, r5
 8003a74:	008b      	lsls	r3, r1, #2
 8003a76:	4621      	mov	r1, r4
 8003a78:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a7c:	4621      	mov	r1, r4
 8003a7e:	008a      	lsls	r2, r1, #2
 8003a80:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003a84:	f7fc fc14 	bl	80002b0 <__aeabi_uldivmod>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	460b      	mov	r3, r1
 8003a8c:	4b60      	ldr	r3, [pc, #384]	@ (8003c10 <UART_SetConfig+0x4e4>)
 8003a8e:	fba3 2302 	umull	r2, r3, r3, r2
 8003a92:	095b      	lsrs	r3, r3, #5
 8003a94:	011c      	lsls	r4, r3, #4
 8003a96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003aa0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003aa4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003aa8:	4642      	mov	r2, r8
 8003aaa:	464b      	mov	r3, r9
 8003aac:	1891      	adds	r1, r2, r2
 8003aae:	61b9      	str	r1, [r7, #24]
 8003ab0:	415b      	adcs	r3, r3
 8003ab2:	61fb      	str	r3, [r7, #28]
 8003ab4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ab8:	4641      	mov	r1, r8
 8003aba:	1851      	adds	r1, r2, r1
 8003abc:	6139      	str	r1, [r7, #16]
 8003abe:	4649      	mov	r1, r9
 8003ac0:	414b      	adcs	r3, r1
 8003ac2:	617b      	str	r3, [r7, #20]
 8003ac4:	f04f 0200 	mov.w	r2, #0
 8003ac8:	f04f 0300 	mov.w	r3, #0
 8003acc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ad0:	4659      	mov	r1, fp
 8003ad2:	00cb      	lsls	r3, r1, #3
 8003ad4:	4651      	mov	r1, sl
 8003ad6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ada:	4651      	mov	r1, sl
 8003adc:	00ca      	lsls	r2, r1, #3
 8003ade:	4610      	mov	r0, r2
 8003ae0:	4619      	mov	r1, r3
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	4642      	mov	r2, r8
 8003ae6:	189b      	adds	r3, r3, r2
 8003ae8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003aec:	464b      	mov	r3, r9
 8003aee:	460a      	mov	r2, r1
 8003af0:	eb42 0303 	adc.w	r3, r2, r3
 8003af4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	2200      	movs	r2, #0
 8003b00:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003b02:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003b04:	f04f 0200 	mov.w	r2, #0
 8003b08:	f04f 0300 	mov.w	r3, #0
 8003b0c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003b10:	4649      	mov	r1, r9
 8003b12:	008b      	lsls	r3, r1, #2
 8003b14:	4641      	mov	r1, r8
 8003b16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b1a:	4641      	mov	r1, r8
 8003b1c:	008a      	lsls	r2, r1, #2
 8003b1e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003b22:	f7fc fbc5 	bl	80002b0 <__aeabi_uldivmod>
 8003b26:	4602      	mov	r2, r0
 8003b28:	460b      	mov	r3, r1
 8003b2a:	4611      	mov	r1, r2
 8003b2c:	4b38      	ldr	r3, [pc, #224]	@ (8003c10 <UART_SetConfig+0x4e4>)
 8003b2e:	fba3 2301 	umull	r2, r3, r3, r1
 8003b32:	095b      	lsrs	r3, r3, #5
 8003b34:	2264      	movs	r2, #100	@ 0x64
 8003b36:	fb02 f303 	mul.w	r3, r2, r3
 8003b3a:	1acb      	subs	r3, r1, r3
 8003b3c:	011b      	lsls	r3, r3, #4
 8003b3e:	3332      	adds	r3, #50	@ 0x32
 8003b40:	4a33      	ldr	r2, [pc, #204]	@ (8003c10 <UART_SetConfig+0x4e4>)
 8003b42:	fba2 2303 	umull	r2, r3, r2, r3
 8003b46:	095b      	lsrs	r3, r3, #5
 8003b48:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b4c:	441c      	add	r4, r3
 8003b4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b52:	2200      	movs	r2, #0
 8003b54:	673b      	str	r3, [r7, #112]	@ 0x70
 8003b56:	677a      	str	r2, [r7, #116]	@ 0x74
 8003b58:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003b5c:	4642      	mov	r2, r8
 8003b5e:	464b      	mov	r3, r9
 8003b60:	1891      	adds	r1, r2, r2
 8003b62:	60b9      	str	r1, [r7, #8]
 8003b64:	415b      	adcs	r3, r3
 8003b66:	60fb      	str	r3, [r7, #12]
 8003b68:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b6c:	4641      	mov	r1, r8
 8003b6e:	1851      	adds	r1, r2, r1
 8003b70:	6039      	str	r1, [r7, #0]
 8003b72:	4649      	mov	r1, r9
 8003b74:	414b      	adcs	r3, r1
 8003b76:	607b      	str	r3, [r7, #4]
 8003b78:	f04f 0200 	mov.w	r2, #0
 8003b7c:	f04f 0300 	mov.w	r3, #0
 8003b80:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003b84:	4659      	mov	r1, fp
 8003b86:	00cb      	lsls	r3, r1, #3
 8003b88:	4651      	mov	r1, sl
 8003b8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b8e:	4651      	mov	r1, sl
 8003b90:	00ca      	lsls	r2, r1, #3
 8003b92:	4610      	mov	r0, r2
 8003b94:	4619      	mov	r1, r3
 8003b96:	4603      	mov	r3, r0
 8003b98:	4642      	mov	r2, r8
 8003b9a:	189b      	adds	r3, r3, r2
 8003b9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003b9e:	464b      	mov	r3, r9
 8003ba0:	460a      	mov	r2, r1
 8003ba2:	eb42 0303 	adc.w	r3, r2, r3
 8003ba6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	663b      	str	r3, [r7, #96]	@ 0x60
 8003bb2:	667a      	str	r2, [r7, #100]	@ 0x64
 8003bb4:	f04f 0200 	mov.w	r2, #0
 8003bb8:	f04f 0300 	mov.w	r3, #0
 8003bbc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003bc0:	4649      	mov	r1, r9
 8003bc2:	008b      	lsls	r3, r1, #2
 8003bc4:	4641      	mov	r1, r8
 8003bc6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003bca:	4641      	mov	r1, r8
 8003bcc:	008a      	lsls	r2, r1, #2
 8003bce:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003bd2:	f7fc fb6d 	bl	80002b0 <__aeabi_uldivmod>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	460b      	mov	r3, r1
 8003bda:	4b0d      	ldr	r3, [pc, #52]	@ (8003c10 <UART_SetConfig+0x4e4>)
 8003bdc:	fba3 1302 	umull	r1, r3, r3, r2
 8003be0:	095b      	lsrs	r3, r3, #5
 8003be2:	2164      	movs	r1, #100	@ 0x64
 8003be4:	fb01 f303 	mul.w	r3, r1, r3
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	011b      	lsls	r3, r3, #4
 8003bec:	3332      	adds	r3, #50	@ 0x32
 8003bee:	4a08      	ldr	r2, [pc, #32]	@ (8003c10 <UART_SetConfig+0x4e4>)
 8003bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf4:	095b      	lsrs	r3, r3, #5
 8003bf6:	f003 020f 	and.w	r2, r3, #15
 8003bfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4422      	add	r2, r4
 8003c02:	609a      	str	r2, [r3, #8]
}
 8003c04:	bf00      	nop
 8003c06:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c10:	51eb851f 	.word	0x51eb851f

08003c14 <std>:
 8003c14:	2300      	movs	r3, #0
 8003c16:	b510      	push	{r4, lr}
 8003c18:	4604      	mov	r4, r0
 8003c1a:	e9c0 3300 	strd	r3, r3, [r0]
 8003c1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003c22:	6083      	str	r3, [r0, #8]
 8003c24:	8181      	strh	r1, [r0, #12]
 8003c26:	6643      	str	r3, [r0, #100]	@ 0x64
 8003c28:	81c2      	strh	r2, [r0, #14]
 8003c2a:	6183      	str	r3, [r0, #24]
 8003c2c:	4619      	mov	r1, r3
 8003c2e:	2208      	movs	r2, #8
 8003c30:	305c      	adds	r0, #92	@ 0x5c
 8003c32:	f000 f9f9 	bl	8004028 <memset>
 8003c36:	4b0d      	ldr	r3, [pc, #52]	@ (8003c6c <std+0x58>)
 8003c38:	6263      	str	r3, [r4, #36]	@ 0x24
 8003c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8003c70 <std+0x5c>)
 8003c3c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003c74 <std+0x60>)
 8003c40:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003c42:	4b0d      	ldr	r3, [pc, #52]	@ (8003c78 <std+0x64>)
 8003c44:	6323      	str	r3, [r4, #48]	@ 0x30
 8003c46:	4b0d      	ldr	r3, [pc, #52]	@ (8003c7c <std+0x68>)
 8003c48:	6224      	str	r4, [r4, #32]
 8003c4a:	429c      	cmp	r4, r3
 8003c4c:	d006      	beq.n	8003c5c <std+0x48>
 8003c4e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003c52:	4294      	cmp	r4, r2
 8003c54:	d002      	beq.n	8003c5c <std+0x48>
 8003c56:	33d0      	adds	r3, #208	@ 0xd0
 8003c58:	429c      	cmp	r4, r3
 8003c5a:	d105      	bne.n	8003c68 <std+0x54>
 8003c5c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003c60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c64:	f000 ba58 	b.w	8004118 <__retarget_lock_init_recursive>
 8003c68:	bd10      	pop	{r4, pc}
 8003c6a:	bf00      	nop
 8003c6c:	08003e79 	.word	0x08003e79
 8003c70:	08003e9b 	.word	0x08003e9b
 8003c74:	08003ed3 	.word	0x08003ed3
 8003c78:	08003ef7 	.word	0x08003ef7
 8003c7c:	20000198 	.word	0x20000198

08003c80 <stdio_exit_handler>:
 8003c80:	4a02      	ldr	r2, [pc, #8]	@ (8003c8c <stdio_exit_handler+0xc>)
 8003c82:	4903      	ldr	r1, [pc, #12]	@ (8003c90 <stdio_exit_handler+0x10>)
 8003c84:	4803      	ldr	r0, [pc, #12]	@ (8003c94 <stdio_exit_handler+0x14>)
 8003c86:	f000 b869 	b.w	8003d5c <_fwalk_sglue>
 8003c8a:	bf00      	nop
 8003c8c:	2000000c 	.word	0x2000000c
 8003c90:	080049b9 	.word	0x080049b9
 8003c94:	2000001c 	.word	0x2000001c

08003c98 <cleanup_stdio>:
 8003c98:	6841      	ldr	r1, [r0, #4]
 8003c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8003ccc <cleanup_stdio+0x34>)
 8003c9c:	4299      	cmp	r1, r3
 8003c9e:	b510      	push	{r4, lr}
 8003ca0:	4604      	mov	r4, r0
 8003ca2:	d001      	beq.n	8003ca8 <cleanup_stdio+0x10>
 8003ca4:	f000 fe88 	bl	80049b8 <_fflush_r>
 8003ca8:	68a1      	ldr	r1, [r4, #8]
 8003caa:	4b09      	ldr	r3, [pc, #36]	@ (8003cd0 <cleanup_stdio+0x38>)
 8003cac:	4299      	cmp	r1, r3
 8003cae:	d002      	beq.n	8003cb6 <cleanup_stdio+0x1e>
 8003cb0:	4620      	mov	r0, r4
 8003cb2:	f000 fe81 	bl	80049b8 <_fflush_r>
 8003cb6:	68e1      	ldr	r1, [r4, #12]
 8003cb8:	4b06      	ldr	r3, [pc, #24]	@ (8003cd4 <cleanup_stdio+0x3c>)
 8003cba:	4299      	cmp	r1, r3
 8003cbc:	d004      	beq.n	8003cc8 <cleanup_stdio+0x30>
 8003cbe:	4620      	mov	r0, r4
 8003cc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003cc4:	f000 be78 	b.w	80049b8 <_fflush_r>
 8003cc8:	bd10      	pop	{r4, pc}
 8003cca:	bf00      	nop
 8003ccc:	20000198 	.word	0x20000198
 8003cd0:	20000200 	.word	0x20000200
 8003cd4:	20000268 	.word	0x20000268

08003cd8 <global_stdio_init.part.0>:
 8003cd8:	b510      	push	{r4, lr}
 8003cda:	4b0b      	ldr	r3, [pc, #44]	@ (8003d08 <global_stdio_init.part.0+0x30>)
 8003cdc:	4c0b      	ldr	r4, [pc, #44]	@ (8003d0c <global_stdio_init.part.0+0x34>)
 8003cde:	4a0c      	ldr	r2, [pc, #48]	@ (8003d10 <global_stdio_init.part.0+0x38>)
 8003ce0:	601a      	str	r2, [r3, #0]
 8003ce2:	4620      	mov	r0, r4
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	2104      	movs	r1, #4
 8003ce8:	f7ff ff94 	bl	8003c14 <std>
 8003cec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	2109      	movs	r1, #9
 8003cf4:	f7ff ff8e 	bl	8003c14 <std>
 8003cf8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003cfc:	2202      	movs	r2, #2
 8003cfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d02:	2112      	movs	r1, #18
 8003d04:	f7ff bf86 	b.w	8003c14 <std>
 8003d08:	200002d0 	.word	0x200002d0
 8003d0c:	20000198 	.word	0x20000198
 8003d10:	08003c81 	.word	0x08003c81

08003d14 <__sfp_lock_acquire>:
 8003d14:	4801      	ldr	r0, [pc, #4]	@ (8003d1c <__sfp_lock_acquire+0x8>)
 8003d16:	f000 ba00 	b.w	800411a <__retarget_lock_acquire_recursive>
 8003d1a:	bf00      	nop
 8003d1c:	200002d9 	.word	0x200002d9

08003d20 <__sfp_lock_release>:
 8003d20:	4801      	ldr	r0, [pc, #4]	@ (8003d28 <__sfp_lock_release+0x8>)
 8003d22:	f000 b9fb 	b.w	800411c <__retarget_lock_release_recursive>
 8003d26:	bf00      	nop
 8003d28:	200002d9 	.word	0x200002d9

08003d2c <__sinit>:
 8003d2c:	b510      	push	{r4, lr}
 8003d2e:	4604      	mov	r4, r0
 8003d30:	f7ff fff0 	bl	8003d14 <__sfp_lock_acquire>
 8003d34:	6a23      	ldr	r3, [r4, #32]
 8003d36:	b11b      	cbz	r3, 8003d40 <__sinit+0x14>
 8003d38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d3c:	f7ff bff0 	b.w	8003d20 <__sfp_lock_release>
 8003d40:	4b04      	ldr	r3, [pc, #16]	@ (8003d54 <__sinit+0x28>)
 8003d42:	6223      	str	r3, [r4, #32]
 8003d44:	4b04      	ldr	r3, [pc, #16]	@ (8003d58 <__sinit+0x2c>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d1f5      	bne.n	8003d38 <__sinit+0xc>
 8003d4c:	f7ff ffc4 	bl	8003cd8 <global_stdio_init.part.0>
 8003d50:	e7f2      	b.n	8003d38 <__sinit+0xc>
 8003d52:	bf00      	nop
 8003d54:	08003c99 	.word	0x08003c99
 8003d58:	200002d0 	.word	0x200002d0

08003d5c <_fwalk_sglue>:
 8003d5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d60:	4607      	mov	r7, r0
 8003d62:	4688      	mov	r8, r1
 8003d64:	4614      	mov	r4, r2
 8003d66:	2600      	movs	r6, #0
 8003d68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003d6c:	f1b9 0901 	subs.w	r9, r9, #1
 8003d70:	d505      	bpl.n	8003d7e <_fwalk_sglue+0x22>
 8003d72:	6824      	ldr	r4, [r4, #0]
 8003d74:	2c00      	cmp	r4, #0
 8003d76:	d1f7      	bne.n	8003d68 <_fwalk_sglue+0xc>
 8003d78:	4630      	mov	r0, r6
 8003d7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d7e:	89ab      	ldrh	r3, [r5, #12]
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d907      	bls.n	8003d94 <_fwalk_sglue+0x38>
 8003d84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003d88:	3301      	adds	r3, #1
 8003d8a:	d003      	beq.n	8003d94 <_fwalk_sglue+0x38>
 8003d8c:	4629      	mov	r1, r5
 8003d8e:	4638      	mov	r0, r7
 8003d90:	47c0      	blx	r8
 8003d92:	4306      	orrs	r6, r0
 8003d94:	3568      	adds	r5, #104	@ 0x68
 8003d96:	e7e9      	b.n	8003d6c <_fwalk_sglue+0x10>

08003d98 <iprintf>:
 8003d98:	b40f      	push	{r0, r1, r2, r3}
 8003d9a:	b507      	push	{r0, r1, r2, lr}
 8003d9c:	4906      	ldr	r1, [pc, #24]	@ (8003db8 <iprintf+0x20>)
 8003d9e:	ab04      	add	r3, sp, #16
 8003da0:	6808      	ldr	r0, [r1, #0]
 8003da2:	f853 2b04 	ldr.w	r2, [r3], #4
 8003da6:	6881      	ldr	r1, [r0, #8]
 8003da8:	9301      	str	r3, [sp, #4]
 8003daa:	f000 fadb 	bl	8004364 <_vfiprintf_r>
 8003dae:	b003      	add	sp, #12
 8003db0:	f85d eb04 	ldr.w	lr, [sp], #4
 8003db4:	b004      	add	sp, #16
 8003db6:	4770      	bx	lr
 8003db8:	20000018 	.word	0x20000018

08003dbc <_puts_r>:
 8003dbc:	6a03      	ldr	r3, [r0, #32]
 8003dbe:	b570      	push	{r4, r5, r6, lr}
 8003dc0:	6884      	ldr	r4, [r0, #8]
 8003dc2:	4605      	mov	r5, r0
 8003dc4:	460e      	mov	r6, r1
 8003dc6:	b90b      	cbnz	r3, 8003dcc <_puts_r+0x10>
 8003dc8:	f7ff ffb0 	bl	8003d2c <__sinit>
 8003dcc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003dce:	07db      	lsls	r3, r3, #31
 8003dd0:	d405      	bmi.n	8003dde <_puts_r+0x22>
 8003dd2:	89a3      	ldrh	r3, [r4, #12]
 8003dd4:	0598      	lsls	r0, r3, #22
 8003dd6:	d402      	bmi.n	8003dde <_puts_r+0x22>
 8003dd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003dda:	f000 f99e 	bl	800411a <__retarget_lock_acquire_recursive>
 8003dde:	89a3      	ldrh	r3, [r4, #12]
 8003de0:	0719      	lsls	r1, r3, #28
 8003de2:	d502      	bpl.n	8003dea <_puts_r+0x2e>
 8003de4:	6923      	ldr	r3, [r4, #16]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d135      	bne.n	8003e56 <_puts_r+0x9a>
 8003dea:	4621      	mov	r1, r4
 8003dec:	4628      	mov	r0, r5
 8003dee:	f000 f8c5 	bl	8003f7c <__swsetup_r>
 8003df2:	b380      	cbz	r0, 8003e56 <_puts_r+0x9a>
 8003df4:	f04f 35ff 	mov.w	r5, #4294967295
 8003df8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003dfa:	07da      	lsls	r2, r3, #31
 8003dfc:	d405      	bmi.n	8003e0a <_puts_r+0x4e>
 8003dfe:	89a3      	ldrh	r3, [r4, #12]
 8003e00:	059b      	lsls	r3, r3, #22
 8003e02:	d402      	bmi.n	8003e0a <_puts_r+0x4e>
 8003e04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003e06:	f000 f989 	bl	800411c <__retarget_lock_release_recursive>
 8003e0a:	4628      	mov	r0, r5
 8003e0c:	bd70      	pop	{r4, r5, r6, pc}
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	da04      	bge.n	8003e1c <_puts_r+0x60>
 8003e12:	69a2      	ldr	r2, [r4, #24]
 8003e14:	429a      	cmp	r2, r3
 8003e16:	dc17      	bgt.n	8003e48 <_puts_r+0x8c>
 8003e18:	290a      	cmp	r1, #10
 8003e1a:	d015      	beq.n	8003e48 <_puts_r+0x8c>
 8003e1c:	6823      	ldr	r3, [r4, #0]
 8003e1e:	1c5a      	adds	r2, r3, #1
 8003e20:	6022      	str	r2, [r4, #0]
 8003e22:	7019      	strb	r1, [r3, #0]
 8003e24:	68a3      	ldr	r3, [r4, #8]
 8003e26:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003e2a:	3b01      	subs	r3, #1
 8003e2c:	60a3      	str	r3, [r4, #8]
 8003e2e:	2900      	cmp	r1, #0
 8003e30:	d1ed      	bne.n	8003e0e <_puts_r+0x52>
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	da11      	bge.n	8003e5a <_puts_r+0x9e>
 8003e36:	4622      	mov	r2, r4
 8003e38:	210a      	movs	r1, #10
 8003e3a:	4628      	mov	r0, r5
 8003e3c:	f000 f85f 	bl	8003efe <__swbuf_r>
 8003e40:	3001      	adds	r0, #1
 8003e42:	d0d7      	beq.n	8003df4 <_puts_r+0x38>
 8003e44:	250a      	movs	r5, #10
 8003e46:	e7d7      	b.n	8003df8 <_puts_r+0x3c>
 8003e48:	4622      	mov	r2, r4
 8003e4a:	4628      	mov	r0, r5
 8003e4c:	f000 f857 	bl	8003efe <__swbuf_r>
 8003e50:	3001      	adds	r0, #1
 8003e52:	d1e7      	bne.n	8003e24 <_puts_r+0x68>
 8003e54:	e7ce      	b.n	8003df4 <_puts_r+0x38>
 8003e56:	3e01      	subs	r6, #1
 8003e58:	e7e4      	b.n	8003e24 <_puts_r+0x68>
 8003e5a:	6823      	ldr	r3, [r4, #0]
 8003e5c:	1c5a      	adds	r2, r3, #1
 8003e5e:	6022      	str	r2, [r4, #0]
 8003e60:	220a      	movs	r2, #10
 8003e62:	701a      	strb	r2, [r3, #0]
 8003e64:	e7ee      	b.n	8003e44 <_puts_r+0x88>
	...

08003e68 <puts>:
 8003e68:	4b02      	ldr	r3, [pc, #8]	@ (8003e74 <puts+0xc>)
 8003e6a:	4601      	mov	r1, r0
 8003e6c:	6818      	ldr	r0, [r3, #0]
 8003e6e:	f7ff bfa5 	b.w	8003dbc <_puts_r>
 8003e72:	bf00      	nop
 8003e74:	20000018 	.word	0x20000018

08003e78 <__sread>:
 8003e78:	b510      	push	{r4, lr}
 8003e7a:	460c      	mov	r4, r1
 8003e7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e80:	f000 f8fc 	bl	800407c <_read_r>
 8003e84:	2800      	cmp	r0, #0
 8003e86:	bfab      	itete	ge
 8003e88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003e8a:	89a3      	ldrhlt	r3, [r4, #12]
 8003e8c:	181b      	addge	r3, r3, r0
 8003e8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003e92:	bfac      	ite	ge
 8003e94:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003e96:	81a3      	strhlt	r3, [r4, #12]
 8003e98:	bd10      	pop	{r4, pc}

08003e9a <__swrite>:
 8003e9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e9e:	461f      	mov	r7, r3
 8003ea0:	898b      	ldrh	r3, [r1, #12]
 8003ea2:	05db      	lsls	r3, r3, #23
 8003ea4:	4605      	mov	r5, r0
 8003ea6:	460c      	mov	r4, r1
 8003ea8:	4616      	mov	r6, r2
 8003eaa:	d505      	bpl.n	8003eb8 <__swrite+0x1e>
 8003eac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003eb0:	2302      	movs	r3, #2
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f000 f8d0 	bl	8004058 <_lseek_r>
 8003eb8:	89a3      	ldrh	r3, [r4, #12]
 8003eba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ebe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003ec2:	81a3      	strh	r3, [r4, #12]
 8003ec4:	4632      	mov	r2, r6
 8003ec6:	463b      	mov	r3, r7
 8003ec8:	4628      	mov	r0, r5
 8003eca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ece:	f000 b8e7 	b.w	80040a0 <_write_r>

08003ed2 <__sseek>:
 8003ed2:	b510      	push	{r4, lr}
 8003ed4:	460c      	mov	r4, r1
 8003ed6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003eda:	f000 f8bd 	bl	8004058 <_lseek_r>
 8003ede:	1c43      	adds	r3, r0, #1
 8003ee0:	89a3      	ldrh	r3, [r4, #12]
 8003ee2:	bf15      	itete	ne
 8003ee4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003ee6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003eea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003eee:	81a3      	strheq	r3, [r4, #12]
 8003ef0:	bf18      	it	ne
 8003ef2:	81a3      	strhne	r3, [r4, #12]
 8003ef4:	bd10      	pop	{r4, pc}

08003ef6 <__sclose>:
 8003ef6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003efa:	f000 b89d 	b.w	8004038 <_close_r>

08003efe <__swbuf_r>:
 8003efe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f00:	460e      	mov	r6, r1
 8003f02:	4614      	mov	r4, r2
 8003f04:	4605      	mov	r5, r0
 8003f06:	b118      	cbz	r0, 8003f10 <__swbuf_r+0x12>
 8003f08:	6a03      	ldr	r3, [r0, #32]
 8003f0a:	b90b      	cbnz	r3, 8003f10 <__swbuf_r+0x12>
 8003f0c:	f7ff ff0e 	bl	8003d2c <__sinit>
 8003f10:	69a3      	ldr	r3, [r4, #24]
 8003f12:	60a3      	str	r3, [r4, #8]
 8003f14:	89a3      	ldrh	r3, [r4, #12]
 8003f16:	071a      	lsls	r2, r3, #28
 8003f18:	d501      	bpl.n	8003f1e <__swbuf_r+0x20>
 8003f1a:	6923      	ldr	r3, [r4, #16]
 8003f1c:	b943      	cbnz	r3, 8003f30 <__swbuf_r+0x32>
 8003f1e:	4621      	mov	r1, r4
 8003f20:	4628      	mov	r0, r5
 8003f22:	f000 f82b 	bl	8003f7c <__swsetup_r>
 8003f26:	b118      	cbz	r0, 8003f30 <__swbuf_r+0x32>
 8003f28:	f04f 37ff 	mov.w	r7, #4294967295
 8003f2c:	4638      	mov	r0, r7
 8003f2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f30:	6823      	ldr	r3, [r4, #0]
 8003f32:	6922      	ldr	r2, [r4, #16]
 8003f34:	1a98      	subs	r0, r3, r2
 8003f36:	6963      	ldr	r3, [r4, #20]
 8003f38:	b2f6      	uxtb	r6, r6
 8003f3a:	4283      	cmp	r3, r0
 8003f3c:	4637      	mov	r7, r6
 8003f3e:	dc05      	bgt.n	8003f4c <__swbuf_r+0x4e>
 8003f40:	4621      	mov	r1, r4
 8003f42:	4628      	mov	r0, r5
 8003f44:	f000 fd38 	bl	80049b8 <_fflush_r>
 8003f48:	2800      	cmp	r0, #0
 8003f4a:	d1ed      	bne.n	8003f28 <__swbuf_r+0x2a>
 8003f4c:	68a3      	ldr	r3, [r4, #8]
 8003f4e:	3b01      	subs	r3, #1
 8003f50:	60a3      	str	r3, [r4, #8]
 8003f52:	6823      	ldr	r3, [r4, #0]
 8003f54:	1c5a      	adds	r2, r3, #1
 8003f56:	6022      	str	r2, [r4, #0]
 8003f58:	701e      	strb	r6, [r3, #0]
 8003f5a:	6962      	ldr	r2, [r4, #20]
 8003f5c:	1c43      	adds	r3, r0, #1
 8003f5e:	429a      	cmp	r2, r3
 8003f60:	d004      	beq.n	8003f6c <__swbuf_r+0x6e>
 8003f62:	89a3      	ldrh	r3, [r4, #12]
 8003f64:	07db      	lsls	r3, r3, #31
 8003f66:	d5e1      	bpl.n	8003f2c <__swbuf_r+0x2e>
 8003f68:	2e0a      	cmp	r6, #10
 8003f6a:	d1df      	bne.n	8003f2c <__swbuf_r+0x2e>
 8003f6c:	4621      	mov	r1, r4
 8003f6e:	4628      	mov	r0, r5
 8003f70:	f000 fd22 	bl	80049b8 <_fflush_r>
 8003f74:	2800      	cmp	r0, #0
 8003f76:	d0d9      	beq.n	8003f2c <__swbuf_r+0x2e>
 8003f78:	e7d6      	b.n	8003f28 <__swbuf_r+0x2a>
	...

08003f7c <__swsetup_r>:
 8003f7c:	b538      	push	{r3, r4, r5, lr}
 8003f7e:	4b29      	ldr	r3, [pc, #164]	@ (8004024 <__swsetup_r+0xa8>)
 8003f80:	4605      	mov	r5, r0
 8003f82:	6818      	ldr	r0, [r3, #0]
 8003f84:	460c      	mov	r4, r1
 8003f86:	b118      	cbz	r0, 8003f90 <__swsetup_r+0x14>
 8003f88:	6a03      	ldr	r3, [r0, #32]
 8003f8a:	b90b      	cbnz	r3, 8003f90 <__swsetup_r+0x14>
 8003f8c:	f7ff fece 	bl	8003d2c <__sinit>
 8003f90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f94:	0719      	lsls	r1, r3, #28
 8003f96:	d422      	bmi.n	8003fde <__swsetup_r+0x62>
 8003f98:	06da      	lsls	r2, r3, #27
 8003f9a:	d407      	bmi.n	8003fac <__swsetup_r+0x30>
 8003f9c:	2209      	movs	r2, #9
 8003f9e:	602a      	str	r2, [r5, #0]
 8003fa0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003fa4:	81a3      	strh	r3, [r4, #12]
 8003fa6:	f04f 30ff 	mov.w	r0, #4294967295
 8003faa:	e033      	b.n	8004014 <__swsetup_r+0x98>
 8003fac:	0758      	lsls	r0, r3, #29
 8003fae:	d512      	bpl.n	8003fd6 <__swsetup_r+0x5a>
 8003fb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003fb2:	b141      	cbz	r1, 8003fc6 <__swsetup_r+0x4a>
 8003fb4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003fb8:	4299      	cmp	r1, r3
 8003fba:	d002      	beq.n	8003fc2 <__swsetup_r+0x46>
 8003fbc:	4628      	mov	r0, r5
 8003fbe:	f000 f8af 	bl	8004120 <_free_r>
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	6363      	str	r3, [r4, #52]	@ 0x34
 8003fc6:	89a3      	ldrh	r3, [r4, #12]
 8003fc8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003fcc:	81a3      	strh	r3, [r4, #12]
 8003fce:	2300      	movs	r3, #0
 8003fd0:	6063      	str	r3, [r4, #4]
 8003fd2:	6923      	ldr	r3, [r4, #16]
 8003fd4:	6023      	str	r3, [r4, #0]
 8003fd6:	89a3      	ldrh	r3, [r4, #12]
 8003fd8:	f043 0308 	orr.w	r3, r3, #8
 8003fdc:	81a3      	strh	r3, [r4, #12]
 8003fde:	6923      	ldr	r3, [r4, #16]
 8003fe0:	b94b      	cbnz	r3, 8003ff6 <__swsetup_r+0x7a>
 8003fe2:	89a3      	ldrh	r3, [r4, #12]
 8003fe4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003fe8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fec:	d003      	beq.n	8003ff6 <__swsetup_r+0x7a>
 8003fee:	4621      	mov	r1, r4
 8003ff0:	4628      	mov	r0, r5
 8003ff2:	f000 fd2f 	bl	8004a54 <__smakebuf_r>
 8003ff6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ffa:	f013 0201 	ands.w	r2, r3, #1
 8003ffe:	d00a      	beq.n	8004016 <__swsetup_r+0x9a>
 8004000:	2200      	movs	r2, #0
 8004002:	60a2      	str	r2, [r4, #8]
 8004004:	6962      	ldr	r2, [r4, #20]
 8004006:	4252      	negs	r2, r2
 8004008:	61a2      	str	r2, [r4, #24]
 800400a:	6922      	ldr	r2, [r4, #16]
 800400c:	b942      	cbnz	r2, 8004020 <__swsetup_r+0xa4>
 800400e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004012:	d1c5      	bne.n	8003fa0 <__swsetup_r+0x24>
 8004014:	bd38      	pop	{r3, r4, r5, pc}
 8004016:	0799      	lsls	r1, r3, #30
 8004018:	bf58      	it	pl
 800401a:	6962      	ldrpl	r2, [r4, #20]
 800401c:	60a2      	str	r2, [r4, #8]
 800401e:	e7f4      	b.n	800400a <__swsetup_r+0x8e>
 8004020:	2000      	movs	r0, #0
 8004022:	e7f7      	b.n	8004014 <__swsetup_r+0x98>
 8004024:	20000018 	.word	0x20000018

08004028 <memset>:
 8004028:	4402      	add	r2, r0
 800402a:	4603      	mov	r3, r0
 800402c:	4293      	cmp	r3, r2
 800402e:	d100      	bne.n	8004032 <memset+0xa>
 8004030:	4770      	bx	lr
 8004032:	f803 1b01 	strb.w	r1, [r3], #1
 8004036:	e7f9      	b.n	800402c <memset+0x4>

08004038 <_close_r>:
 8004038:	b538      	push	{r3, r4, r5, lr}
 800403a:	4d06      	ldr	r5, [pc, #24]	@ (8004054 <_close_r+0x1c>)
 800403c:	2300      	movs	r3, #0
 800403e:	4604      	mov	r4, r0
 8004040:	4608      	mov	r0, r1
 8004042:	602b      	str	r3, [r5, #0]
 8004044:	f7fc fe6a 	bl	8000d1c <_close>
 8004048:	1c43      	adds	r3, r0, #1
 800404a:	d102      	bne.n	8004052 <_close_r+0x1a>
 800404c:	682b      	ldr	r3, [r5, #0]
 800404e:	b103      	cbz	r3, 8004052 <_close_r+0x1a>
 8004050:	6023      	str	r3, [r4, #0]
 8004052:	bd38      	pop	{r3, r4, r5, pc}
 8004054:	200002d4 	.word	0x200002d4

08004058 <_lseek_r>:
 8004058:	b538      	push	{r3, r4, r5, lr}
 800405a:	4d07      	ldr	r5, [pc, #28]	@ (8004078 <_lseek_r+0x20>)
 800405c:	4604      	mov	r4, r0
 800405e:	4608      	mov	r0, r1
 8004060:	4611      	mov	r1, r2
 8004062:	2200      	movs	r2, #0
 8004064:	602a      	str	r2, [r5, #0]
 8004066:	461a      	mov	r2, r3
 8004068:	f7fc fe7f 	bl	8000d6a <_lseek>
 800406c:	1c43      	adds	r3, r0, #1
 800406e:	d102      	bne.n	8004076 <_lseek_r+0x1e>
 8004070:	682b      	ldr	r3, [r5, #0]
 8004072:	b103      	cbz	r3, 8004076 <_lseek_r+0x1e>
 8004074:	6023      	str	r3, [r4, #0]
 8004076:	bd38      	pop	{r3, r4, r5, pc}
 8004078:	200002d4 	.word	0x200002d4

0800407c <_read_r>:
 800407c:	b538      	push	{r3, r4, r5, lr}
 800407e:	4d07      	ldr	r5, [pc, #28]	@ (800409c <_read_r+0x20>)
 8004080:	4604      	mov	r4, r0
 8004082:	4608      	mov	r0, r1
 8004084:	4611      	mov	r1, r2
 8004086:	2200      	movs	r2, #0
 8004088:	602a      	str	r2, [r5, #0]
 800408a:	461a      	mov	r2, r3
 800408c:	f7fc fe0d 	bl	8000caa <_read>
 8004090:	1c43      	adds	r3, r0, #1
 8004092:	d102      	bne.n	800409a <_read_r+0x1e>
 8004094:	682b      	ldr	r3, [r5, #0]
 8004096:	b103      	cbz	r3, 800409a <_read_r+0x1e>
 8004098:	6023      	str	r3, [r4, #0]
 800409a:	bd38      	pop	{r3, r4, r5, pc}
 800409c:	200002d4 	.word	0x200002d4

080040a0 <_write_r>:
 80040a0:	b538      	push	{r3, r4, r5, lr}
 80040a2:	4d07      	ldr	r5, [pc, #28]	@ (80040c0 <_write_r+0x20>)
 80040a4:	4604      	mov	r4, r0
 80040a6:	4608      	mov	r0, r1
 80040a8:	4611      	mov	r1, r2
 80040aa:	2200      	movs	r2, #0
 80040ac:	602a      	str	r2, [r5, #0]
 80040ae:	461a      	mov	r2, r3
 80040b0:	f7fc fe18 	bl	8000ce4 <_write>
 80040b4:	1c43      	adds	r3, r0, #1
 80040b6:	d102      	bne.n	80040be <_write_r+0x1e>
 80040b8:	682b      	ldr	r3, [r5, #0]
 80040ba:	b103      	cbz	r3, 80040be <_write_r+0x1e>
 80040bc:	6023      	str	r3, [r4, #0]
 80040be:	bd38      	pop	{r3, r4, r5, pc}
 80040c0:	200002d4 	.word	0x200002d4

080040c4 <__errno>:
 80040c4:	4b01      	ldr	r3, [pc, #4]	@ (80040cc <__errno+0x8>)
 80040c6:	6818      	ldr	r0, [r3, #0]
 80040c8:	4770      	bx	lr
 80040ca:	bf00      	nop
 80040cc:	20000018 	.word	0x20000018

080040d0 <__libc_init_array>:
 80040d0:	b570      	push	{r4, r5, r6, lr}
 80040d2:	4d0d      	ldr	r5, [pc, #52]	@ (8004108 <__libc_init_array+0x38>)
 80040d4:	4c0d      	ldr	r4, [pc, #52]	@ (800410c <__libc_init_array+0x3c>)
 80040d6:	1b64      	subs	r4, r4, r5
 80040d8:	10a4      	asrs	r4, r4, #2
 80040da:	2600      	movs	r6, #0
 80040dc:	42a6      	cmp	r6, r4
 80040de:	d109      	bne.n	80040f4 <__libc_init_array+0x24>
 80040e0:	4d0b      	ldr	r5, [pc, #44]	@ (8004110 <__libc_init_array+0x40>)
 80040e2:	4c0c      	ldr	r4, [pc, #48]	@ (8004114 <__libc_init_array+0x44>)
 80040e4:	f000 fd24 	bl	8004b30 <_init>
 80040e8:	1b64      	subs	r4, r4, r5
 80040ea:	10a4      	asrs	r4, r4, #2
 80040ec:	2600      	movs	r6, #0
 80040ee:	42a6      	cmp	r6, r4
 80040f0:	d105      	bne.n	80040fe <__libc_init_array+0x2e>
 80040f2:	bd70      	pop	{r4, r5, r6, pc}
 80040f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80040f8:	4798      	blx	r3
 80040fa:	3601      	adds	r6, #1
 80040fc:	e7ee      	b.n	80040dc <__libc_init_array+0xc>
 80040fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8004102:	4798      	blx	r3
 8004104:	3601      	adds	r6, #1
 8004106:	e7f2      	b.n	80040ee <__libc_init_array+0x1e>
 8004108:	08004bd0 	.word	0x08004bd0
 800410c:	08004bd0 	.word	0x08004bd0
 8004110:	08004bd0 	.word	0x08004bd0
 8004114:	08004bd4 	.word	0x08004bd4

08004118 <__retarget_lock_init_recursive>:
 8004118:	4770      	bx	lr

0800411a <__retarget_lock_acquire_recursive>:
 800411a:	4770      	bx	lr

0800411c <__retarget_lock_release_recursive>:
 800411c:	4770      	bx	lr
	...

08004120 <_free_r>:
 8004120:	b538      	push	{r3, r4, r5, lr}
 8004122:	4605      	mov	r5, r0
 8004124:	2900      	cmp	r1, #0
 8004126:	d041      	beq.n	80041ac <_free_r+0x8c>
 8004128:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800412c:	1f0c      	subs	r4, r1, #4
 800412e:	2b00      	cmp	r3, #0
 8004130:	bfb8      	it	lt
 8004132:	18e4      	addlt	r4, r4, r3
 8004134:	f000 f8e0 	bl	80042f8 <__malloc_lock>
 8004138:	4a1d      	ldr	r2, [pc, #116]	@ (80041b0 <_free_r+0x90>)
 800413a:	6813      	ldr	r3, [r2, #0]
 800413c:	b933      	cbnz	r3, 800414c <_free_r+0x2c>
 800413e:	6063      	str	r3, [r4, #4]
 8004140:	6014      	str	r4, [r2, #0]
 8004142:	4628      	mov	r0, r5
 8004144:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004148:	f000 b8dc 	b.w	8004304 <__malloc_unlock>
 800414c:	42a3      	cmp	r3, r4
 800414e:	d908      	bls.n	8004162 <_free_r+0x42>
 8004150:	6820      	ldr	r0, [r4, #0]
 8004152:	1821      	adds	r1, r4, r0
 8004154:	428b      	cmp	r3, r1
 8004156:	bf01      	itttt	eq
 8004158:	6819      	ldreq	r1, [r3, #0]
 800415a:	685b      	ldreq	r3, [r3, #4]
 800415c:	1809      	addeq	r1, r1, r0
 800415e:	6021      	streq	r1, [r4, #0]
 8004160:	e7ed      	b.n	800413e <_free_r+0x1e>
 8004162:	461a      	mov	r2, r3
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	b10b      	cbz	r3, 800416c <_free_r+0x4c>
 8004168:	42a3      	cmp	r3, r4
 800416a:	d9fa      	bls.n	8004162 <_free_r+0x42>
 800416c:	6811      	ldr	r1, [r2, #0]
 800416e:	1850      	adds	r0, r2, r1
 8004170:	42a0      	cmp	r0, r4
 8004172:	d10b      	bne.n	800418c <_free_r+0x6c>
 8004174:	6820      	ldr	r0, [r4, #0]
 8004176:	4401      	add	r1, r0
 8004178:	1850      	adds	r0, r2, r1
 800417a:	4283      	cmp	r3, r0
 800417c:	6011      	str	r1, [r2, #0]
 800417e:	d1e0      	bne.n	8004142 <_free_r+0x22>
 8004180:	6818      	ldr	r0, [r3, #0]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	6053      	str	r3, [r2, #4]
 8004186:	4408      	add	r0, r1
 8004188:	6010      	str	r0, [r2, #0]
 800418a:	e7da      	b.n	8004142 <_free_r+0x22>
 800418c:	d902      	bls.n	8004194 <_free_r+0x74>
 800418e:	230c      	movs	r3, #12
 8004190:	602b      	str	r3, [r5, #0]
 8004192:	e7d6      	b.n	8004142 <_free_r+0x22>
 8004194:	6820      	ldr	r0, [r4, #0]
 8004196:	1821      	adds	r1, r4, r0
 8004198:	428b      	cmp	r3, r1
 800419a:	bf04      	itt	eq
 800419c:	6819      	ldreq	r1, [r3, #0]
 800419e:	685b      	ldreq	r3, [r3, #4]
 80041a0:	6063      	str	r3, [r4, #4]
 80041a2:	bf04      	itt	eq
 80041a4:	1809      	addeq	r1, r1, r0
 80041a6:	6021      	streq	r1, [r4, #0]
 80041a8:	6054      	str	r4, [r2, #4]
 80041aa:	e7ca      	b.n	8004142 <_free_r+0x22>
 80041ac:	bd38      	pop	{r3, r4, r5, pc}
 80041ae:	bf00      	nop
 80041b0:	200002e0 	.word	0x200002e0

080041b4 <sbrk_aligned>:
 80041b4:	b570      	push	{r4, r5, r6, lr}
 80041b6:	4e0f      	ldr	r6, [pc, #60]	@ (80041f4 <sbrk_aligned+0x40>)
 80041b8:	460c      	mov	r4, r1
 80041ba:	6831      	ldr	r1, [r6, #0]
 80041bc:	4605      	mov	r5, r0
 80041be:	b911      	cbnz	r1, 80041c6 <sbrk_aligned+0x12>
 80041c0:	f000 fca6 	bl	8004b10 <_sbrk_r>
 80041c4:	6030      	str	r0, [r6, #0]
 80041c6:	4621      	mov	r1, r4
 80041c8:	4628      	mov	r0, r5
 80041ca:	f000 fca1 	bl	8004b10 <_sbrk_r>
 80041ce:	1c43      	adds	r3, r0, #1
 80041d0:	d103      	bne.n	80041da <sbrk_aligned+0x26>
 80041d2:	f04f 34ff 	mov.w	r4, #4294967295
 80041d6:	4620      	mov	r0, r4
 80041d8:	bd70      	pop	{r4, r5, r6, pc}
 80041da:	1cc4      	adds	r4, r0, #3
 80041dc:	f024 0403 	bic.w	r4, r4, #3
 80041e0:	42a0      	cmp	r0, r4
 80041e2:	d0f8      	beq.n	80041d6 <sbrk_aligned+0x22>
 80041e4:	1a21      	subs	r1, r4, r0
 80041e6:	4628      	mov	r0, r5
 80041e8:	f000 fc92 	bl	8004b10 <_sbrk_r>
 80041ec:	3001      	adds	r0, #1
 80041ee:	d1f2      	bne.n	80041d6 <sbrk_aligned+0x22>
 80041f0:	e7ef      	b.n	80041d2 <sbrk_aligned+0x1e>
 80041f2:	bf00      	nop
 80041f4:	200002dc 	.word	0x200002dc

080041f8 <_malloc_r>:
 80041f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80041fc:	1ccd      	adds	r5, r1, #3
 80041fe:	f025 0503 	bic.w	r5, r5, #3
 8004202:	3508      	adds	r5, #8
 8004204:	2d0c      	cmp	r5, #12
 8004206:	bf38      	it	cc
 8004208:	250c      	movcc	r5, #12
 800420a:	2d00      	cmp	r5, #0
 800420c:	4606      	mov	r6, r0
 800420e:	db01      	blt.n	8004214 <_malloc_r+0x1c>
 8004210:	42a9      	cmp	r1, r5
 8004212:	d904      	bls.n	800421e <_malloc_r+0x26>
 8004214:	230c      	movs	r3, #12
 8004216:	6033      	str	r3, [r6, #0]
 8004218:	2000      	movs	r0, #0
 800421a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800421e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80042f4 <_malloc_r+0xfc>
 8004222:	f000 f869 	bl	80042f8 <__malloc_lock>
 8004226:	f8d8 3000 	ldr.w	r3, [r8]
 800422a:	461c      	mov	r4, r3
 800422c:	bb44      	cbnz	r4, 8004280 <_malloc_r+0x88>
 800422e:	4629      	mov	r1, r5
 8004230:	4630      	mov	r0, r6
 8004232:	f7ff ffbf 	bl	80041b4 <sbrk_aligned>
 8004236:	1c43      	adds	r3, r0, #1
 8004238:	4604      	mov	r4, r0
 800423a:	d158      	bne.n	80042ee <_malloc_r+0xf6>
 800423c:	f8d8 4000 	ldr.w	r4, [r8]
 8004240:	4627      	mov	r7, r4
 8004242:	2f00      	cmp	r7, #0
 8004244:	d143      	bne.n	80042ce <_malloc_r+0xd6>
 8004246:	2c00      	cmp	r4, #0
 8004248:	d04b      	beq.n	80042e2 <_malloc_r+0xea>
 800424a:	6823      	ldr	r3, [r4, #0]
 800424c:	4639      	mov	r1, r7
 800424e:	4630      	mov	r0, r6
 8004250:	eb04 0903 	add.w	r9, r4, r3
 8004254:	f000 fc5c 	bl	8004b10 <_sbrk_r>
 8004258:	4581      	cmp	r9, r0
 800425a:	d142      	bne.n	80042e2 <_malloc_r+0xea>
 800425c:	6821      	ldr	r1, [r4, #0]
 800425e:	1a6d      	subs	r5, r5, r1
 8004260:	4629      	mov	r1, r5
 8004262:	4630      	mov	r0, r6
 8004264:	f7ff ffa6 	bl	80041b4 <sbrk_aligned>
 8004268:	3001      	adds	r0, #1
 800426a:	d03a      	beq.n	80042e2 <_malloc_r+0xea>
 800426c:	6823      	ldr	r3, [r4, #0]
 800426e:	442b      	add	r3, r5
 8004270:	6023      	str	r3, [r4, #0]
 8004272:	f8d8 3000 	ldr.w	r3, [r8]
 8004276:	685a      	ldr	r2, [r3, #4]
 8004278:	bb62      	cbnz	r2, 80042d4 <_malloc_r+0xdc>
 800427a:	f8c8 7000 	str.w	r7, [r8]
 800427e:	e00f      	b.n	80042a0 <_malloc_r+0xa8>
 8004280:	6822      	ldr	r2, [r4, #0]
 8004282:	1b52      	subs	r2, r2, r5
 8004284:	d420      	bmi.n	80042c8 <_malloc_r+0xd0>
 8004286:	2a0b      	cmp	r2, #11
 8004288:	d917      	bls.n	80042ba <_malloc_r+0xc2>
 800428a:	1961      	adds	r1, r4, r5
 800428c:	42a3      	cmp	r3, r4
 800428e:	6025      	str	r5, [r4, #0]
 8004290:	bf18      	it	ne
 8004292:	6059      	strne	r1, [r3, #4]
 8004294:	6863      	ldr	r3, [r4, #4]
 8004296:	bf08      	it	eq
 8004298:	f8c8 1000 	streq.w	r1, [r8]
 800429c:	5162      	str	r2, [r4, r5]
 800429e:	604b      	str	r3, [r1, #4]
 80042a0:	4630      	mov	r0, r6
 80042a2:	f000 f82f 	bl	8004304 <__malloc_unlock>
 80042a6:	f104 000b 	add.w	r0, r4, #11
 80042aa:	1d23      	adds	r3, r4, #4
 80042ac:	f020 0007 	bic.w	r0, r0, #7
 80042b0:	1ac2      	subs	r2, r0, r3
 80042b2:	bf1c      	itt	ne
 80042b4:	1a1b      	subne	r3, r3, r0
 80042b6:	50a3      	strne	r3, [r4, r2]
 80042b8:	e7af      	b.n	800421a <_malloc_r+0x22>
 80042ba:	6862      	ldr	r2, [r4, #4]
 80042bc:	42a3      	cmp	r3, r4
 80042be:	bf0c      	ite	eq
 80042c0:	f8c8 2000 	streq.w	r2, [r8]
 80042c4:	605a      	strne	r2, [r3, #4]
 80042c6:	e7eb      	b.n	80042a0 <_malloc_r+0xa8>
 80042c8:	4623      	mov	r3, r4
 80042ca:	6864      	ldr	r4, [r4, #4]
 80042cc:	e7ae      	b.n	800422c <_malloc_r+0x34>
 80042ce:	463c      	mov	r4, r7
 80042d0:	687f      	ldr	r7, [r7, #4]
 80042d2:	e7b6      	b.n	8004242 <_malloc_r+0x4a>
 80042d4:	461a      	mov	r2, r3
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	42a3      	cmp	r3, r4
 80042da:	d1fb      	bne.n	80042d4 <_malloc_r+0xdc>
 80042dc:	2300      	movs	r3, #0
 80042de:	6053      	str	r3, [r2, #4]
 80042e0:	e7de      	b.n	80042a0 <_malloc_r+0xa8>
 80042e2:	230c      	movs	r3, #12
 80042e4:	6033      	str	r3, [r6, #0]
 80042e6:	4630      	mov	r0, r6
 80042e8:	f000 f80c 	bl	8004304 <__malloc_unlock>
 80042ec:	e794      	b.n	8004218 <_malloc_r+0x20>
 80042ee:	6005      	str	r5, [r0, #0]
 80042f0:	e7d6      	b.n	80042a0 <_malloc_r+0xa8>
 80042f2:	bf00      	nop
 80042f4:	200002e0 	.word	0x200002e0

080042f8 <__malloc_lock>:
 80042f8:	4801      	ldr	r0, [pc, #4]	@ (8004300 <__malloc_lock+0x8>)
 80042fa:	f7ff bf0e 	b.w	800411a <__retarget_lock_acquire_recursive>
 80042fe:	bf00      	nop
 8004300:	200002d8 	.word	0x200002d8

08004304 <__malloc_unlock>:
 8004304:	4801      	ldr	r0, [pc, #4]	@ (800430c <__malloc_unlock+0x8>)
 8004306:	f7ff bf09 	b.w	800411c <__retarget_lock_release_recursive>
 800430a:	bf00      	nop
 800430c:	200002d8 	.word	0x200002d8

08004310 <__sfputc_r>:
 8004310:	6893      	ldr	r3, [r2, #8]
 8004312:	3b01      	subs	r3, #1
 8004314:	2b00      	cmp	r3, #0
 8004316:	b410      	push	{r4}
 8004318:	6093      	str	r3, [r2, #8]
 800431a:	da08      	bge.n	800432e <__sfputc_r+0x1e>
 800431c:	6994      	ldr	r4, [r2, #24]
 800431e:	42a3      	cmp	r3, r4
 8004320:	db01      	blt.n	8004326 <__sfputc_r+0x16>
 8004322:	290a      	cmp	r1, #10
 8004324:	d103      	bne.n	800432e <__sfputc_r+0x1e>
 8004326:	f85d 4b04 	ldr.w	r4, [sp], #4
 800432a:	f7ff bde8 	b.w	8003efe <__swbuf_r>
 800432e:	6813      	ldr	r3, [r2, #0]
 8004330:	1c58      	adds	r0, r3, #1
 8004332:	6010      	str	r0, [r2, #0]
 8004334:	7019      	strb	r1, [r3, #0]
 8004336:	4608      	mov	r0, r1
 8004338:	f85d 4b04 	ldr.w	r4, [sp], #4
 800433c:	4770      	bx	lr

0800433e <__sfputs_r>:
 800433e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004340:	4606      	mov	r6, r0
 8004342:	460f      	mov	r7, r1
 8004344:	4614      	mov	r4, r2
 8004346:	18d5      	adds	r5, r2, r3
 8004348:	42ac      	cmp	r4, r5
 800434a:	d101      	bne.n	8004350 <__sfputs_r+0x12>
 800434c:	2000      	movs	r0, #0
 800434e:	e007      	b.n	8004360 <__sfputs_r+0x22>
 8004350:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004354:	463a      	mov	r2, r7
 8004356:	4630      	mov	r0, r6
 8004358:	f7ff ffda 	bl	8004310 <__sfputc_r>
 800435c:	1c43      	adds	r3, r0, #1
 800435e:	d1f3      	bne.n	8004348 <__sfputs_r+0xa>
 8004360:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004364 <_vfiprintf_r>:
 8004364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004368:	460d      	mov	r5, r1
 800436a:	b09d      	sub	sp, #116	@ 0x74
 800436c:	4614      	mov	r4, r2
 800436e:	4698      	mov	r8, r3
 8004370:	4606      	mov	r6, r0
 8004372:	b118      	cbz	r0, 800437c <_vfiprintf_r+0x18>
 8004374:	6a03      	ldr	r3, [r0, #32]
 8004376:	b90b      	cbnz	r3, 800437c <_vfiprintf_r+0x18>
 8004378:	f7ff fcd8 	bl	8003d2c <__sinit>
 800437c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800437e:	07d9      	lsls	r1, r3, #31
 8004380:	d405      	bmi.n	800438e <_vfiprintf_r+0x2a>
 8004382:	89ab      	ldrh	r3, [r5, #12]
 8004384:	059a      	lsls	r2, r3, #22
 8004386:	d402      	bmi.n	800438e <_vfiprintf_r+0x2a>
 8004388:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800438a:	f7ff fec6 	bl	800411a <__retarget_lock_acquire_recursive>
 800438e:	89ab      	ldrh	r3, [r5, #12]
 8004390:	071b      	lsls	r3, r3, #28
 8004392:	d501      	bpl.n	8004398 <_vfiprintf_r+0x34>
 8004394:	692b      	ldr	r3, [r5, #16]
 8004396:	b99b      	cbnz	r3, 80043c0 <_vfiprintf_r+0x5c>
 8004398:	4629      	mov	r1, r5
 800439a:	4630      	mov	r0, r6
 800439c:	f7ff fdee 	bl	8003f7c <__swsetup_r>
 80043a0:	b170      	cbz	r0, 80043c0 <_vfiprintf_r+0x5c>
 80043a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80043a4:	07dc      	lsls	r4, r3, #31
 80043a6:	d504      	bpl.n	80043b2 <_vfiprintf_r+0x4e>
 80043a8:	f04f 30ff 	mov.w	r0, #4294967295
 80043ac:	b01d      	add	sp, #116	@ 0x74
 80043ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043b2:	89ab      	ldrh	r3, [r5, #12]
 80043b4:	0598      	lsls	r0, r3, #22
 80043b6:	d4f7      	bmi.n	80043a8 <_vfiprintf_r+0x44>
 80043b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80043ba:	f7ff feaf 	bl	800411c <__retarget_lock_release_recursive>
 80043be:	e7f3      	b.n	80043a8 <_vfiprintf_r+0x44>
 80043c0:	2300      	movs	r3, #0
 80043c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80043c4:	2320      	movs	r3, #32
 80043c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80043ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80043ce:	2330      	movs	r3, #48	@ 0x30
 80043d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004580 <_vfiprintf_r+0x21c>
 80043d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80043d8:	f04f 0901 	mov.w	r9, #1
 80043dc:	4623      	mov	r3, r4
 80043de:	469a      	mov	sl, r3
 80043e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80043e4:	b10a      	cbz	r2, 80043ea <_vfiprintf_r+0x86>
 80043e6:	2a25      	cmp	r2, #37	@ 0x25
 80043e8:	d1f9      	bne.n	80043de <_vfiprintf_r+0x7a>
 80043ea:	ebba 0b04 	subs.w	fp, sl, r4
 80043ee:	d00b      	beq.n	8004408 <_vfiprintf_r+0xa4>
 80043f0:	465b      	mov	r3, fp
 80043f2:	4622      	mov	r2, r4
 80043f4:	4629      	mov	r1, r5
 80043f6:	4630      	mov	r0, r6
 80043f8:	f7ff ffa1 	bl	800433e <__sfputs_r>
 80043fc:	3001      	adds	r0, #1
 80043fe:	f000 80a7 	beq.w	8004550 <_vfiprintf_r+0x1ec>
 8004402:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004404:	445a      	add	r2, fp
 8004406:	9209      	str	r2, [sp, #36]	@ 0x24
 8004408:	f89a 3000 	ldrb.w	r3, [sl]
 800440c:	2b00      	cmp	r3, #0
 800440e:	f000 809f 	beq.w	8004550 <_vfiprintf_r+0x1ec>
 8004412:	2300      	movs	r3, #0
 8004414:	f04f 32ff 	mov.w	r2, #4294967295
 8004418:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800441c:	f10a 0a01 	add.w	sl, sl, #1
 8004420:	9304      	str	r3, [sp, #16]
 8004422:	9307      	str	r3, [sp, #28]
 8004424:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004428:	931a      	str	r3, [sp, #104]	@ 0x68
 800442a:	4654      	mov	r4, sl
 800442c:	2205      	movs	r2, #5
 800442e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004432:	4853      	ldr	r0, [pc, #332]	@ (8004580 <_vfiprintf_r+0x21c>)
 8004434:	f7fb feec 	bl	8000210 <memchr>
 8004438:	9a04      	ldr	r2, [sp, #16]
 800443a:	b9d8      	cbnz	r0, 8004474 <_vfiprintf_r+0x110>
 800443c:	06d1      	lsls	r1, r2, #27
 800443e:	bf44      	itt	mi
 8004440:	2320      	movmi	r3, #32
 8004442:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004446:	0713      	lsls	r3, r2, #28
 8004448:	bf44      	itt	mi
 800444a:	232b      	movmi	r3, #43	@ 0x2b
 800444c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004450:	f89a 3000 	ldrb.w	r3, [sl]
 8004454:	2b2a      	cmp	r3, #42	@ 0x2a
 8004456:	d015      	beq.n	8004484 <_vfiprintf_r+0x120>
 8004458:	9a07      	ldr	r2, [sp, #28]
 800445a:	4654      	mov	r4, sl
 800445c:	2000      	movs	r0, #0
 800445e:	f04f 0c0a 	mov.w	ip, #10
 8004462:	4621      	mov	r1, r4
 8004464:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004468:	3b30      	subs	r3, #48	@ 0x30
 800446a:	2b09      	cmp	r3, #9
 800446c:	d94b      	bls.n	8004506 <_vfiprintf_r+0x1a2>
 800446e:	b1b0      	cbz	r0, 800449e <_vfiprintf_r+0x13a>
 8004470:	9207      	str	r2, [sp, #28]
 8004472:	e014      	b.n	800449e <_vfiprintf_r+0x13a>
 8004474:	eba0 0308 	sub.w	r3, r0, r8
 8004478:	fa09 f303 	lsl.w	r3, r9, r3
 800447c:	4313      	orrs	r3, r2
 800447e:	9304      	str	r3, [sp, #16]
 8004480:	46a2      	mov	sl, r4
 8004482:	e7d2      	b.n	800442a <_vfiprintf_r+0xc6>
 8004484:	9b03      	ldr	r3, [sp, #12]
 8004486:	1d19      	adds	r1, r3, #4
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	9103      	str	r1, [sp, #12]
 800448c:	2b00      	cmp	r3, #0
 800448e:	bfbb      	ittet	lt
 8004490:	425b      	neglt	r3, r3
 8004492:	f042 0202 	orrlt.w	r2, r2, #2
 8004496:	9307      	strge	r3, [sp, #28]
 8004498:	9307      	strlt	r3, [sp, #28]
 800449a:	bfb8      	it	lt
 800449c:	9204      	strlt	r2, [sp, #16]
 800449e:	7823      	ldrb	r3, [r4, #0]
 80044a0:	2b2e      	cmp	r3, #46	@ 0x2e
 80044a2:	d10a      	bne.n	80044ba <_vfiprintf_r+0x156>
 80044a4:	7863      	ldrb	r3, [r4, #1]
 80044a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80044a8:	d132      	bne.n	8004510 <_vfiprintf_r+0x1ac>
 80044aa:	9b03      	ldr	r3, [sp, #12]
 80044ac:	1d1a      	adds	r2, r3, #4
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	9203      	str	r2, [sp, #12]
 80044b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80044b6:	3402      	adds	r4, #2
 80044b8:	9305      	str	r3, [sp, #20]
 80044ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004590 <_vfiprintf_r+0x22c>
 80044be:	7821      	ldrb	r1, [r4, #0]
 80044c0:	2203      	movs	r2, #3
 80044c2:	4650      	mov	r0, sl
 80044c4:	f7fb fea4 	bl	8000210 <memchr>
 80044c8:	b138      	cbz	r0, 80044da <_vfiprintf_r+0x176>
 80044ca:	9b04      	ldr	r3, [sp, #16]
 80044cc:	eba0 000a 	sub.w	r0, r0, sl
 80044d0:	2240      	movs	r2, #64	@ 0x40
 80044d2:	4082      	lsls	r2, r0
 80044d4:	4313      	orrs	r3, r2
 80044d6:	3401      	adds	r4, #1
 80044d8:	9304      	str	r3, [sp, #16]
 80044da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044de:	4829      	ldr	r0, [pc, #164]	@ (8004584 <_vfiprintf_r+0x220>)
 80044e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80044e4:	2206      	movs	r2, #6
 80044e6:	f7fb fe93 	bl	8000210 <memchr>
 80044ea:	2800      	cmp	r0, #0
 80044ec:	d03f      	beq.n	800456e <_vfiprintf_r+0x20a>
 80044ee:	4b26      	ldr	r3, [pc, #152]	@ (8004588 <_vfiprintf_r+0x224>)
 80044f0:	bb1b      	cbnz	r3, 800453a <_vfiprintf_r+0x1d6>
 80044f2:	9b03      	ldr	r3, [sp, #12]
 80044f4:	3307      	adds	r3, #7
 80044f6:	f023 0307 	bic.w	r3, r3, #7
 80044fa:	3308      	adds	r3, #8
 80044fc:	9303      	str	r3, [sp, #12]
 80044fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004500:	443b      	add	r3, r7
 8004502:	9309      	str	r3, [sp, #36]	@ 0x24
 8004504:	e76a      	b.n	80043dc <_vfiprintf_r+0x78>
 8004506:	fb0c 3202 	mla	r2, ip, r2, r3
 800450a:	460c      	mov	r4, r1
 800450c:	2001      	movs	r0, #1
 800450e:	e7a8      	b.n	8004462 <_vfiprintf_r+0xfe>
 8004510:	2300      	movs	r3, #0
 8004512:	3401      	adds	r4, #1
 8004514:	9305      	str	r3, [sp, #20]
 8004516:	4619      	mov	r1, r3
 8004518:	f04f 0c0a 	mov.w	ip, #10
 800451c:	4620      	mov	r0, r4
 800451e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004522:	3a30      	subs	r2, #48	@ 0x30
 8004524:	2a09      	cmp	r2, #9
 8004526:	d903      	bls.n	8004530 <_vfiprintf_r+0x1cc>
 8004528:	2b00      	cmp	r3, #0
 800452a:	d0c6      	beq.n	80044ba <_vfiprintf_r+0x156>
 800452c:	9105      	str	r1, [sp, #20]
 800452e:	e7c4      	b.n	80044ba <_vfiprintf_r+0x156>
 8004530:	fb0c 2101 	mla	r1, ip, r1, r2
 8004534:	4604      	mov	r4, r0
 8004536:	2301      	movs	r3, #1
 8004538:	e7f0      	b.n	800451c <_vfiprintf_r+0x1b8>
 800453a:	ab03      	add	r3, sp, #12
 800453c:	9300      	str	r3, [sp, #0]
 800453e:	462a      	mov	r2, r5
 8004540:	4b12      	ldr	r3, [pc, #72]	@ (800458c <_vfiprintf_r+0x228>)
 8004542:	a904      	add	r1, sp, #16
 8004544:	4630      	mov	r0, r6
 8004546:	f3af 8000 	nop.w
 800454a:	4607      	mov	r7, r0
 800454c:	1c78      	adds	r0, r7, #1
 800454e:	d1d6      	bne.n	80044fe <_vfiprintf_r+0x19a>
 8004550:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004552:	07d9      	lsls	r1, r3, #31
 8004554:	d405      	bmi.n	8004562 <_vfiprintf_r+0x1fe>
 8004556:	89ab      	ldrh	r3, [r5, #12]
 8004558:	059a      	lsls	r2, r3, #22
 800455a:	d402      	bmi.n	8004562 <_vfiprintf_r+0x1fe>
 800455c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800455e:	f7ff fddd 	bl	800411c <__retarget_lock_release_recursive>
 8004562:	89ab      	ldrh	r3, [r5, #12]
 8004564:	065b      	lsls	r3, r3, #25
 8004566:	f53f af1f 	bmi.w	80043a8 <_vfiprintf_r+0x44>
 800456a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800456c:	e71e      	b.n	80043ac <_vfiprintf_r+0x48>
 800456e:	ab03      	add	r3, sp, #12
 8004570:	9300      	str	r3, [sp, #0]
 8004572:	462a      	mov	r2, r5
 8004574:	4b05      	ldr	r3, [pc, #20]	@ (800458c <_vfiprintf_r+0x228>)
 8004576:	a904      	add	r1, sp, #16
 8004578:	4630      	mov	r0, r6
 800457a:	f000 f879 	bl	8004670 <_printf_i>
 800457e:	e7e4      	b.n	800454a <_vfiprintf_r+0x1e6>
 8004580:	08004b94 	.word	0x08004b94
 8004584:	08004b9e 	.word	0x08004b9e
 8004588:	00000000 	.word	0x00000000
 800458c:	0800433f 	.word	0x0800433f
 8004590:	08004b9a 	.word	0x08004b9a

08004594 <_printf_common>:
 8004594:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004598:	4616      	mov	r6, r2
 800459a:	4698      	mov	r8, r3
 800459c:	688a      	ldr	r2, [r1, #8]
 800459e:	690b      	ldr	r3, [r1, #16]
 80045a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80045a4:	4293      	cmp	r3, r2
 80045a6:	bfb8      	it	lt
 80045a8:	4613      	movlt	r3, r2
 80045aa:	6033      	str	r3, [r6, #0]
 80045ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80045b0:	4607      	mov	r7, r0
 80045b2:	460c      	mov	r4, r1
 80045b4:	b10a      	cbz	r2, 80045ba <_printf_common+0x26>
 80045b6:	3301      	adds	r3, #1
 80045b8:	6033      	str	r3, [r6, #0]
 80045ba:	6823      	ldr	r3, [r4, #0]
 80045bc:	0699      	lsls	r1, r3, #26
 80045be:	bf42      	ittt	mi
 80045c0:	6833      	ldrmi	r3, [r6, #0]
 80045c2:	3302      	addmi	r3, #2
 80045c4:	6033      	strmi	r3, [r6, #0]
 80045c6:	6825      	ldr	r5, [r4, #0]
 80045c8:	f015 0506 	ands.w	r5, r5, #6
 80045cc:	d106      	bne.n	80045dc <_printf_common+0x48>
 80045ce:	f104 0a19 	add.w	sl, r4, #25
 80045d2:	68e3      	ldr	r3, [r4, #12]
 80045d4:	6832      	ldr	r2, [r6, #0]
 80045d6:	1a9b      	subs	r3, r3, r2
 80045d8:	42ab      	cmp	r3, r5
 80045da:	dc26      	bgt.n	800462a <_printf_common+0x96>
 80045dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80045e0:	6822      	ldr	r2, [r4, #0]
 80045e2:	3b00      	subs	r3, #0
 80045e4:	bf18      	it	ne
 80045e6:	2301      	movne	r3, #1
 80045e8:	0692      	lsls	r2, r2, #26
 80045ea:	d42b      	bmi.n	8004644 <_printf_common+0xb0>
 80045ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80045f0:	4641      	mov	r1, r8
 80045f2:	4638      	mov	r0, r7
 80045f4:	47c8      	blx	r9
 80045f6:	3001      	adds	r0, #1
 80045f8:	d01e      	beq.n	8004638 <_printf_common+0xa4>
 80045fa:	6823      	ldr	r3, [r4, #0]
 80045fc:	6922      	ldr	r2, [r4, #16]
 80045fe:	f003 0306 	and.w	r3, r3, #6
 8004602:	2b04      	cmp	r3, #4
 8004604:	bf02      	ittt	eq
 8004606:	68e5      	ldreq	r5, [r4, #12]
 8004608:	6833      	ldreq	r3, [r6, #0]
 800460a:	1aed      	subeq	r5, r5, r3
 800460c:	68a3      	ldr	r3, [r4, #8]
 800460e:	bf0c      	ite	eq
 8004610:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004614:	2500      	movne	r5, #0
 8004616:	4293      	cmp	r3, r2
 8004618:	bfc4      	itt	gt
 800461a:	1a9b      	subgt	r3, r3, r2
 800461c:	18ed      	addgt	r5, r5, r3
 800461e:	2600      	movs	r6, #0
 8004620:	341a      	adds	r4, #26
 8004622:	42b5      	cmp	r5, r6
 8004624:	d11a      	bne.n	800465c <_printf_common+0xc8>
 8004626:	2000      	movs	r0, #0
 8004628:	e008      	b.n	800463c <_printf_common+0xa8>
 800462a:	2301      	movs	r3, #1
 800462c:	4652      	mov	r2, sl
 800462e:	4641      	mov	r1, r8
 8004630:	4638      	mov	r0, r7
 8004632:	47c8      	blx	r9
 8004634:	3001      	adds	r0, #1
 8004636:	d103      	bne.n	8004640 <_printf_common+0xac>
 8004638:	f04f 30ff 	mov.w	r0, #4294967295
 800463c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004640:	3501      	adds	r5, #1
 8004642:	e7c6      	b.n	80045d2 <_printf_common+0x3e>
 8004644:	18e1      	adds	r1, r4, r3
 8004646:	1c5a      	adds	r2, r3, #1
 8004648:	2030      	movs	r0, #48	@ 0x30
 800464a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800464e:	4422      	add	r2, r4
 8004650:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004654:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004658:	3302      	adds	r3, #2
 800465a:	e7c7      	b.n	80045ec <_printf_common+0x58>
 800465c:	2301      	movs	r3, #1
 800465e:	4622      	mov	r2, r4
 8004660:	4641      	mov	r1, r8
 8004662:	4638      	mov	r0, r7
 8004664:	47c8      	blx	r9
 8004666:	3001      	adds	r0, #1
 8004668:	d0e6      	beq.n	8004638 <_printf_common+0xa4>
 800466a:	3601      	adds	r6, #1
 800466c:	e7d9      	b.n	8004622 <_printf_common+0x8e>
	...

08004670 <_printf_i>:
 8004670:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004674:	7e0f      	ldrb	r7, [r1, #24]
 8004676:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004678:	2f78      	cmp	r7, #120	@ 0x78
 800467a:	4691      	mov	r9, r2
 800467c:	4680      	mov	r8, r0
 800467e:	460c      	mov	r4, r1
 8004680:	469a      	mov	sl, r3
 8004682:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004686:	d807      	bhi.n	8004698 <_printf_i+0x28>
 8004688:	2f62      	cmp	r7, #98	@ 0x62
 800468a:	d80a      	bhi.n	80046a2 <_printf_i+0x32>
 800468c:	2f00      	cmp	r7, #0
 800468e:	f000 80d2 	beq.w	8004836 <_printf_i+0x1c6>
 8004692:	2f58      	cmp	r7, #88	@ 0x58
 8004694:	f000 80b9 	beq.w	800480a <_printf_i+0x19a>
 8004698:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800469c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80046a0:	e03a      	b.n	8004718 <_printf_i+0xa8>
 80046a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80046a6:	2b15      	cmp	r3, #21
 80046a8:	d8f6      	bhi.n	8004698 <_printf_i+0x28>
 80046aa:	a101      	add	r1, pc, #4	@ (adr r1, 80046b0 <_printf_i+0x40>)
 80046ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80046b0:	08004709 	.word	0x08004709
 80046b4:	0800471d 	.word	0x0800471d
 80046b8:	08004699 	.word	0x08004699
 80046bc:	08004699 	.word	0x08004699
 80046c0:	08004699 	.word	0x08004699
 80046c4:	08004699 	.word	0x08004699
 80046c8:	0800471d 	.word	0x0800471d
 80046cc:	08004699 	.word	0x08004699
 80046d0:	08004699 	.word	0x08004699
 80046d4:	08004699 	.word	0x08004699
 80046d8:	08004699 	.word	0x08004699
 80046dc:	0800481d 	.word	0x0800481d
 80046e0:	08004747 	.word	0x08004747
 80046e4:	080047d7 	.word	0x080047d7
 80046e8:	08004699 	.word	0x08004699
 80046ec:	08004699 	.word	0x08004699
 80046f0:	0800483f 	.word	0x0800483f
 80046f4:	08004699 	.word	0x08004699
 80046f8:	08004747 	.word	0x08004747
 80046fc:	08004699 	.word	0x08004699
 8004700:	08004699 	.word	0x08004699
 8004704:	080047df 	.word	0x080047df
 8004708:	6833      	ldr	r3, [r6, #0]
 800470a:	1d1a      	adds	r2, r3, #4
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	6032      	str	r2, [r6, #0]
 8004710:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004714:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004718:	2301      	movs	r3, #1
 800471a:	e09d      	b.n	8004858 <_printf_i+0x1e8>
 800471c:	6833      	ldr	r3, [r6, #0]
 800471e:	6820      	ldr	r0, [r4, #0]
 8004720:	1d19      	adds	r1, r3, #4
 8004722:	6031      	str	r1, [r6, #0]
 8004724:	0606      	lsls	r6, r0, #24
 8004726:	d501      	bpl.n	800472c <_printf_i+0xbc>
 8004728:	681d      	ldr	r5, [r3, #0]
 800472a:	e003      	b.n	8004734 <_printf_i+0xc4>
 800472c:	0645      	lsls	r5, r0, #25
 800472e:	d5fb      	bpl.n	8004728 <_printf_i+0xb8>
 8004730:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004734:	2d00      	cmp	r5, #0
 8004736:	da03      	bge.n	8004740 <_printf_i+0xd0>
 8004738:	232d      	movs	r3, #45	@ 0x2d
 800473a:	426d      	negs	r5, r5
 800473c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004740:	4859      	ldr	r0, [pc, #356]	@ (80048a8 <_printf_i+0x238>)
 8004742:	230a      	movs	r3, #10
 8004744:	e011      	b.n	800476a <_printf_i+0xfa>
 8004746:	6821      	ldr	r1, [r4, #0]
 8004748:	6833      	ldr	r3, [r6, #0]
 800474a:	0608      	lsls	r0, r1, #24
 800474c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004750:	d402      	bmi.n	8004758 <_printf_i+0xe8>
 8004752:	0649      	lsls	r1, r1, #25
 8004754:	bf48      	it	mi
 8004756:	b2ad      	uxthmi	r5, r5
 8004758:	2f6f      	cmp	r7, #111	@ 0x6f
 800475a:	4853      	ldr	r0, [pc, #332]	@ (80048a8 <_printf_i+0x238>)
 800475c:	6033      	str	r3, [r6, #0]
 800475e:	bf14      	ite	ne
 8004760:	230a      	movne	r3, #10
 8004762:	2308      	moveq	r3, #8
 8004764:	2100      	movs	r1, #0
 8004766:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800476a:	6866      	ldr	r6, [r4, #4]
 800476c:	60a6      	str	r6, [r4, #8]
 800476e:	2e00      	cmp	r6, #0
 8004770:	bfa2      	ittt	ge
 8004772:	6821      	ldrge	r1, [r4, #0]
 8004774:	f021 0104 	bicge.w	r1, r1, #4
 8004778:	6021      	strge	r1, [r4, #0]
 800477a:	b90d      	cbnz	r5, 8004780 <_printf_i+0x110>
 800477c:	2e00      	cmp	r6, #0
 800477e:	d04b      	beq.n	8004818 <_printf_i+0x1a8>
 8004780:	4616      	mov	r6, r2
 8004782:	fbb5 f1f3 	udiv	r1, r5, r3
 8004786:	fb03 5711 	mls	r7, r3, r1, r5
 800478a:	5dc7      	ldrb	r7, [r0, r7]
 800478c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004790:	462f      	mov	r7, r5
 8004792:	42bb      	cmp	r3, r7
 8004794:	460d      	mov	r5, r1
 8004796:	d9f4      	bls.n	8004782 <_printf_i+0x112>
 8004798:	2b08      	cmp	r3, #8
 800479a:	d10b      	bne.n	80047b4 <_printf_i+0x144>
 800479c:	6823      	ldr	r3, [r4, #0]
 800479e:	07df      	lsls	r7, r3, #31
 80047a0:	d508      	bpl.n	80047b4 <_printf_i+0x144>
 80047a2:	6923      	ldr	r3, [r4, #16]
 80047a4:	6861      	ldr	r1, [r4, #4]
 80047a6:	4299      	cmp	r1, r3
 80047a8:	bfde      	ittt	le
 80047aa:	2330      	movle	r3, #48	@ 0x30
 80047ac:	f806 3c01 	strble.w	r3, [r6, #-1]
 80047b0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80047b4:	1b92      	subs	r2, r2, r6
 80047b6:	6122      	str	r2, [r4, #16]
 80047b8:	f8cd a000 	str.w	sl, [sp]
 80047bc:	464b      	mov	r3, r9
 80047be:	aa03      	add	r2, sp, #12
 80047c0:	4621      	mov	r1, r4
 80047c2:	4640      	mov	r0, r8
 80047c4:	f7ff fee6 	bl	8004594 <_printf_common>
 80047c8:	3001      	adds	r0, #1
 80047ca:	d14a      	bne.n	8004862 <_printf_i+0x1f2>
 80047cc:	f04f 30ff 	mov.w	r0, #4294967295
 80047d0:	b004      	add	sp, #16
 80047d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047d6:	6823      	ldr	r3, [r4, #0]
 80047d8:	f043 0320 	orr.w	r3, r3, #32
 80047dc:	6023      	str	r3, [r4, #0]
 80047de:	4833      	ldr	r0, [pc, #204]	@ (80048ac <_printf_i+0x23c>)
 80047e0:	2778      	movs	r7, #120	@ 0x78
 80047e2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80047e6:	6823      	ldr	r3, [r4, #0]
 80047e8:	6831      	ldr	r1, [r6, #0]
 80047ea:	061f      	lsls	r7, r3, #24
 80047ec:	f851 5b04 	ldr.w	r5, [r1], #4
 80047f0:	d402      	bmi.n	80047f8 <_printf_i+0x188>
 80047f2:	065f      	lsls	r7, r3, #25
 80047f4:	bf48      	it	mi
 80047f6:	b2ad      	uxthmi	r5, r5
 80047f8:	6031      	str	r1, [r6, #0]
 80047fa:	07d9      	lsls	r1, r3, #31
 80047fc:	bf44      	itt	mi
 80047fe:	f043 0320 	orrmi.w	r3, r3, #32
 8004802:	6023      	strmi	r3, [r4, #0]
 8004804:	b11d      	cbz	r5, 800480e <_printf_i+0x19e>
 8004806:	2310      	movs	r3, #16
 8004808:	e7ac      	b.n	8004764 <_printf_i+0xf4>
 800480a:	4827      	ldr	r0, [pc, #156]	@ (80048a8 <_printf_i+0x238>)
 800480c:	e7e9      	b.n	80047e2 <_printf_i+0x172>
 800480e:	6823      	ldr	r3, [r4, #0]
 8004810:	f023 0320 	bic.w	r3, r3, #32
 8004814:	6023      	str	r3, [r4, #0]
 8004816:	e7f6      	b.n	8004806 <_printf_i+0x196>
 8004818:	4616      	mov	r6, r2
 800481a:	e7bd      	b.n	8004798 <_printf_i+0x128>
 800481c:	6833      	ldr	r3, [r6, #0]
 800481e:	6825      	ldr	r5, [r4, #0]
 8004820:	6961      	ldr	r1, [r4, #20]
 8004822:	1d18      	adds	r0, r3, #4
 8004824:	6030      	str	r0, [r6, #0]
 8004826:	062e      	lsls	r6, r5, #24
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	d501      	bpl.n	8004830 <_printf_i+0x1c0>
 800482c:	6019      	str	r1, [r3, #0]
 800482e:	e002      	b.n	8004836 <_printf_i+0x1c6>
 8004830:	0668      	lsls	r0, r5, #25
 8004832:	d5fb      	bpl.n	800482c <_printf_i+0x1bc>
 8004834:	8019      	strh	r1, [r3, #0]
 8004836:	2300      	movs	r3, #0
 8004838:	6123      	str	r3, [r4, #16]
 800483a:	4616      	mov	r6, r2
 800483c:	e7bc      	b.n	80047b8 <_printf_i+0x148>
 800483e:	6833      	ldr	r3, [r6, #0]
 8004840:	1d1a      	adds	r2, r3, #4
 8004842:	6032      	str	r2, [r6, #0]
 8004844:	681e      	ldr	r6, [r3, #0]
 8004846:	6862      	ldr	r2, [r4, #4]
 8004848:	2100      	movs	r1, #0
 800484a:	4630      	mov	r0, r6
 800484c:	f7fb fce0 	bl	8000210 <memchr>
 8004850:	b108      	cbz	r0, 8004856 <_printf_i+0x1e6>
 8004852:	1b80      	subs	r0, r0, r6
 8004854:	6060      	str	r0, [r4, #4]
 8004856:	6863      	ldr	r3, [r4, #4]
 8004858:	6123      	str	r3, [r4, #16]
 800485a:	2300      	movs	r3, #0
 800485c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004860:	e7aa      	b.n	80047b8 <_printf_i+0x148>
 8004862:	6923      	ldr	r3, [r4, #16]
 8004864:	4632      	mov	r2, r6
 8004866:	4649      	mov	r1, r9
 8004868:	4640      	mov	r0, r8
 800486a:	47d0      	blx	sl
 800486c:	3001      	adds	r0, #1
 800486e:	d0ad      	beq.n	80047cc <_printf_i+0x15c>
 8004870:	6823      	ldr	r3, [r4, #0]
 8004872:	079b      	lsls	r3, r3, #30
 8004874:	d413      	bmi.n	800489e <_printf_i+0x22e>
 8004876:	68e0      	ldr	r0, [r4, #12]
 8004878:	9b03      	ldr	r3, [sp, #12]
 800487a:	4298      	cmp	r0, r3
 800487c:	bfb8      	it	lt
 800487e:	4618      	movlt	r0, r3
 8004880:	e7a6      	b.n	80047d0 <_printf_i+0x160>
 8004882:	2301      	movs	r3, #1
 8004884:	4632      	mov	r2, r6
 8004886:	4649      	mov	r1, r9
 8004888:	4640      	mov	r0, r8
 800488a:	47d0      	blx	sl
 800488c:	3001      	adds	r0, #1
 800488e:	d09d      	beq.n	80047cc <_printf_i+0x15c>
 8004890:	3501      	adds	r5, #1
 8004892:	68e3      	ldr	r3, [r4, #12]
 8004894:	9903      	ldr	r1, [sp, #12]
 8004896:	1a5b      	subs	r3, r3, r1
 8004898:	42ab      	cmp	r3, r5
 800489a:	dcf2      	bgt.n	8004882 <_printf_i+0x212>
 800489c:	e7eb      	b.n	8004876 <_printf_i+0x206>
 800489e:	2500      	movs	r5, #0
 80048a0:	f104 0619 	add.w	r6, r4, #25
 80048a4:	e7f5      	b.n	8004892 <_printf_i+0x222>
 80048a6:	bf00      	nop
 80048a8:	08004ba5 	.word	0x08004ba5
 80048ac:	08004bb6 	.word	0x08004bb6

080048b0 <__sflush_r>:
 80048b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80048b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048b8:	0716      	lsls	r6, r2, #28
 80048ba:	4605      	mov	r5, r0
 80048bc:	460c      	mov	r4, r1
 80048be:	d454      	bmi.n	800496a <__sflush_r+0xba>
 80048c0:	684b      	ldr	r3, [r1, #4]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	dc02      	bgt.n	80048cc <__sflush_r+0x1c>
 80048c6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	dd48      	ble.n	800495e <__sflush_r+0xae>
 80048cc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80048ce:	2e00      	cmp	r6, #0
 80048d0:	d045      	beq.n	800495e <__sflush_r+0xae>
 80048d2:	2300      	movs	r3, #0
 80048d4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80048d8:	682f      	ldr	r7, [r5, #0]
 80048da:	6a21      	ldr	r1, [r4, #32]
 80048dc:	602b      	str	r3, [r5, #0]
 80048de:	d030      	beq.n	8004942 <__sflush_r+0x92>
 80048e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80048e2:	89a3      	ldrh	r3, [r4, #12]
 80048e4:	0759      	lsls	r1, r3, #29
 80048e6:	d505      	bpl.n	80048f4 <__sflush_r+0x44>
 80048e8:	6863      	ldr	r3, [r4, #4]
 80048ea:	1ad2      	subs	r2, r2, r3
 80048ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80048ee:	b10b      	cbz	r3, 80048f4 <__sflush_r+0x44>
 80048f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80048f2:	1ad2      	subs	r2, r2, r3
 80048f4:	2300      	movs	r3, #0
 80048f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80048f8:	6a21      	ldr	r1, [r4, #32]
 80048fa:	4628      	mov	r0, r5
 80048fc:	47b0      	blx	r6
 80048fe:	1c43      	adds	r3, r0, #1
 8004900:	89a3      	ldrh	r3, [r4, #12]
 8004902:	d106      	bne.n	8004912 <__sflush_r+0x62>
 8004904:	6829      	ldr	r1, [r5, #0]
 8004906:	291d      	cmp	r1, #29
 8004908:	d82b      	bhi.n	8004962 <__sflush_r+0xb2>
 800490a:	4a2a      	ldr	r2, [pc, #168]	@ (80049b4 <__sflush_r+0x104>)
 800490c:	410a      	asrs	r2, r1
 800490e:	07d6      	lsls	r6, r2, #31
 8004910:	d427      	bmi.n	8004962 <__sflush_r+0xb2>
 8004912:	2200      	movs	r2, #0
 8004914:	6062      	str	r2, [r4, #4]
 8004916:	04d9      	lsls	r1, r3, #19
 8004918:	6922      	ldr	r2, [r4, #16]
 800491a:	6022      	str	r2, [r4, #0]
 800491c:	d504      	bpl.n	8004928 <__sflush_r+0x78>
 800491e:	1c42      	adds	r2, r0, #1
 8004920:	d101      	bne.n	8004926 <__sflush_r+0x76>
 8004922:	682b      	ldr	r3, [r5, #0]
 8004924:	b903      	cbnz	r3, 8004928 <__sflush_r+0x78>
 8004926:	6560      	str	r0, [r4, #84]	@ 0x54
 8004928:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800492a:	602f      	str	r7, [r5, #0]
 800492c:	b1b9      	cbz	r1, 800495e <__sflush_r+0xae>
 800492e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004932:	4299      	cmp	r1, r3
 8004934:	d002      	beq.n	800493c <__sflush_r+0x8c>
 8004936:	4628      	mov	r0, r5
 8004938:	f7ff fbf2 	bl	8004120 <_free_r>
 800493c:	2300      	movs	r3, #0
 800493e:	6363      	str	r3, [r4, #52]	@ 0x34
 8004940:	e00d      	b.n	800495e <__sflush_r+0xae>
 8004942:	2301      	movs	r3, #1
 8004944:	4628      	mov	r0, r5
 8004946:	47b0      	blx	r6
 8004948:	4602      	mov	r2, r0
 800494a:	1c50      	adds	r0, r2, #1
 800494c:	d1c9      	bne.n	80048e2 <__sflush_r+0x32>
 800494e:	682b      	ldr	r3, [r5, #0]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d0c6      	beq.n	80048e2 <__sflush_r+0x32>
 8004954:	2b1d      	cmp	r3, #29
 8004956:	d001      	beq.n	800495c <__sflush_r+0xac>
 8004958:	2b16      	cmp	r3, #22
 800495a:	d11e      	bne.n	800499a <__sflush_r+0xea>
 800495c:	602f      	str	r7, [r5, #0]
 800495e:	2000      	movs	r0, #0
 8004960:	e022      	b.n	80049a8 <__sflush_r+0xf8>
 8004962:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004966:	b21b      	sxth	r3, r3
 8004968:	e01b      	b.n	80049a2 <__sflush_r+0xf2>
 800496a:	690f      	ldr	r7, [r1, #16]
 800496c:	2f00      	cmp	r7, #0
 800496e:	d0f6      	beq.n	800495e <__sflush_r+0xae>
 8004970:	0793      	lsls	r3, r2, #30
 8004972:	680e      	ldr	r6, [r1, #0]
 8004974:	bf08      	it	eq
 8004976:	694b      	ldreq	r3, [r1, #20]
 8004978:	600f      	str	r7, [r1, #0]
 800497a:	bf18      	it	ne
 800497c:	2300      	movne	r3, #0
 800497e:	eba6 0807 	sub.w	r8, r6, r7
 8004982:	608b      	str	r3, [r1, #8]
 8004984:	f1b8 0f00 	cmp.w	r8, #0
 8004988:	dde9      	ble.n	800495e <__sflush_r+0xae>
 800498a:	6a21      	ldr	r1, [r4, #32]
 800498c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800498e:	4643      	mov	r3, r8
 8004990:	463a      	mov	r2, r7
 8004992:	4628      	mov	r0, r5
 8004994:	47b0      	blx	r6
 8004996:	2800      	cmp	r0, #0
 8004998:	dc08      	bgt.n	80049ac <__sflush_r+0xfc>
 800499a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800499e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80049a2:	81a3      	strh	r3, [r4, #12]
 80049a4:	f04f 30ff 	mov.w	r0, #4294967295
 80049a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80049ac:	4407      	add	r7, r0
 80049ae:	eba8 0800 	sub.w	r8, r8, r0
 80049b2:	e7e7      	b.n	8004984 <__sflush_r+0xd4>
 80049b4:	dfbffffe 	.word	0xdfbffffe

080049b8 <_fflush_r>:
 80049b8:	b538      	push	{r3, r4, r5, lr}
 80049ba:	690b      	ldr	r3, [r1, #16]
 80049bc:	4605      	mov	r5, r0
 80049be:	460c      	mov	r4, r1
 80049c0:	b913      	cbnz	r3, 80049c8 <_fflush_r+0x10>
 80049c2:	2500      	movs	r5, #0
 80049c4:	4628      	mov	r0, r5
 80049c6:	bd38      	pop	{r3, r4, r5, pc}
 80049c8:	b118      	cbz	r0, 80049d2 <_fflush_r+0x1a>
 80049ca:	6a03      	ldr	r3, [r0, #32]
 80049cc:	b90b      	cbnz	r3, 80049d2 <_fflush_r+0x1a>
 80049ce:	f7ff f9ad 	bl	8003d2c <__sinit>
 80049d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d0f3      	beq.n	80049c2 <_fflush_r+0xa>
 80049da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80049dc:	07d0      	lsls	r0, r2, #31
 80049de:	d404      	bmi.n	80049ea <_fflush_r+0x32>
 80049e0:	0599      	lsls	r1, r3, #22
 80049e2:	d402      	bmi.n	80049ea <_fflush_r+0x32>
 80049e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80049e6:	f7ff fb98 	bl	800411a <__retarget_lock_acquire_recursive>
 80049ea:	4628      	mov	r0, r5
 80049ec:	4621      	mov	r1, r4
 80049ee:	f7ff ff5f 	bl	80048b0 <__sflush_r>
 80049f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80049f4:	07da      	lsls	r2, r3, #31
 80049f6:	4605      	mov	r5, r0
 80049f8:	d4e4      	bmi.n	80049c4 <_fflush_r+0xc>
 80049fa:	89a3      	ldrh	r3, [r4, #12]
 80049fc:	059b      	lsls	r3, r3, #22
 80049fe:	d4e1      	bmi.n	80049c4 <_fflush_r+0xc>
 8004a00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a02:	f7ff fb8b 	bl	800411c <__retarget_lock_release_recursive>
 8004a06:	e7dd      	b.n	80049c4 <_fflush_r+0xc>

08004a08 <__swhatbuf_r>:
 8004a08:	b570      	push	{r4, r5, r6, lr}
 8004a0a:	460c      	mov	r4, r1
 8004a0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a10:	2900      	cmp	r1, #0
 8004a12:	b096      	sub	sp, #88	@ 0x58
 8004a14:	4615      	mov	r5, r2
 8004a16:	461e      	mov	r6, r3
 8004a18:	da0d      	bge.n	8004a36 <__swhatbuf_r+0x2e>
 8004a1a:	89a3      	ldrh	r3, [r4, #12]
 8004a1c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004a20:	f04f 0100 	mov.w	r1, #0
 8004a24:	bf14      	ite	ne
 8004a26:	2340      	movne	r3, #64	@ 0x40
 8004a28:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004a2c:	2000      	movs	r0, #0
 8004a2e:	6031      	str	r1, [r6, #0]
 8004a30:	602b      	str	r3, [r5, #0]
 8004a32:	b016      	add	sp, #88	@ 0x58
 8004a34:	bd70      	pop	{r4, r5, r6, pc}
 8004a36:	466a      	mov	r2, sp
 8004a38:	f000 f848 	bl	8004acc <_fstat_r>
 8004a3c:	2800      	cmp	r0, #0
 8004a3e:	dbec      	blt.n	8004a1a <__swhatbuf_r+0x12>
 8004a40:	9901      	ldr	r1, [sp, #4]
 8004a42:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004a46:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004a4a:	4259      	negs	r1, r3
 8004a4c:	4159      	adcs	r1, r3
 8004a4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a52:	e7eb      	b.n	8004a2c <__swhatbuf_r+0x24>

08004a54 <__smakebuf_r>:
 8004a54:	898b      	ldrh	r3, [r1, #12]
 8004a56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a58:	079d      	lsls	r5, r3, #30
 8004a5a:	4606      	mov	r6, r0
 8004a5c:	460c      	mov	r4, r1
 8004a5e:	d507      	bpl.n	8004a70 <__smakebuf_r+0x1c>
 8004a60:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004a64:	6023      	str	r3, [r4, #0]
 8004a66:	6123      	str	r3, [r4, #16]
 8004a68:	2301      	movs	r3, #1
 8004a6a:	6163      	str	r3, [r4, #20]
 8004a6c:	b003      	add	sp, #12
 8004a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a70:	ab01      	add	r3, sp, #4
 8004a72:	466a      	mov	r2, sp
 8004a74:	f7ff ffc8 	bl	8004a08 <__swhatbuf_r>
 8004a78:	9f00      	ldr	r7, [sp, #0]
 8004a7a:	4605      	mov	r5, r0
 8004a7c:	4639      	mov	r1, r7
 8004a7e:	4630      	mov	r0, r6
 8004a80:	f7ff fbba 	bl	80041f8 <_malloc_r>
 8004a84:	b948      	cbnz	r0, 8004a9a <__smakebuf_r+0x46>
 8004a86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a8a:	059a      	lsls	r2, r3, #22
 8004a8c:	d4ee      	bmi.n	8004a6c <__smakebuf_r+0x18>
 8004a8e:	f023 0303 	bic.w	r3, r3, #3
 8004a92:	f043 0302 	orr.w	r3, r3, #2
 8004a96:	81a3      	strh	r3, [r4, #12]
 8004a98:	e7e2      	b.n	8004a60 <__smakebuf_r+0xc>
 8004a9a:	89a3      	ldrh	r3, [r4, #12]
 8004a9c:	6020      	str	r0, [r4, #0]
 8004a9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004aa2:	81a3      	strh	r3, [r4, #12]
 8004aa4:	9b01      	ldr	r3, [sp, #4]
 8004aa6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004aaa:	b15b      	cbz	r3, 8004ac4 <__smakebuf_r+0x70>
 8004aac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ab0:	4630      	mov	r0, r6
 8004ab2:	f000 f81d 	bl	8004af0 <_isatty_r>
 8004ab6:	b128      	cbz	r0, 8004ac4 <__smakebuf_r+0x70>
 8004ab8:	89a3      	ldrh	r3, [r4, #12]
 8004aba:	f023 0303 	bic.w	r3, r3, #3
 8004abe:	f043 0301 	orr.w	r3, r3, #1
 8004ac2:	81a3      	strh	r3, [r4, #12]
 8004ac4:	89a3      	ldrh	r3, [r4, #12]
 8004ac6:	431d      	orrs	r5, r3
 8004ac8:	81a5      	strh	r5, [r4, #12]
 8004aca:	e7cf      	b.n	8004a6c <__smakebuf_r+0x18>

08004acc <_fstat_r>:
 8004acc:	b538      	push	{r3, r4, r5, lr}
 8004ace:	4d07      	ldr	r5, [pc, #28]	@ (8004aec <_fstat_r+0x20>)
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	4604      	mov	r4, r0
 8004ad4:	4608      	mov	r0, r1
 8004ad6:	4611      	mov	r1, r2
 8004ad8:	602b      	str	r3, [r5, #0]
 8004ada:	f7fc f92b 	bl	8000d34 <_fstat>
 8004ade:	1c43      	adds	r3, r0, #1
 8004ae0:	d102      	bne.n	8004ae8 <_fstat_r+0x1c>
 8004ae2:	682b      	ldr	r3, [r5, #0]
 8004ae4:	b103      	cbz	r3, 8004ae8 <_fstat_r+0x1c>
 8004ae6:	6023      	str	r3, [r4, #0]
 8004ae8:	bd38      	pop	{r3, r4, r5, pc}
 8004aea:	bf00      	nop
 8004aec:	200002d4 	.word	0x200002d4

08004af0 <_isatty_r>:
 8004af0:	b538      	push	{r3, r4, r5, lr}
 8004af2:	4d06      	ldr	r5, [pc, #24]	@ (8004b0c <_isatty_r+0x1c>)
 8004af4:	2300      	movs	r3, #0
 8004af6:	4604      	mov	r4, r0
 8004af8:	4608      	mov	r0, r1
 8004afa:	602b      	str	r3, [r5, #0]
 8004afc:	f7fc f92a 	bl	8000d54 <_isatty>
 8004b00:	1c43      	adds	r3, r0, #1
 8004b02:	d102      	bne.n	8004b0a <_isatty_r+0x1a>
 8004b04:	682b      	ldr	r3, [r5, #0]
 8004b06:	b103      	cbz	r3, 8004b0a <_isatty_r+0x1a>
 8004b08:	6023      	str	r3, [r4, #0]
 8004b0a:	bd38      	pop	{r3, r4, r5, pc}
 8004b0c:	200002d4 	.word	0x200002d4

08004b10 <_sbrk_r>:
 8004b10:	b538      	push	{r3, r4, r5, lr}
 8004b12:	4d06      	ldr	r5, [pc, #24]	@ (8004b2c <_sbrk_r+0x1c>)
 8004b14:	2300      	movs	r3, #0
 8004b16:	4604      	mov	r4, r0
 8004b18:	4608      	mov	r0, r1
 8004b1a:	602b      	str	r3, [r5, #0]
 8004b1c:	f7fc f932 	bl	8000d84 <_sbrk>
 8004b20:	1c43      	adds	r3, r0, #1
 8004b22:	d102      	bne.n	8004b2a <_sbrk_r+0x1a>
 8004b24:	682b      	ldr	r3, [r5, #0]
 8004b26:	b103      	cbz	r3, 8004b2a <_sbrk_r+0x1a>
 8004b28:	6023      	str	r3, [r4, #0]
 8004b2a:	bd38      	pop	{r3, r4, r5, pc}
 8004b2c:	200002d4 	.word	0x200002d4

08004b30 <_init>:
 8004b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b32:	bf00      	nop
 8004b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b36:	bc08      	pop	{r3}
 8004b38:	469e      	mov	lr, r3
 8004b3a:	4770      	bx	lr

08004b3c <_fini>:
 8004b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b3e:	bf00      	nop
 8004b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b42:	bc08      	pop	{r3}
 8004b44:	469e      	mov	lr, r3
 8004b46:	4770      	bx	lr
