

================================================================
== Vitis HLS Report for 'tiled_conv'
================================================================
* Date:           Sat Mar 25 14:07:44 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  64262177|  64262177|  0.643 sec|  0.643 sec|  64262178|  64262178|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                            |                                 |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_load_input_tile_block_from_DRAM_fu_424  |load_input_tile_block_from_DRAM  |     7190|     7190|  71.900 us|  71.900 us|  7190|  7190|       no|
        |grp_load_layer_params_from_DRAM_fu_479      |load_layer_params_from_DRAM      |      617|      617|   6.170 us|   6.170 us|   617|   617|       no|
        |grp_conv_7x7_fu_515                         |conv_7x7                         |     5527|     5527|  55.270 us|  55.270 us|  5527|  5527|       no|
        |grp_store_output_tile_to_DRAM_fu_573        |store_output_tile_to_DRAM        |     1864|     1864|  18.640 us|  18.640 us|  1864|  1864|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |             |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |- TILE_ROW   |  64262176|  64262176|   4016386|          -|          -|    16|        no|
        | + TILE_COL  |   4016384|   4016384|    125512|          -|          -|    32|        no|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     51|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   10|   11788|  19151|    -|
|Memory           |       58|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   2619|    -|
|Register         |        -|    -|     488|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       58|   10|   12276|  21821|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       20|    4|      11|     41|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+------+-------+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------------------------------+---------------------------------+---------+----+------+-------+-----+
    |control_s_axi_U                             |control_s_axi                    |        0|   0|   316|    552|    0|
    |grp_conv_7x7_fu_515                         |conv_7x7                         |        0|   7|   757|   2156|    0|
    |fm_m_axi_U                                  |fm_m_axi                         |        0|   0|   743|   1415|    0|
    |grp_load_input_tile_block_from_DRAM_fu_424  |load_input_tile_block_from_DRAM  |        0|   1|  7396|  10823|    0|
    |grp_load_layer_params_from_DRAM_fu_479      |load_layer_params_from_DRAM      |        0|   0|   378|   1060|    0|
    |grp_store_output_tile_to_DRAM_fu_573        |store_output_tile_to_DRAM        |        0|   2|  1455|   1730|    0|
    |wt_m_axi_U                                  |wt_m_axi                         |        0|   0|   743|   1415|    0|
    +--------------------------------------------+---------------------------------+---------+----+------+-------+-----+
    |Total                                       |                                 |        0|  10| 11788|  19151|    0|
    +--------------------------------------------+---------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |               Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_in_buf_45_U    |conv_in_buf_45_RAM_AUTO_0R0W        |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_U     |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_1_U   |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_2_U   |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_3_U   |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_4_U   |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_5_U   |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_6_U   |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_7_U   |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_8_U   |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_9_U   |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_10_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_11_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_12_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_13_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_14_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_15_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_16_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_17_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_18_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_19_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_20_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_21_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_22_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_23_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_24_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_25_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_26_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_27_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_28_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_29_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_30_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_31_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_32_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_33_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_34_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_35_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_36_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_37_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_38_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_39_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_40_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_41_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_42_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_43_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_44_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_out_buf_V_U    |conv_out_buf_V_RAM_AUTO_1R1W        |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_out_buf_V_1_U  |conv_out_buf_V_RAM_AUTO_1R1W        |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_out_buf_V_2_U  |conv_out_buf_V_RAM_AUTO_1R1W        |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_out_buf_V_3_U  |conv_out_buf_V_RAM_AUTO_1R1W        |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_wt_buf_V_6_U   |conv_wt_buf_V_6_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_V_U     |conv_wt_buf_V_RAM_AUTO_0R0W         |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_V_1_U   |conv_wt_buf_V_RAM_AUTO_0R0W         |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_V_2_U   |conv_wt_buf_V_RAM_AUTO_0R0W         |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_V_3_U   |conv_wt_buf_V_RAM_AUTO_0R0W         |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_V_4_U   |conv_wt_buf_V_RAM_AUTO_0R0W         |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_V_5_U   |conv_wt_buf_V_RAM_AUTO_0R0W         |        1|  0|   0|    0|    84|   16|     1|         1344|
    +--------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                    |       58|  0|   0|    0|  9604|  912|    57|       153664|
    +--------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ti_2_fu_657_p2                    |         +|   0|  0|  13|           5|           1|
    |tj_1_fu_674_p2                    |         +|   0|  0|  14|           6|           1|
    |icmp_ln52_fu_651_p2               |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln55_fu_668_p2               |      icmp|   0|  0|  10|           6|           7|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  51|          24|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |                         Name                        | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                            |  313|         69|    1|         69|
    |conv_in_buf_V_10_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_10_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_10_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_11_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_11_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_11_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_12_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_12_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_12_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_13_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_13_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_13_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_14_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_14_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_14_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_15_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_15_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_15_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_16_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_16_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_16_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_17_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_17_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_17_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_18_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_18_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_18_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_19_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_19_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_19_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_1_address0                             |   14|          3|    8|         24|
    |conv_in_buf_V_1_ce0                                  |   14|          3|    1|          3|
    |conv_in_buf_V_1_we0                                  |    9|          2|    1|          2|
    |conv_in_buf_V_20_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_20_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_20_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_21_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_21_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_21_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_22_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_22_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_22_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_23_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_23_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_23_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_24_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_24_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_24_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_25_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_25_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_25_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_26_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_26_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_26_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_27_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_27_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_27_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_28_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_28_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_28_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_29_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_29_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_29_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_2_address0                             |   14|          3|    8|         24|
    |conv_in_buf_V_2_ce0                                  |   14|          3|    1|          3|
    |conv_in_buf_V_2_we0                                  |    9|          2|    1|          2|
    |conv_in_buf_V_30_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_30_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_30_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_31_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_31_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_31_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_32_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_32_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_32_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_33_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_33_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_33_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_34_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_34_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_34_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_35_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_35_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_35_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_36_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_36_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_36_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_37_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_37_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_37_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_38_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_38_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_38_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_39_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_39_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_39_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_3_address0                             |   14|          3|    8|         24|
    |conv_in_buf_V_3_ce0                                  |   14|          3|    1|          3|
    |conv_in_buf_V_3_we0                                  |    9|          2|    1|          2|
    |conv_in_buf_V_40_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_40_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_40_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_41_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_41_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_41_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_42_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_42_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_42_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_43_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_43_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_43_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_44_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_44_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_44_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_4_address0                             |   14|          3|    8|         24|
    |conv_in_buf_V_4_ce0                                  |   14|          3|    1|          3|
    |conv_in_buf_V_4_we0                                  |    9|          2|    1|          2|
    |conv_in_buf_V_5_address0                             |   14|          3|    8|         24|
    |conv_in_buf_V_5_ce0                                  |   14|          3|    1|          3|
    |conv_in_buf_V_5_we0                                  |    9|          2|    1|          2|
    |conv_in_buf_V_6_address0                             |   14|          3|    8|         24|
    |conv_in_buf_V_6_ce0                                  |   14|          3|    1|          3|
    |conv_in_buf_V_6_we0                                  |    9|          2|    1|          2|
    |conv_in_buf_V_7_address0                             |   14|          3|    8|         24|
    |conv_in_buf_V_7_ce0                                  |   14|          3|    1|          3|
    |conv_in_buf_V_7_we0                                  |    9|          2|    1|          2|
    |conv_in_buf_V_8_address0                             |   14|          3|    8|         24|
    |conv_in_buf_V_8_ce0                                  |   14|          3|    1|          3|
    |conv_in_buf_V_8_we0                                  |    9|          2|    1|          2|
    |conv_in_buf_V_9_address0                             |   14|          3|    8|         24|
    |conv_in_buf_V_9_ce0                                  |   14|          3|    1|          3|
    |conv_in_buf_V_9_we0                                  |    9|          2|    1|          2|
    |conv_in_buf_V_address0                               |   14|          3|    8|         24|
    |conv_in_buf_V_ce0                                    |   14|          3|    1|          3|
    |conv_in_buf_V_we0                                    |    9|          2|    1|          2|
    |conv_out_buf_V_1_address0                            |   14|          3|    9|         27|
    |conv_out_buf_V_1_ce0                                 |   14|          3|    1|          3|
    |conv_out_buf_V_1_we0                                 |    9|          2|    1|          2|
    |conv_out_buf_V_2_address0                            |   14|          3|    9|         27|
    |conv_out_buf_V_2_ce0                                 |   14|          3|    1|          3|
    |conv_out_buf_V_2_we0                                 |    9|          2|    1|          2|
    |conv_out_buf_V_3_address0                            |   14|          3|    9|         27|
    |conv_out_buf_V_3_ce0                                 |   14|          3|    1|          3|
    |conv_out_buf_V_3_we0                                 |    9|          2|    1|          2|
    |conv_out_buf_V_address0                              |   20|          4|    9|         36|
    |conv_out_buf_V_ce0                                   |   20|          4|    1|          4|
    |conv_out_buf_V_d0                                    |   14|          3|   16|         48|
    |conv_out_buf_V_we0                                   |   14|          3|    1|          3|
    |conv_wt_buf_V_1_ce0                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_1_we0                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_2_ce0                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_2_we0                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_3_ce0                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_3_we0                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_4_ce0                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_4_we0                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_5_ce0                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_5_we0                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_6_address0                             |   14|          3|    7|         21|
    |conv_wt_buf_V_6_ce0                                  |   14|          3|    1|          3|
    |conv_wt_buf_V_6_ce1                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_6_ce2                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_6_we0                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_ce0                                    |    9|          2|    1|          2|
    |conv_wt_buf_V_we0                                    |    9|          2|    1|          2|
    |fm_ARVALID                                           |    9|          2|    1|          2|
    |fm_AWVALID                                           |    9|          2|    1|          2|
    |fm_BREADY                                            |    9|          2|    1|          2|
    |fm_RREADY                                            |    9|          2|    1|          2|
    |fm_WVALID                                            |    9|          2|    1|          2|
    |grp_load_layer_params_from_DRAM_fu_479_kernel_group  |   81|         17|    4|         68|
    |grp_load_layer_params_from_DRAM_fu_479_p_read        |   14|          3|   16|         48|
    |grp_load_layer_params_from_DRAM_fu_479_p_read1       |   14|          3|   16|         48|
    |grp_load_layer_params_from_DRAM_fu_479_p_read2       |   14|          3|   16|         48|
    |grp_load_layer_params_from_DRAM_fu_479_p_read3       |   14|          3|   16|         48|
    |grp_store_output_tile_to_DRAM_fu_573_kernel_group    |   81|         17|    4|         68|
    |ti_fu_126                                            |    9|          2|    5|         10|
    |tj_reg_413                                           |    9|          2|    6|         12|
    |wt_ARVALID                                           |    9|          2|    1|          2|
    |wt_RREADY                                            |    9|          2|    1|          2|
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                | 2619|        567|  624|       1979|
    +-----------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |  68|   0|   68|          0|
    |conv_bias_buf_V_64_fu_130                                |  16|   0|   16|          0|
    |conv_bias_buf_V_65_fu_134                                |  16|   0|   16|          0|
    |conv_bias_buf_V_66_fu_138                                |  16|   0|   16|          0|
    |conv_bias_buf_V_67_fu_142                                |  16|   0|   16|          0|
    |grp_conv_7x7_fu_515_ap_start_reg                         |   1|   0|    1|          0|
    |grp_load_input_tile_block_from_DRAM_fu_424_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_layer_params_from_DRAM_fu_479_ap_start_reg      |   1|   0|    1|          0|
    |grp_store_output_tile_to_DRAM_fu_573_ap_start_reg        |   1|   0|    1|          0|
    |input_feature_map_read_reg_766                           |  64|   0|   64|          0|
    |layer_bias_read_reg_756                                  |  64|   0|   64|          0|
    |layer_weights_read_reg_761                               |  64|   0|   64|          0|
    |output_feature_map_read_reg_751                          |  64|   0|   64|          0|
    |reg_619                                                  |  16|   0|   16|          0|
    |reg_625                                                  |  16|   0|   16|          0|
    |reg_631                                                  |  16|   0|   16|          0|
    |reg_637                                                  |  16|   0|   16|          0|
    |ti_1_reg_771                                             |   5|   0|    5|          0|
    |ti_2_reg_780                                             |   5|   0|    5|          0|
    |ti_fu_126                                                |   5|   0|    5|          0|
    |tj_1_reg_794                                             |   6|   0|    6|          0|
    |tj_reg_413                                               |   6|   0|    6|          0|
    |trunc_ln55_reg_785                                       |   5|   0|    5|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 488|   0|  488|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|m_axi_fm_AWVALID       |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWREADY       |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWADDR        |  out|   64|       m_axi|            fm|       pointer|
|m_axi_fm_AWID          |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWLEN         |  out|    8|       m_axi|            fm|       pointer|
|m_axi_fm_AWSIZE        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_AWBURST       |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_AWLOCK        |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_AWCACHE       |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWPROT        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_AWQOS         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWREGION      |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWUSER        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WVALID        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WREADY        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WDATA         |  out|   32|       m_axi|            fm|       pointer|
|m_axi_fm_WSTRB         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_WLAST         |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WID           |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WUSER         |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARVALID       |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARREADY       |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARADDR        |  out|   64|       m_axi|            fm|       pointer|
|m_axi_fm_ARID          |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARLEN         |  out|    8|       m_axi|            fm|       pointer|
|m_axi_fm_ARSIZE        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_ARBURST       |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_ARLOCK        |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_ARCACHE       |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARPROT        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_ARQOS         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARREGION      |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARUSER        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RVALID        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RREADY        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RDATA         |   in|   32|       m_axi|            fm|       pointer|
|m_axi_fm_RLAST         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RID           |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RUSER         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RRESP         |   in|    2|       m_axi|            fm|       pointer|
|m_axi_fm_BVALID        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BREADY        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BRESP         |   in|    2|       m_axi|            fm|       pointer|
|m_axi_fm_BID           |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BUSER         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_wt_AWVALID       |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWREADY       |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWADDR        |  out|   64|       m_axi|            wt|       pointer|
|m_axi_wt_AWID          |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWLEN         |  out|    8|       m_axi|            wt|       pointer|
|m_axi_wt_AWSIZE        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_AWBURST       |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_AWLOCK        |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_AWCACHE       |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWPROT        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_AWQOS         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWREGION      |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWUSER        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WVALID        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WREADY        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WDATA         |  out|   32|       m_axi|            wt|       pointer|
|m_axi_wt_WSTRB         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_WLAST         |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WID           |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WUSER         |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARVALID       |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARREADY       |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARADDR        |  out|   64|       m_axi|            wt|       pointer|
|m_axi_wt_ARID          |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARLEN         |  out|    8|       m_axi|            wt|       pointer|
|m_axi_wt_ARSIZE        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_ARBURST       |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_ARLOCK        |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_ARCACHE       |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARPROT        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_ARQOS         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARREGION      |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARUSER        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RVALID        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RREADY        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RDATA         |   in|   32|       m_axi|            wt|       pointer|
|m_axi_wt_RLAST         |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RID           |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RUSER         |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RRESP         |   in|    2|       m_axi|            wt|       pointer|
|m_axi_wt_BVALID        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BREADY        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BRESP         |   in|    2|       m_axi|            wt|       pointer|
|m_axi_wt_BID           |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BUSER         |   in|    1|       m_axi|            wt|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

