{"Source Block": ["verilog-ethernet/rtl/ip_arb_mux.v@113:123@HdlIdDef", "\nparameter CL_S_COUNT = $clog2(S_COUNT);\n\nreg frame_reg = 1'b0, frame_next;\n\nreg s_ip_hdr_ready_mask_reg = 1'b0, s_ip_hdr_ready_mask_next;\n\nreg m_ip_hdr_valid_reg = 1'b0, m_ip_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n"], "Clone Blocks": [["verilog-ethernet/rtl/ip_arb_mux.v@115:125", "\nreg frame_reg = 1'b0, frame_next;\n\nreg s_ip_hdr_ready_mask_reg = 1'b0, s_ip_hdr_ready_mask_next;\n\nreg m_ip_hdr_valid_reg = 1'b0, m_ip_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\nreg [3:0]  m_ip_version_reg = 4'd0, m_ip_version_next;\nreg [3:0]  m_ip_ihl_reg = 4'd0, m_ip_ihl_next;\n"], ["verilog-ethernet/rtl/ip_demux.v@120:130", "reg drop_reg = 1'b0, drop_ctl, drop_next;\nreg frame_reg = 1'b0, frame_ctl, frame_next;\n\nreg s_ip_hdr_ready_reg = 1'b0, s_ip_hdr_ready_next;\n\nreg s_ip_payload_axis_tready_reg = 1'b0, s_ip_payload_axis_tready_next;\n\nreg [M_COUNT-1:0] m_ip_hdr_valid_reg = 0, m_ip_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@111:121", "reg flush_save;\nreg transfer_in_save;\n\nreg s_axis_tready_reg = 1'b0, s_axis_tready_next;\n\nreg m_eth_hdr_valid_reg = 1'b0, m_eth_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n\nreg busy_reg = 1'b0;\n"], ["verilog-ethernet/rtl/eth_mux.v@94:104", "\nreg [S_COUNT-1:0] s_eth_hdr_ready_reg = 0, s_eth_hdr_ready_next;\n\nreg [S_COUNT-1:0] s_eth_payload_axis_tready_reg = 0, s_eth_payload_axis_tready_next;\n\nreg m_eth_hdr_valid_reg = 1'b0, m_eth_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@109:119", "reg [PTR_WIDTH-1:0] ptr_reg = 0, ptr_next;\n\nreg flush_save;\nreg transfer_in_save;\n\nreg s_axis_tready_reg = 1'b0, s_axis_tready_next;\n\nreg m_eth_hdr_valid_reg = 1'b0, m_eth_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n"], ["verilog-ethernet/rtl/ip_arb_mux.v@115:125", "\nreg frame_reg = 1'b0, frame_next;\n\nreg s_ip_hdr_ready_mask_reg = 1'b0, s_ip_hdr_ready_mask_next;\n\nreg m_ip_hdr_valid_reg = 1'b0, m_ip_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\nreg [3:0]  m_ip_version_reg = 4'd0, m_ip_version_next;\nreg [3:0]  m_ip_ihl_reg = 4'd0, m_ip_ihl_next;\n"], ["verilog-ethernet/rtl/ip_arb_mux.v@111:121", "    output wire [USER_WIDTH-1:0]         m_ip_payload_axis_tuser\n);\n\nparameter CL_S_COUNT = $clog2(S_COUNT);\n\nreg frame_reg = 1'b0, frame_next;\n\nreg s_ip_hdr_ready_mask_reg = 1'b0, s_ip_hdr_ready_mask_next;\n\nreg m_ip_hdr_valid_reg = 1'b0, m_ip_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\n"], ["verilog-ethernet/rtl/eth_arb_mux.v@92:102", "reg s_eth_hdr_ready_mask_reg = 1'b0, s_eth_hdr_ready_mask_next;\n\nreg m_eth_hdr_valid_reg = 1'b0, m_eth_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n\nwire [S_COUNT-1:0] request;\nwire [S_COUNT-1:0] acknowledge;\nwire [S_COUNT-1:0] grant;\nwire grant_valid;\n"], ["verilog-ethernet/rtl/eth_demux.v@96:106", "\nreg s_eth_hdr_ready_reg = 1'b0, s_eth_hdr_ready_next;\n\nreg s_eth_payload_axis_tready_reg = 1'b0, s_eth_payload_axis_tready_next;\n\nreg [M_COUNT-1:0] m_eth_hdr_valid_reg = 0, m_eth_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/eth_arb_mux.v@85:95", "    output wire [USER_WIDTH-1:0]         m_eth_payload_axis_tuser\n);\n\nparameter CL_S_COUNT = $clog2(S_COUNT);\n\nreg frame_reg = 1'b0, frame_next;\n\nreg s_eth_hdr_ready_mask_reg = 1'b0, s_eth_hdr_ready_mask_next;\n\nreg m_eth_hdr_valid_reg = 1'b0, m_eth_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@109:119", "reg [PTR_WIDTH-1:0] ptr_reg = 0, ptr_next;\n\nreg flush_save;\nreg transfer_in_save;\n\nreg s_axis_tready_reg = 1'b0, s_axis_tready_next;\n\nreg m_eth_hdr_valid_reg = 1'b0, m_eth_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_arb_mux.v@90:100", "reg frame_reg = 1'b0, frame_next;\n\nreg s_eth_hdr_ready_mask_reg = 1'b0, s_eth_hdr_ready_mask_next;\n\nreg m_eth_hdr_valid_reg = 1'b0, m_eth_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n\nwire [S_COUNT-1:0] request;\nwire [S_COUNT-1:0] acknowledge;\n"], ["verilog-ethernet/rtl/ip_demux.v@120:130", "reg drop_reg = 1'b0, drop_ctl, drop_next;\nreg frame_reg = 1'b0, frame_ctl, frame_next;\n\nreg s_ip_hdr_ready_reg = 1'b0, s_ip_hdr_ready_next;\n\nreg s_ip_payload_axis_tready_reg = 1'b0, s_ip_payload_axis_tready_next;\n\nreg [M_COUNT-1:0] m_ip_hdr_valid_reg = 0, m_ip_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_arb_mux.v@85:95", "    output wire [USER_WIDTH-1:0]         m_eth_payload_axis_tuser\n);\n\nparameter CL_S_COUNT = $clog2(S_COUNT);\n\nreg frame_reg = 1'b0, frame_next;\n\nreg s_eth_hdr_ready_mask_reg = 1'b0, s_eth_hdr_ready_mask_next;\n\nreg m_eth_hdr_valid_reg = 1'b0, m_eth_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@111:121", "reg flush_save;\nreg transfer_in_save;\n\nreg s_axis_tready_reg = 1'b0, s_axis_tready_next;\n\nreg m_eth_hdr_valid_reg = 1'b0, m_eth_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n\nreg busy_reg = 1'b0;\n"], ["verilog-ethernet/rtl/eth_arb_mux.v@91:101", "\nreg s_eth_hdr_ready_mask_reg = 1'b0, s_eth_hdr_ready_mask_next;\n\nreg m_eth_hdr_valid_reg = 1'b0, m_eth_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n\nwire [S_COUNT-1:0] request;\nwire [S_COUNT-1:0] acknowledge;\nwire [S_COUNT-1:0] grant;\n"], ["verilog-ethernet/rtl/eth_arb_mux.v@87:97", "\nparameter CL_S_COUNT = $clog2(S_COUNT);\n\nreg frame_reg = 1'b0, frame_next;\n\nreg s_eth_hdr_ready_mask_reg = 1'b0, s_eth_hdr_ready_mask_next;\n\nreg m_eth_hdr_valid_reg = 1'b0, m_eth_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_arb_mux.v@90:100", "reg frame_reg = 1'b0, frame_next;\n\nreg s_eth_hdr_ready_mask_reg = 1'b0, s_eth_hdr_ready_mask_next;\n\nreg m_eth_hdr_valid_reg = 1'b0, m_eth_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n\nwire [S_COUNT-1:0] request;\nwire [S_COUNT-1:0] acknowledge;\n"], ["verilog-ethernet/rtl/udp_arb_mux.v@121:131", "\nparameter CL_S_COUNT = $clog2(S_COUNT);\n\nreg frame_reg = 1'b0, frame_next;\n\nreg s_udp_hdr_ready_mask_reg = 1'b0, s_udp_hdr_ready_mask_next;\n\nreg m_udp_hdr_valid_reg = 1'b0, m_udp_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_arb_mux.v@89:99", "\nreg frame_reg = 1'b0, frame_next;\n\nreg s_eth_hdr_ready_mask_reg = 1'b0, s_eth_hdr_ready_mask_next;\n\nreg m_eth_hdr_valid_reg = 1'b0, m_eth_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n\nwire [S_COUNT-1:0] request;\n"], ["verilog-ethernet/rtl/eth_arb_mux.v@87:97", "\nparameter CL_S_COUNT = $clog2(S_COUNT);\n\nreg frame_reg = 1'b0, frame_next;\n\nreg s_eth_hdr_ready_mask_reg = 1'b0, s_eth_hdr_ready_mask_next;\n\nreg m_eth_hdr_valid_reg = 1'b0, m_eth_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_mux.v@94:104", "\nreg [S_COUNT-1:0] s_eth_hdr_ready_reg = 0, s_eth_hdr_ready_next;\n\nreg [S_COUNT-1:0] s_eth_payload_axis_tready_reg = 0, s_eth_payload_axis_tready_next;\n\nreg m_eth_hdr_valid_reg = 1'b0, m_eth_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/ip_arb_mux.v@111:121", "    output wire [USER_WIDTH-1:0]         m_ip_payload_axis_tuser\n);\n\nparameter CL_S_COUNT = $clog2(S_COUNT);\n\nreg frame_reg = 1'b0, frame_next;\n\nreg s_ip_hdr_ready_mask_reg = 1'b0, s_ip_hdr_ready_mask_next;\n\nreg m_ip_hdr_valid_reg = 1'b0, m_ip_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\n"], ["verilog-ethernet/rtl/udp_arb_mux.v@121:131", "\nparameter CL_S_COUNT = $clog2(S_COUNT);\n\nreg frame_reg = 1'b0, frame_next;\n\nreg s_udp_hdr_ready_mask_reg = 1'b0, s_udp_hdr_ready_mask_next;\n\nreg m_udp_hdr_valid_reg = 1'b0, m_udp_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_arb_mux.v@89:99", "\nreg frame_reg = 1'b0, frame_next;\n\nreg s_eth_hdr_ready_mask_reg = 1'b0, s_eth_hdr_ready_mask_next;\n\nreg m_eth_hdr_valid_reg = 1'b0, m_eth_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n\nwire [S_COUNT-1:0] request;\n"], ["verilog-ethernet/rtl/ip_arb_mux.v@113:123", "\nparameter CL_S_COUNT = $clog2(S_COUNT);\n\nreg frame_reg = 1'b0, frame_next;\n\nreg s_ip_hdr_ready_mask_reg = 1'b0, s_ip_hdr_ready_mask_next;\n\nreg m_ip_hdr_valid_reg = 1'b0, m_ip_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n"], ["verilog-ethernet/rtl/eth_arb_mux.v@92:102", "reg s_eth_hdr_ready_mask_reg = 1'b0, s_eth_hdr_ready_mask_next;\n\nreg m_eth_hdr_valid_reg = 1'b0, m_eth_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n\nwire [S_COUNT-1:0] request;\nwire [S_COUNT-1:0] acknowledge;\nwire [S_COUNT-1:0] grant;\nwire grant_valid;\n"], ["verilog-ethernet/rtl/eth_demux.v@96:106", "\nreg s_eth_hdr_ready_reg = 1'b0, s_eth_hdr_ready_next;\n\nreg s_eth_payload_axis_tready_reg = 1'b0, s_eth_payload_axis_tready_next;\n\nreg [M_COUNT-1:0] m_eth_hdr_valid_reg = 0, m_eth_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/eth_arb_mux.v@91:101", "\nreg s_eth_hdr_ready_mask_reg = 1'b0, s_eth_hdr_ready_mask_next;\n\nreg m_eth_hdr_valid_reg = 1'b0, m_eth_hdr_valid_next;\nreg [47:0] m_eth_dest_mac_reg = 48'd0, m_eth_dest_mac_next;\nreg [47:0] m_eth_src_mac_reg = 48'd0, m_eth_src_mac_next;\nreg [15:0] m_eth_type_reg = 16'd0, m_eth_type_next;\n\nwire [S_COUNT-1:0] request;\nwire [S_COUNT-1:0] acknowledge;\nwire [S_COUNT-1:0] grant;\n"]], "Diff Content": {"Delete": [[118, "reg s_ip_hdr_ready_mask_reg = 1'b0, s_ip_hdr_ready_mask_next;\n"]], "Add": [[118, "reg [S_COUNT-1:0] s_ip_hdr_ready_reg = {S_COUNT{1'b0}}, s_ip_hdr_ready_next;\n"]]}}