
*** Running vivado
    with args -log NPU_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source NPU_top.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source NPU_top.tcl -notrace
Command: link_design -top NPU_top -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 4772 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 843.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 843.469 ; gain = 484.008
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.613 . Memory (MB): peak = 852.562 ; gain = 9.094

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: a8adc99c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1405.707 ; gain = 553.145

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a8adc99c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1556.270 ; gain = 0.227
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 128 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13a3c828f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1556.270 ; gain = 0.227
INFO: [Opt 31-389] Phase Constant propagation created 128 cells and removed 256 cells
INFO: [Opt 31-1021] In phase Constant propagation, 128 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 166713905

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1556.270 ; gain = 0.227
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 256 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 166713905

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1556.270 ; gain = 0.227
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 166713905

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1556.270 ; gain = 0.227
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 166713905

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1556.270 ; gain = 0.227
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 256 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                            128  |
|  Constant propagation         |             128  |             256  |                                            128  |
|  Sweep                        |               0  |               0  |                                            256  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            256  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1556.270 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1638beb9d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1556.270 ; gain = 0.227

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1638beb9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1556.270 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1638beb9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1556.270 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1556.270 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1638beb9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1556.270 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1556.270 ; gain = 712.801
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1556.270 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.runs/impl_1/NPU_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1556.270 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file NPU_top_drc_opted.rpt -pb NPU_top_drc_opted.pb -rpx NPU_top_drc_opted.rpx
Command: report_drc -file NPU_top_drc_opted.rpt -pb NPU_top_drc_opted.pb -rpx NPU_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.runs/impl_1/NPU_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1556.270 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f39cd0d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1556.270 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1556.270 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18363c361

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1556.578 ; gain = 0.309

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f36574d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1725.270 ; gain = 169.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f36574d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1725.270 ; gain = 169.000
Phase 1 Placer Initialization | Checksum: 1f36574d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1725.270 ; gain = 169.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 206d3ebcd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1725.270 ; gain = 169.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net dff_between_stage2_3_10/modified_rs1_data[14] could not be optimized because driver dff_between_stage2_3_10/vrd_data_int0_i_18 could not be replicated
INFO: [Physopt 32-117] Net dff_between_stage2_3_10/modified_rs1_data[9] could not be optimized because driver dff_between_stage2_3_10/vrd_data_int0_i_23 could not be replicated
INFO: [Physopt 32-117] Net dff_between_stage2_3_10/modified_rs1_data[11] could not be optimized because driver dff_between_stage2_3_10/vrd_data_int0_i_21 could not be replicated
INFO: [Physopt 32-117] Net dff_between_stage2_3_10/modified_rs1_data[12] could not be optimized because driver dff_between_stage2_3_10/vrd_data_int0_i_20 could not be replicated
INFO: [Physopt 32-117] Net dff_between_stage2_3_10/modified_rs1_data[2] could not be optimized because driver dff_between_stage2_3_10/vrd_data_int0_i_30 could not be replicated
INFO: [Physopt 32-117] Net dff_between_stage2_3_10/modified_rs1_data[15] could not be optimized because driver dff_between_stage2_3_10/vrd_data_int0_i_17 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1725.270 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           6  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1c34b682d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1725.270 ; gain = 169.000
Phase 2.2 Global Placement Core | Checksum: d5e8f152

Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1725.270 ; gain = 169.000
Phase 2 Global Placement | Checksum: d5e8f152

Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1725.270 ; gain = 169.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14a407902

Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1725.270 ; gain = 169.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bf4899ba

Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 1725.270 ; gain = 169.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ab3d28b4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 1725.270 ; gain = 169.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 239f24ecf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 1725.270 ; gain = 169.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d607c2a6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:48 . Memory (MB): peak = 1725.270 ; gain = 169.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 220cec379

Time (s): cpu = 00:00:21 ; elapsed = 00:01:14 . Memory (MB): peak = 1725.270 ; gain = 169.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 202ddb213

Time (s): cpu = 00:00:22 ; elapsed = 00:01:17 . Memory (MB): peak = 1725.270 ; gain = 169.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 25bdb1924

Time (s): cpu = 00:00:22 ; elapsed = 00:01:18 . Memory (MB): peak = 1725.270 ; gain = 169.000
Phase 3 Detail Placement | Checksum: 25bdb1924

Time (s): cpu = 00:00:22 ; elapsed = 00:01:18 . Memory (MB): peak = 1725.270 ; gain = 169.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1caac9a40

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net vector_mem/rst_n, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1caac9a40

Time (s): cpu = 00:00:23 ; elapsed = 00:01:24 . Memory (MB): peak = 1781.645 ; gain = 225.375
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.503. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 25e1ea1e5

Time (s): cpu = 00:00:27 ; elapsed = 00:01:37 . Memory (MB): peak = 1781.645 ; gain = 225.375
Phase 4.1 Post Commit Optimization | Checksum: 25e1ea1e5

Time (s): cpu = 00:00:27 ; elapsed = 00:01:37 . Memory (MB): peak = 1781.645 ; gain = 225.375

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25e1ea1e5

Time (s): cpu = 00:00:27 ; elapsed = 00:01:37 . Memory (MB): peak = 1781.645 ; gain = 225.375

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 25e1ea1e5

Time (s): cpu = 00:00:27 ; elapsed = 00:01:38 . Memory (MB): peak = 1781.645 ; gain = 225.375

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1781.645 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 206e9015b

Time (s): cpu = 00:00:27 ; elapsed = 00:01:38 . Memory (MB): peak = 1781.645 ; gain = 225.375
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 206e9015b

Time (s): cpu = 00:00:27 ; elapsed = 00:01:38 . Memory (MB): peak = 1781.645 ; gain = 225.375
Ending Placer Task | Checksum: 1659220cc

Time (s): cpu = 00:00:27 ; elapsed = 00:01:38 . Memory (MB): peak = 1781.645 ; gain = 225.375
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:39 . Memory (MB): peak = 1781.645 ; gain = 225.375
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1781.645 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1781.645 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.runs/impl_1/NPU_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1781.645 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file NPU_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1781.645 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file NPU_top_utilization_placed.rpt -pb NPU_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file NPU_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.443 . Memory (MB): peak = 1781.645 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: eb8ffe8e ConstDB: 0 ShapeSum: 7a02223e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 108d34016

Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1856.234 ; gain = 63.383
Post Restoration Checksum: NetGraph: e1175d2d NumContArr: 27bbe2e9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 108d34016

Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1881.008 ; gain = 88.156

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 108d34016

Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1888.441 ; gain = 95.590

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 108d34016

Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1888.441 ; gain = 95.590
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bc9d92f5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1925.652 ; gain = 132.801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.183  | TNS=0.000  | WHS=-0.127 | THS=-1.172 |

Phase 2 Router Initialization | Checksum: 142bc8555

Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1990.930 ; gain = 198.078

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 26054
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 26054
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 115d928c5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 1990.930 ; gain = 198.078

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 27877
 Number of Nodes with overlaps = 9676
 Number of Nodes with overlaps = 4297
 Number of Nodes with overlaps = 2072
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.018  | TNS=0.000  | WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 1dc4dcd8b

Time (s): cpu = 00:01:52 ; elapsed = 00:03:02 . Memory (MB): peak = 2010.656 ; gain = 217.805

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8706
 Number of Nodes with overlaps = 3313
 Number of Nodes with overlaps = 1225
 Number of Nodes with overlaps = 510
 Number of Nodes with overlaps = 214
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.198 | TNS=-0.282 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 6256d0f9

Time (s): cpu = 00:02:18 ; elapsed = 00:04:03 . Memory (MB): peak = 2012.664 ; gain = 219.812

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 437
 Number of Nodes with overlaps = 329
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.057  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2132b8a63

Time (s): cpu = 00:02:25 ; elapsed = 00:04:27 . Memory (MB): peak = 2012.664 ; gain = 219.812
Phase 4 Rip-up And Reroute | Checksum: 2132b8a63

Time (s): cpu = 00:02:25 ; elapsed = 00:04:27 . Memory (MB): peak = 2012.664 ; gain = 219.812

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2132b8a63

Time (s): cpu = 00:02:25 ; elapsed = 00:04:27 . Memory (MB): peak = 2012.664 ; gain = 219.812

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2132b8a63

Time (s): cpu = 00:02:25 ; elapsed = 00:04:28 . Memory (MB): peak = 2012.664 ; gain = 219.812
Phase 5 Delay and Skew Optimization | Checksum: 2132b8a63

Time (s): cpu = 00:02:25 ; elapsed = 00:04:28 . Memory (MB): peak = 2012.664 ; gain = 219.812

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23015cd7f

Time (s): cpu = 00:02:26 ; elapsed = 00:04:29 . Memory (MB): peak = 2012.664 ; gain = 219.812
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.057  | TNS=0.000  | WHS=0.112  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 23015cd7f

Time (s): cpu = 00:02:26 ; elapsed = 00:04:29 . Memory (MB): peak = 2012.664 ; gain = 219.812
Phase 6 Post Hold Fix | Checksum: 23015cd7f

Time (s): cpu = 00:02:26 ; elapsed = 00:04:29 . Memory (MB): peak = 2012.664 ; gain = 219.812

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 19.2763 %
  Global Horizontal Routing Utilization  = 23.4893 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 21ccd5ef8

Time (s): cpu = 00:02:27 ; elapsed = 00:04:30 . Memory (MB): peak = 2012.664 ; gain = 219.812

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21ccd5ef8

Time (s): cpu = 00:02:27 ; elapsed = 00:04:30 . Memory (MB): peak = 2012.664 ; gain = 219.812

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 257998179

Time (s): cpu = 00:02:28 ; elapsed = 00:04:34 . Memory (MB): peak = 2012.664 ; gain = 219.812

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.057  | TNS=0.000  | WHS=0.112  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 257998179

Time (s): cpu = 00:02:28 ; elapsed = 00:04:34 . Memory (MB): peak = 2012.664 ; gain = 219.812
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:28 ; elapsed = 00:04:34 . Memory (MB): peak = 2012.664 ; gain = 219.812

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:29 ; elapsed = 00:04:36 . Memory (MB): peak = 2012.664 ; gain = 231.020
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2012.664 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2012.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.runs/impl_1/NPU_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2012.664 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file NPU_top_drc_routed.rpt -pb NPU_top_drc_routed.pb -rpx NPU_top_drc_routed.rpx
Command: report_drc -file NPU_top_drc_routed.rpt -pb NPU_top_drc_routed.pb -rpx NPU_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.runs/impl_1/NPU_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2012.664 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file NPU_top_methodology_drc_routed.rpt -pb NPU_top_methodology_drc_routed.pb -rpx NPU_top_methodology_drc_routed.rpx
Command: report_methodology -file NPU_top_methodology_drc_routed.rpt -pb NPU_top_methodology_drc_routed.pb -rpx NPU_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.runs/impl_1/NPU_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2156.680 ; gain = 144.016
INFO: [runtcl-4] Executing : report_power -file NPU_top_power_routed.rpt -pb NPU_top_power_summary_routed.pb -rpx NPU_top_power_routed.rpx
Command: report_power -file NPU_top_power_routed.rpt -pb NPU_top_power_summary_routed.pb -rpx NPU_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2156.680 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file NPU_top_route_status.rpt -pb NPU_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file NPU_top_timing_summary_routed.rpt -pb NPU_top_timing_summary_routed.pb -rpx NPU_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file NPU_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file NPU_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file NPU_top_bus_skew_routed.rpt -pb NPU_top_bus_skew_routed.pb -rpx NPU_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jun 19 13:28:42 2025...
