
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103573                       # Number of seconds simulated
sim_ticks                                103572513861                       # Number of ticks simulated
final_tick                               633210231171                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 219326                       # Simulator instruction rate (inst/s)
host_op_rate                                   284061                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7073031                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918916                       # Number of bytes of host memory used
host_seconds                                 14643.30                       # Real time elapsed on the host
sim_insts                                  3211653258                       # Number of instructions simulated
sim_ops                                    4159583460                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1953920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1511168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2205440                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5675392                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1253632                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1253632                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15265                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11806                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        17230                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 44339                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9794                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9794                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18865237                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14590435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21293680                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                54796314                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13594                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17302                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16066                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              46962                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12103906                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12103906                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12103906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18865237                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14590435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21293680                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               66900220                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               248375334                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21412521                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17435931                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1920461                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8870927                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8139765                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236063                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87161                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193764252                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120535947                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21412521                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10375828                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25475591                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5746670                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7613214                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11855688                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1919906                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230647966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.631891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.001478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       205172375     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2725895      1.18%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2140510      0.93%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2310441      1.00%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1953873      0.85%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1107492      0.48%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          757812      0.33%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1930299      0.84%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12549269      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230647966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086210                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.485298                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191435029                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9981341                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25334656                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108564                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3788372                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3650274                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6538                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145464836                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51752                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3788372                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191690731                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6480621                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2355833                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25187968                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1144429                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145251297                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1572                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        419933                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       567524                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        33949                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203254374                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676946660                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676946660                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34803668                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33719                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17639                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3600863                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13981279                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7848946                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       292753                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1703041                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144738361                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33718                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137433171                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82752                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20234661                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41320746                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1558                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230647966                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.595857                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.300369                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    172602700     74.83%     74.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24493916     10.62%     85.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12388744      5.37%     90.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7990242      3.46%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6571116      2.85%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2585054      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3184341      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779563      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52290      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230647966                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962220     75.34%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146040     11.43%     86.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168956     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113944212     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016515      1.47%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13652330      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7804034      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137433171                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.553329                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277216                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009293                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506874276                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    165007434                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133615876                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138710387                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       152007                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1829679                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          697                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139380                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          558                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3788372                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5754245                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       281677                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144772079                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          334                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13981279                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7848946                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17638                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        218322                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12608                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          697                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150696                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066405                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2217101                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134843771                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13519927                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2589400                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21323255                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19243437                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7803328                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.542903                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133618493                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133615876                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79394617                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213691825                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.537960                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371538                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22315044                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1944665                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226859594                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.539833                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.393024                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177071676     78.05%     78.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23325007     10.28%     88.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10839175      4.78%     93.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4822069      2.13%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3655926      1.61%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543323      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1533035      0.68%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096794      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2972589      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226859594                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2972589                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           368668412                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293351240                       # The number of ROB writes
system.switch_cpus0.timesIdled                2866883                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17727368                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.483753                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.483753                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.402616                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.402616                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609705092                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184112871                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138178153                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               248375334                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18726410                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16622317                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1614066                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9792488                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9564336                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1193423                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        46592                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201572870                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             105998551                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18726410                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10757759                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21439727                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4936931                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1972782                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12329779                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1608718                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    228299792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.523403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.774294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       206860065     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          974840      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1811269      0.79%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1571470      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3168344      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3820049      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          919116      0.40%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          504334      0.22%     96.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8670305      3.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    228299792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075396                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.426768                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       200088114                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3472819                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21406291                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22488                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3310079                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1839830                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4334                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     119423638                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1313                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3310079                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       200330250                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1621572                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1122100                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21177062                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       738721                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     119324307                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         78236                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       454519                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    157634944                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    539636895                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    539636895                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    130355694                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27279248                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16476                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8245                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2298182                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20706787                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3691173                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        66996                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       832141                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         118877323                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16477                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        112900808                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        71567                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17921054                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37654308                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    228299792                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.494529                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.177712                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    179990694     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20256765      8.87%     87.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10377638      4.55%     92.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5982214      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6655825      2.92%     97.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3330611      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1336067      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       310456      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        59522      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    228299792                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         208971     48.05%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        159056     36.57%     84.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        66895     15.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     88678389     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       897420      0.79%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8231      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19643961     17.40%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3672807      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     112900808                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.454557                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             434922                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003852                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    454607897                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    136815120                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    110296162                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     113335730                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       201841                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3435611                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          227                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          266                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        99100                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3310079                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1099509                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        57632                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    118893800                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5243                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20706787                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3691173                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8245                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32812                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          439                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          266                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       726041                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       973762                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1699803                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    111903206                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19398531                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       997602                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23071305                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17284695                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3672774                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.450541                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             110325743                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            110296162                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         63100467                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        145886835                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.444071                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432530                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88734160                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    100027551                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18868608                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16464                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1617980                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    224989713                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.444587                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294670                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    187483942     83.33%     83.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14234210      6.33%     89.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11091241      4.93%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2196239      0.98%     95.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2777569      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       940273      0.42%     97.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4015398      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       888615      0.39%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1362226      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    224989713                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88734160                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     100027551                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20863249                       # Number of memory references committed
system.switch_cpus1.commit.loads             17271176                       # Number of loads committed
system.switch_cpus1.commit.membars               8232                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15772169                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87027476                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1267895                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1362226                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           342523646                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          241102461                       # The number of ROB writes
system.switch_cpus1.timesIdled                5314482                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20075542                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88734160                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            100027551                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88734160                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.799095                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.799095                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.357258                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.357258                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       518088255                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      143952306                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126207559                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16464                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               248375334                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22666448                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18370182                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2076158                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8997951                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8533047                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2544228                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93619                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    191450074                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             126050970                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22666448                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11077275                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27614271                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6385246                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4158036                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         11983166                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2075356                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    227484636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.680911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.054062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       199870365     87.86%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2573063      1.13%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2026994      0.89%     89.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4753146      2.09%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1023767      0.45%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1591503      0.70%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1220007      0.54%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          768742      0.34%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13657049      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    227484636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.091259                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.507502                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       189332608                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6338393                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27503626                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        91399                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4218606                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3900091                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        44239                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     154587713                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        83813                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4218606                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       189855326                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1630530                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3263947                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27040997                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1475226                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154444646                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        21152                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        284172                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       554601                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       180782                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    217251101                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    720747475                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    720747475                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176236934                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        41014167                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39013                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21932                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4876473                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15023481                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7464932                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       139010                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1658622                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153326202                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38995                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143922910                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       147540                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     25777598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     53806494                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4851                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    227484636                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.632671                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.303694                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    165461917     72.74%     72.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26567168     11.68%     84.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12883905      5.66%     90.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8624394      3.79%     93.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7972253      3.50%     97.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2682069      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2767815      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       392417      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       132698      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    227484636                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         413875     58.92%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     58.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        144585     20.58%     79.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       143969     20.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120870814     83.98%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2180107      1.51%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17071      0.01%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13451264      9.35%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7403654      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143922910                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.579457                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             702429                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004881                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    516180425                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    179143288                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140224540                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144625339                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       361685                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3425034                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1049                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          493                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       211117                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4218606                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1053054                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        99203                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153365199                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        64018                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15023481                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7464932                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21923                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         84006                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          493                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1125011                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1180902                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2305913                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141300519                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12985504                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2622391                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20387854                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20026545                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7402350                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.568899                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140225587                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140224540                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83046574                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229323823                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.564567                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.362137                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103245551                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126795245                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     26571165                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34144                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2079063                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    223266030                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.567911                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.372659                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    170029114     76.16%     76.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25053934     11.22%     87.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10937411      4.90%     92.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      6213199      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4503548      2.02%     97.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1765557      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1367990      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       985241      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2410036      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    223266030                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103245551                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126795245                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18852262                       # Number of memory references committed
system.switch_cpus2.commit.loads             11598447                       # Number of loads committed
system.switch_cpus2.commit.membars              17072                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18217886                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114247192                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2581311                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2410036                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           374222404                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          310951545                       # The number of ROB writes
system.switch_cpus2.timesIdled                3097371                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               20890698                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103245551                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126795245                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103245551                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.405676                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.405676                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.415684                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.415684                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       636448621                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195278211                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      142756958                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34144                       # number of misc regfile writes
system.l2.replacements                          44341                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1278277                       # Total number of references to valid blocks.
system.l2.sampled_refs                          77109                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.577533                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           576.983608                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.664124                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6289.905304                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.205438                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4686.916850                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.820926                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5344.648539                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6170.200747                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5054.254533                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4622.399932                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.017608                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000234                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.191953                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000220                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.143033                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000239                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.163106                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.188300                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.154244                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.141064                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        81587                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33225                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        58662                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  173474                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            47219                       # number of Writeback hits
system.l2.Writeback_hits::total                 47219                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        81587                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33225                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        58662                       # number of demand (read+write) hits
system.l2.demand_hits::total                   173474                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        81587                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33225                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        58662                       # number of overall hits
system.l2.overall_hits::total                  173474                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15265                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        11806                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        17230                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 44339                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15265                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        11806                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        17230                       # number of demand (read+write) misses
system.l2.demand_misses::total                  44339                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15265                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        11806                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        17230                       # number of overall misses
system.l2.overall_misses::total                 44339                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1585342                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2520835591                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2051863                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1941952186                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1956879                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2834063131                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7302444992                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1585342                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2520835591                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2051863                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1941952186                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1956879                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2834063131                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7302444992                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1585342                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2520835591                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2051863                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1941952186                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1956879                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2834063131                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7302444992                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96852                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        45031                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        75892                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              217813                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        47219                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             47219                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96852                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        45031                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        75892                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               217813                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96852                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        45031                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        75892                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              217813                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.157612                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.262175                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.227033                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.203565                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.157612                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.262175                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.227033                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.203565                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.157612                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.262175                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.227033                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.203565                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       144122                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165138.263413                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 146561.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164488.580891                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 150529.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164484.221184                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164695.752994                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       144122                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165138.263413                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 146561.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164488.580891                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 150529.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164484.221184                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164695.752994                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       144122                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165138.263413                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 146561.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164488.580891                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 150529.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164484.221184                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164695.752994                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9794                       # number of writebacks
system.l2.writebacks::total                      9794                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15265                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        11806                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        17230                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            44339                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        11806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        17230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             44339                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        11806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        17230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            44339                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       943407                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1631867097                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1236104                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1254086850                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1197964                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1830152740                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4719484162                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       943407                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1631867097                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1236104                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1254086850                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1197964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1830152740                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4719484162                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       943407                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1631867097                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1236104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1254086850                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1197964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1830152740                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4719484162                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.157612                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.262175                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.227033                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.203565                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.157612                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.262175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.227033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.203565                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.157612                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.262175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.227033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.203565                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 85764.272727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106902.528464                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 88293.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106224.534135                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 92151.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 106218.963436                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106440.924739                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 85764.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106902.528464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 88293.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106224.534135                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 92151.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 106218.963436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106440.924739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 85764.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106902.528464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 88293.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106224.534135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 92151.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 106218.963436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106440.924739                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               547.615267                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011863326                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   548                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846465.923358                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.615267                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017012                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.877589                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11855676                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11855676                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11855676                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11855676                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11855676                       # number of overall hits
system.cpu0.icache.overall_hits::total       11855676                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1887498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1887498                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1887498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1887498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1887498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1887498                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11855688                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11855688                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11855688                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11855688                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11855688                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11855688                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 157291.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 157291.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 157291.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 157291.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 157291.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 157291.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1676842                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1676842                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1676842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1676842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1676842                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1676842                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 152440.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 152440.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 152440.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 152440.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 152440.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 152440.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96852                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191001924                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97108                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1966.902047                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.596125                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.403875                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916391                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083609                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10416887                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10416887                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677261                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677261                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17203                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17203                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18094148                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18094148                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18094148                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18094148                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       398687                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       398687                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           51                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       398738                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        398738                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       398738                       # number of overall misses
system.cpu0.dcache.overall_misses::total       398738                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  36844223473                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  36844223473                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4018646                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4018646                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  36848242119                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  36848242119                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  36848242119                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  36848242119                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10815574                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10815574                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18492886                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18492886                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18492886                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18492886                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036862                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036862                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021562                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021562                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021562                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021562                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 92413.907333                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 92413.907333                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 78796.980392                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78796.980392                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 92412.165680                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92412.165680                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 92412.165680                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92412.165680                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17608                       # number of writebacks
system.cpu0.dcache.writebacks::total            17608                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       301835                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       301835                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           51                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       301886                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       301886                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       301886                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       301886                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96852                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96852                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96852                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96852                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96852                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96852                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8106028934                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8106028934                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8106028934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8106028934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8106028934                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8106028934                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008955                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008955                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005237                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005237                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005237                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005237                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83695.008198                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83695.008198                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 83695.008198                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83695.008198                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 83695.008198                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83695.008198                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.991950                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926872896                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1713258.587800                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.991950                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022423                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866974                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12329762                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12329762                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12329762                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12329762                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12329762                       # number of overall hits
system.cpu1.icache.overall_hits::total       12329762                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2620939                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2620939                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2620939                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2620939                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2620939                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2620939                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12329779                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12329779                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12329779                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12329779                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12329779                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12329779                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 154172.882353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 154172.882353                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 154172.882353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 154172.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 154172.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 154172.882353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2168063                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2168063                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2168063                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2168063                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2168063                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2168063                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 154861.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 154861.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 154861.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 154861.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 154861.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 154861.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45031                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227618586                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45287                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5026.135226                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.365711                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.634289                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.817835                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.182165                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17697778                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17697778                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3575561                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3575561                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8247                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8247                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8232                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8232                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21273339                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21273339                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21273339                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21273339                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       164696                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       164696                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       164696                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        164696                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       164696                       # number of overall misses
system.cpu1.dcache.overall_misses::total       164696                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17135704658                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17135704658                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  17135704658                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17135704658                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  17135704658                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17135704658                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17862474                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17862474                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3575561                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3575561                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8232                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8232                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21438035                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21438035                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21438035                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21438035                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009220                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009220                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007682                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007682                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007682                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007682                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 104044.449519                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104044.449519                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 104044.449519                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104044.449519                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 104044.449519                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104044.449519                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8947                       # number of writebacks
system.cpu1.dcache.writebacks::total             8947                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       119665                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       119665                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       119665                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       119665                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       119665                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       119665                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45031                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45031                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45031                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45031                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45031                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45031                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4221711651                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4221711651                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4221711651                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4221711651                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4221711651                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4221711651                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002521                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002521                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002101                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002101                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002101                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002101                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93751.230286                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93751.230286                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 93751.230286                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93751.230286                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 93751.230286                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93751.230286                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               490.997101                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017153301                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2071595.317719                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997101                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          478                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.766026                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11983152                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11983152                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11983152                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11983152                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11983152                       # number of overall hits
system.cpu2.icache.overall_hits::total       11983152                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2398288                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2398288                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2398288                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2398288                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2398288                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2398288                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11983166                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11983166                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11983166                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11983166                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11983166                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11983166                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 171306.285714                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 171306.285714                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 171306.285714                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 171306.285714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 171306.285714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 171306.285714                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2076379                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2076379                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2076379                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2076379                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2076379                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2076379                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 159721.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 159721.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 159721.461538                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 159721.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 159721.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 159721.461538                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 75892                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180809902                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 76148                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2374.453722                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.229226                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.770774                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903239                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096761                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9729648                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9729648                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7219672                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7219672                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21641                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21641                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17072                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17072                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16949320                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16949320                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16949320                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16949320                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       181965                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       181965                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       181965                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        181965                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       181965                       # number of overall misses
system.cpu2.dcache.overall_misses::total       181965                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  18735148065                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  18735148065                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  18735148065                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18735148065                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  18735148065                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18735148065                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9911613                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9911613                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7219672                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7219672                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17072                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17072                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17131285                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17131285                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17131285                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17131285                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018359                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018359                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010622                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010622                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010622                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010622                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 102960.174017                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102960.174017                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 102960.174017                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102960.174017                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 102960.174017                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102960.174017                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20664                       # number of writebacks
system.cpu2.dcache.writebacks::total            20664                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       106073                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       106073                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       106073                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       106073                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       106073                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       106073                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        75892                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        75892                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        75892                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        75892                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        75892                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        75892                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6855332269                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6855332269                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6855332269                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6855332269                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6855332269                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6855332269                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007657                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007657                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004430                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004430                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004430                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004430                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90330.104214                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90330.104214                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90330.104214                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90330.104214                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90330.104214                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90330.104214                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
