// Seed: 1100138672
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_23 = 32'd28
) (
    input tri id_0,
    output tri1 id_1,
    input supply0 id_2,
    input wor id_3,
    output wire id_4,
    input supply0 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input supply1 id_8,
    input uwire id_9,
    input tri id_10,
    output tri id_11,
    input supply1 id_12,
    input tri id_13,
    input wire id_14,
    output wand id_15,
    output tri0 id_16,
    input wand id_17,
    input uwire id_18,
    output wor id_19,
    input tri1 id_20,
    output wire id_21
);
  logic _id_23 = id_8, id_24;
  wire [-1 : id_23] id_25;
  or primCall (
      id_15,
      id_7,
      id_12,
      id_24,
      id_6,
      id_9,
      id_8,
      id_14,
      id_0,
      id_5,
      id_10,
      id_18,
      id_25,
      id_3,
      id_20
  );
  module_0 modCall_1 (
      id_24,
      id_25,
      id_24
  );
  parameter id_26 = 1;
endmodule
