INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Project/Vivado/VD_end/VD_end.srcs/sources_1/ip/image_rom/image_rom_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_rom
INFO: [VRFC 10-311] analyzing module image_rom_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module image_rom_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module image_rom_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module image_rom_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module image_rom_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module image_rom_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module image_rom_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module image_rom_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module image_rom_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module image_rom_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module image_rom_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module image_rom_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module image_rom_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module image_rom_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module image_rom_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module image_rom_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module image_rom_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module image_rom_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module image_rom_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module image_rom_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module image_rom_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Project/Vivado/VD_end.srcs/vending_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_50M
INFO: [VRFC 10-311] analyzing module vga_display
INFO: [VRFC 10-311] analyzing module vga_driver
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-311] analyzing module sale
INFO: [VRFC 10-311] analyzing module top_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Project/Vivado/VD_end/VD_end.srcs/sim_1/new/tb_toplayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_toplayer
