==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\CNN_prototype\math_functions.h:41
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\CNN_prototype\math_functions.h:42
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 886.707 ; gain = 790.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 886.707 ; gain = 790.676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 886.707 ; gain = 790.676
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:93) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 886.707 ; gain = 790.676
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 64, 64>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 64, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 64, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 64, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 64, 0>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 64, 0>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64, 0>::calculate' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3' (main.cpp:21) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buffer_3' (main.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_05.a_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_05.b_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_3' (main.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_3' (main.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:93) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 886.707 ; gain = 790.676
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:35:3) in function 'mlp' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:35:3) in function 'mlp' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64, 64>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64, 0>::calculate' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate.1' to 'calculate.1.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate' to 'calculate.2' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:39:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:45:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:51:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:70:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:80:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:88:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:93:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:98:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:103:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 886.707 ; gain = 790.676
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.2' to 'calculate_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_64', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 264.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.055 seconds; current allocated memory: 139.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.785 seconds; current allocated memory: 142.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 264.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.647 seconds; current allocated memory: 144.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.959 seconds; current allocated memory: 147.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_33', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.186 seconds; current allocated memory: 148.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 149.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 150.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 152.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 266.
INFO: [SCHED 204-61] Pipelining loop 'layer05'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 275.
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 141.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.031 seconds; current allocated memory: 155.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.281 seconds; current allocated memory: 164.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 1.103 seconds; current allocated memory: 168.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 3.09 seconds; current allocated memory: 178.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 2.724 seconds; current allocated memory: 186.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_2'.
INFO: [HLS 200-111]  Elapsed time: 1.615 seconds; current allocated memory: 192.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_fcmp_32ns_32ns_1_2_1' to 'mlp_fcmp_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 1.965 seconds; current allocated memory: 202.028 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 105.08 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_buffer_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 886.707 ; gain = 790.676
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 40.445 seconds; peak allocated memory: 202.028 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 886.742 ; gain = 790.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 886.742 ; gain = 790.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 886.742 ; gain = 790.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:93) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 886.742 ; gain = 790.785
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 64, 64>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 64, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 64, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 64, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 64, 0>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 64, 0>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64, 0>::calculate' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3' (main.cpp:21) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buffer_3' (main.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_05.a_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_05.b_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_3' (main.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_3' (main.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:93) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 886.742 ; gain = 790.785
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:35:3) in function 'mlp_dance3' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:35:3) in function 'mlp_dance3' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64, 64>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64, 0>::calculate' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate.1' to 'calculate.1.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate' to 'calculate.2' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:39:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:45:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:51:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:70:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:80:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:88:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:93:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:98:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:103:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 886.742 ; gain = 790.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.2' to 'calculate_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_64', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 264.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.219 seconds; current allocated memory: 139.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 142.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 264.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.787 seconds; current allocated memory: 144.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.789 seconds; current allocated memory: 147.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_33', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.169 seconds; current allocated memory: 148.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 149.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.825 seconds; current allocated memory: 150.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 152.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 266.
INFO: [SCHED 204-61] Pipelining loop 'layer05'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 275.
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 141.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.023 seconds; current allocated memory: 155.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.295 seconds; current allocated memory: 164.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_dance3_fadd_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_dance3_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 1.094 seconds; current allocated memory: 168.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 2.958 seconds; current allocated memory: 178.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 2.661 seconds; current allocated memory: 187.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_2'.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 192.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_1' to 'mlp_dance3_weighteOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_2' to 'mlp_dance3_weightfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_3' to 'mlp_dance3_weightg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fcmp_32ns_32ns_1_2_1' to 'mlp_dance3_fcmp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_mux_32_32_1_1' to 'mlp_dance3_mux_32ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fcmp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_mux_32ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 1.952 seconds; current allocated memory: 202.156 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 105.08 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weighteOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_buffer_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 886.742 ; gain = 790.785
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 39.323 seconds; peak allocated memory: 202.156 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 887.102 ; gain = 791.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 887.102 ; gain = 791.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 887.102 ; gain = 791.055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:88) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 887.102 ; gain = 791.055
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 100, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 100, 0>::calculate' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 100, 0>::calculate' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 100, 0>::calculate' completely with a factor of 100.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3' (main.cpp:21) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buffer_3' (main.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_3' (main.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_3' (main.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:88) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 887.102 ; gain = 791.055
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:35:3) in function 'mlp_dance3' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:35:3) in function 'mlp_dance3' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate.1' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 100, 0>::calculate' to 'calculate.1.1' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:39:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:45:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:51:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:70:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:80:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:88:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:99:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:104:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 887.102 ; gain = 791.055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 406.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.312 seconds; current allocated memory: 129.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2234ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp', ./math_functions.h:24) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.482 seconds; current allocated memory: 134.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.946 seconds; current allocated memory: 135.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 137.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_33', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 138.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 139.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 413.
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 141.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.998 seconds; current allocated memory: 142.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.232 seconds; current allocated memory: 149.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_dance3_fadd_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_dance3_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 1.372 seconds; current allocated memory: 155.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 4.397 seconds; current allocated memory: 168.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 1.641 seconds; current allocated memory: 173.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_1' to 'mlp_dance3_weighteOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_2' to 'mlp_dance3_weightfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_3' to 'mlp_dance3_weightg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fcmp_32ns_32ns_1_2_1' to 'mlp_dance3_fcmp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_mux_32_32_1_1' to 'mlp_dance3_mux_32ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fcmp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_mux_32ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 2.102 seconds; current allocated memory: 182.484 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 97.81 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weighteOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_buffer_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 887.102 ; gain = 791.055
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 39.654 seconds; peak allocated memory: 182.484 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.344 ; gain = 791.316
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.344 ; gain = 791.316
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.344 ; gain = 791.316
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 887.344 ; gain = 791.316
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 100, 0>::calculate' completely with a factor of 100.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3' (main.cpp:21) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buffer_3' (main.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_3' (main.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_3' (main.cpp:25) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_0.a_int'  accessed through non-constant indices on dimension 1 (./math_functions.h:15:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_0.b_int'  accessed through non-constant indices on dimension 1 (./math_functions.h:19:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 887.344 ; gain = 791.316
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:35:3) in function 'mlp_dance3' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:35:3) in function 'mlp_dance3' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate.1' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 100, 0>::calculate' to 'calculate.1.1' (./math_functions.h:13:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:39:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:45:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:51:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:70:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:80:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:87:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:98:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:103:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 887.344 ; gain = 791.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.331 seconds; current allocated memory: 179.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2945ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'load' operation ('dot_b_int_0_load', ./math_functions.h:24) on local variable 'dot<float, 100, 0>.b_int[0]' (0 ns)
	'fmul' operation ('tmp1', ./math_functions.h:24) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.785 seconds; current allocated memory: 187.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.564 seconds; current allocated memory: 188.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 189.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_33', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.899 seconds; current allocated memory: 191.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 192.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 141.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.015 seconds; current allocated memory: 195.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.019 seconds; current allocated memory: 201.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_dance3_fadd_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_dance3_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'calculate_1_1' is 12865 from HDL expression: (1'b1 == ap_CS_fsm_state409)
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 6.226 seconds; current allocated memory: 298.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 6.224 seconds; current allocated memory: 318.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 1.936 seconds; current allocated memory: 323.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_1' to 'mlp_dance3_weighteOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_2' to 'mlp_dance3_weightfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_3' to 'mlp_dance3_weightg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fcmp_32ns_32ns_1_2_1' to 'mlp_dance3_fcmp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_mux_32_32_1_1' to 'mlp_dance3_mux_32ibs' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'mlp_dance3' is 6464 from HDL expression: ((grp_calculate_1_1_fu_1429_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fcmp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_mux_32ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 4.352 seconds; current allocated memory: 380.790 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 97.14 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weighteOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_buffer_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 887.344 ; gain = 791.316
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 53.057 seconds; peak allocated memory: 380.790 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.113 ; gain = 791.082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.113 ; gain = 791.082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.113 ; gain = 791.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 887.113 ; gain = 791.082
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3' (main.cpp:21) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buffer_3' (main.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_3' (main.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_3' (main.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 887.113 ; gain = 791.082
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:34:3) in function 'mlp_dance3' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:34:3) in function 'mlp_dance3' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate.1' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate' to 'calculate.1.1' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:38:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:44:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:50:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:61:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:65:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:69:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:79:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:87:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:92:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:97:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 887.113 ; gain = 791.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.324 seconds; current allocated memory: 131.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.944 seconds; current allocated memory: 137.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.182 seconds; current allocated memory: 139.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 140.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_33', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.895 seconds; current allocated memory: 141.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 143.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 141.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 146.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.467 seconds; current allocated memory: 155.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_dance3_fadd_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_dance3_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 1.398 seconds; current allocated memory: 162.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 5.736 seconds; current allocated memory: 177.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 1.656 seconds; current allocated memory: 182.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_1' to 'mlp_dance3_weighteOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_2' to 'mlp_dance3_weightfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_3' to 'mlp_dance3_weightg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fcmp_32ns_32ns_1_2_1' to 'mlp_dance3_fcmp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_mux_32_32_1_1' to 'mlp_dance3_mux_32ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fcmp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_mux_32ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 2.067 seconds; current allocated memory: 192.400 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.93 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weighteOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_buffer_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 887.113 ; gain = 791.082
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 42.208 seconds; peak allocated memory: 192.400 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 886.855 ; gain = 790.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 886.855 ; gain = 790.781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 886.855 ; gain = 790.781
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 886.855 ; gain = 790.781
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3' (main.cpp:21) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buffer_3' (main.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_3' (main.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_3' (main.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 886.855 ; gain = 790.781
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:34:3) in function 'mlp_dance3' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:34:3) in function 'mlp_dance3' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate.1' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate' to 'calculate.1.1' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:38:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:44:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:50:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:61:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:65:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:69:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:79:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:87:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:92:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:97:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 886.855 ; gain = 790.781
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.904 seconds; current allocated memory: 131.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.691 seconds; current allocated memory: 137.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.863 seconds; current allocated memory: 139.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 140.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_33', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 141.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 143.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 141.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.978 seconds; current allocated memory: 146.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.274 seconds; current allocated memory: 155.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_dance3_fadd_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_dance3_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 1.473 seconds; current allocated memory: 162.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 5.04 seconds; current allocated memory: 177.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 1.574 seconds; current allocated memory: 182.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_1' to 'mlp_dance3_weighteOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_2' to 'mlp_dance3_weightfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_3' to 'mlp_dance3_weightg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fcmp_32ns_32ns_1_2_1' to 'mlp_dance3_fcmp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_mux_32_32_1_1' to 'mlp_dance3_mux_32ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fcmp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_mux_32ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 1.966 seconds; current allocated memory: 192.400 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.93 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weighteOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_buffer_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 886.855 ; gain = 790.781
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 39.551 seconds; peak allocated memory: 192.400 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 886.828 ; gain = 790.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 886.828 ; gain = 790.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 886.828 ; gain = 790.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 886.828 ; gain = 790.785
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3' (main.cpp:21) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buffer_3' (main.cpp:25) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_3' (main.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_3' (main.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 886.828 ; gain = 790.785
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:34:3) in function 'mlp_dance3' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:34:3) in function 'mlp_dance3' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate.1' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate' to 'calculate.1.1' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:38:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:44:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:50:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:61:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:65:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:69:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:79:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:87:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:92:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:97:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 886.828 ; gain = 790.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.927 seconds; current allocated memory: 131.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.745 seconds; current allocated memory: 137.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.094 ; gain = 791.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.094 ; gain = 791.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.094 ; gain = 791.051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:85) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.094 ; gain = 791.051
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3' (main.cpp:19) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buffer_3' (main.cpp:23) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_3' (main.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_3' (main.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:85) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 887.094 ; gain = 791.051
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:32:3) in function 'mlp_dance3' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:32:3) in function 'mlp_dance3' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate.1' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate' to 'calculate.1.1' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:36:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:42:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:48:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:54:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:59:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:63:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:67:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:77:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:85:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:90:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:95:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 887.094 ; gain = 791.051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.729 seconds; current allocated memory: 131.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.723 seconds; current allocated memory: 137.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.883 seconds; current allocated memory: 139.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 140.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_33', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.816 seconds; current allocated memory: 141.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 143.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 141.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.992 seconds; current allocated memory: 146.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.292 seconds; current allocated memory: 155.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_dance3_fadd_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_dance3_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 1.273 seconds; current allocated memory: 162.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 5.23 seconds; current allocated memory: 177.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 1.572 seconds; current allocated memory: 182.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_1' to 'mlp_dance3_weighteOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_2' to 'mlp_dance3_weightfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_3' to 'mlp_dance3_weightg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fcmp_32ns_32ns_1_2_1' to 'mlp_dance3_fcmp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_mux_32_32_1_1' to 'mlp_dance3_mux_32ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fcmp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_mux_32ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 1.938 seconds; current allocated memory: 192.446 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.93 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weighteOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_buffer_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 887.094 ; gain = 791.051
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 39.465 seconds; peak allocated memory: 192.446 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.023 ; gain = 790.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.023 ; gain = 790.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.023 ; gain = 790.984
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:85) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.023 ; gain = 790.984
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3' (main.cpp:19) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buffer_3' (main.cpp:23) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_3' (main.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_3' (main.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:85) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 887.023 ; gain = 790.984
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:32:3) in function 'mlp_dance3' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:32:3) in function 'mlp_dance3' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate.1' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate' to 'calculate.1.1' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:36:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:42:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:48:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:54:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:59:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:63:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:67:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:77:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:85:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:90:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:95:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 887.023 ; gain = 790.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.683 seconds; current allocated memory: 131.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 137.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.932 seconds; current allocated memory: 139.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 140.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_33', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.819 seconds; current allocated memory: 141.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 143.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 141.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.188 seconds; current allocated memory: 146.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.296 seconds; current allocated memory: 155.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_dance3_fadd_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_dance3_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 1.307 seconds; current allocated memory: 162.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 5.102 seconds; current allocated memory: 177.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 1.588 seconds; current allocated memory: 182.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_1' to 'mlp_dance3_weighteOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_2' to 'mlp_dance3_weightfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_3' to 'mlp_dance3_weightg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fcmp_32ns_32ns_1_2_1' to 'mlp_dance3_fcmp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_mux_32_32_1_1' to 'mlp_dance3_mux_32ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fcmp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_mux_32ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 2.153 seconds; current allocated memory: 192.446 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.93 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weighteOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_buffer_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 887.023 ; gain = 790.984
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 39.536 seconds; peak allocated memory: 192.446 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.543 ; gain = 791.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.543 ; gain = 791.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.543 ; gain = 791.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:85) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.543 ; gain = 791.508
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3' (main.cpp:19) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buffer_3' (main.cpp:23) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_3' (main.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_3' (main.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:85) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 887.543 ; gain = 791.508
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:32:3) in function 'mlp_dance3' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:32:3) in function 'mlp_dance3' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate.1' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate' to 'calculate.1.1' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:36:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:42:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:48:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:54:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:59:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:63:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:67:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:77:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:85:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:90:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:95:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 887.543 ; gain = 791.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.075 seconds; current allocated memory: 131.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.709 seconds; current allocated memory: 138.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.879 seconds; current allocated memory: 139.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 140.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_33', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 141.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 143.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 141.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.009 seconds; current allocated memory: 146.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.285 seconds; current allocated memory: 155.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_dance3_fadd_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_dance3_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 1.264 seconds; current allocated memory: 162.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 5.258 seconds; current allocated memory: 177.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 1.619 seconds; current allocated memory: 182.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_1' to 'mlp_dance3_weighteOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_2' to 'mlp_dance3_weightfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_3' to 'mlp_dance3_weightg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fcmp_32ns_32ns_1_2_1' to 'mlp_dance3_fcmp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_mux_32_32_1_1' to 'mlp_dance3_mux_32ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fcmp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_mux_32ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 1.949 seconds; current allocated memory: 192.511 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.93 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weighteOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_buffer_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 887.543 ; gain = 791.508
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 40 seconds; peak allocated memory: 192.511 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.938 ; gain = 791.941
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.938 ; gain = 791.941
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.938 ; gain = 791.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:85) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.938 ; gain = 791.941
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:85) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 887.938 ; gain = 791.941
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:32:3) in function 'mlp_dance3' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:32:3) in function 'mlp_dance3' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate' to 'calculate' (./math_functions.h:8)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:36:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:59:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:77:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:85:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 887.938 ; gain = 791.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.885 seconds; current allocated memory: 109.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.581 seconds; current allocated memory: 115.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.752 seconds; current allocated memory: 118.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.351 seconds; current allocated memory: 122.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_dance3_fadd_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_dance3_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 0.899 seconds; current allocated memory: 129.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fcmp_32ns_32ns_1_2_1' to 'mlp_dance3_fcmp_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fcmp_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 5.267 seconds; current allocated memory: 145.780 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.93 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 887.938 ; gain = 791.941
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 29.103 seconds; peak allocated memory: 145.780 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.375 ; gain = 791.301
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.375 ; gain = 791.301
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.375 ; gain = 791.301
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.375 ; gain = 791.301
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.375 ; gain = 791.301
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:32:3) in function 'mlp_dance3' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:36:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:59:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:77:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 887.375 ; gain = 791.301
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.613 seconds; current allocated memory: 90.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 91.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 92.436 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 429.71 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 887.375 ; gain = 791.301
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 13.005 seconds; peak allocated memory: 92.436 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.098 ; gain = 791.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.098 ; gain = 791.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.098 ; gain = 791.059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.098 ; gain = 791.059
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.098 ; gain = 791.059
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:32:3) in function 'mlp_dance3' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:36:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:59:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:77:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.098 ; gain = 791.059
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.568 seconds; current allocated memory: 90.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 91.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 92.407 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 429.71 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 887.098 ; gain = 791.059
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 12.976 seconds; peak allocated memory: 92.407 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.180 ; gain = 791.160
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.180 ; gain = 791.160
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.180 ; gain = 791.160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.180 ; gain = 791.160
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.180 ; gain = 791.160
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:32:3) in function 'mlp_dance3' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:36:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.180 ; gain = 791.160
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.441 seconds; current allocated memory: 90.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 90.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 91.635 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 429.71 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 887.180 ; gain = 791.160
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 12.523 seconds; peak allocated memory: 91.635 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.293 ; gain = 791.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.293 ; gain = 791.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.293 ; gain = 791.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.293 ; gain = 791.250
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.293 ; gain = 791.250
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:32:3) in function 'mlp_dance3' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:36:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 887.293 ; gain = 791.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.421 seconds; current allocated memory: 90.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 90.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 91.594 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 429.71 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 887.293 ; gain = 791.250
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 12.402 seconds; peak allocated memory: 91.594 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.082 ; gain = 791.016
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.082 ; gain = 791.016
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.082 ; gain = 791.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.082 ; gain = 791.016
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.082 ; gain = 791.016
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:32:3) in function 'mlp_dance3' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:36:6)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:77:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 887.082 ; gain = 791.016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.621 seconds; current allocated memory: 90.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 90.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 92.032 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 429.71 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 887.082 ; gain = 791.016
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 12.754 seconds; peak allocated memory: 92.032 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.098 ; gain = 791.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.098 ; gain = 791.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.098 ; gain = 791.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.098 ; gain = 791.043
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.098 ; gain = 791.043
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:32:3) in function 'mlp_dance3' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:36:6)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:77:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 887.098 ; gain = 791.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.463 seconds; current allocated memory: 90.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 90.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 92.032 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 429.71 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 887.098 ; gain = 791.043
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 12.612 seconds; peak allocated memory: 92.032 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.742 ; gain = 791.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.742 ; gain = 791.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.742 ; gain = 791.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.742 ; gain = 791.730
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.742 ; gain = 791.730
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:32:3) in function 'mlp_dance3' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:36:6)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:77:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 887.742 ; gain = 791.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.464 seconds; current allocated memory: 90.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 90.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 92.016 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 429.71 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 887.742 ; gain = 791.730
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 12.711 seconds; peak allocated memory: 92.016 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
In file included from main.cpp:1:
main.cpp:76:8: error: use of undeclared identifier 'i'
   if (i == (100 - 1)) {
       ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.266 ; gain = 791.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.266 ; gain = 791.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.266 ; gain = 791.211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.266 ; gain = 791.211
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.266 ; gain = 791.211
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:32:3) in function 'mlp_dance3' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:36:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.266 ; gain = 791.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.447 seconds; current allocated memory: 90.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 90.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 91.859 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 429.71 MHz
WARNING: [RTMG 210-274] Memory 'mlp_dance3_input' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'mlp_dance3_input_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 887.266 ; gain = 791.211
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 12.621 seconds; peak allocated memory: 91.859 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
In file included from main.cpp:1:
main.cpp:97:9: error: use of undeclared identifier 'j'
    if (j == 2) {
        ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 886.898 ; gain = 790.812
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 886.898 ; gain = 790.812
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 886.898 ; gain = 790.812
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 886.898 ; gain = 790.812
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3' (main.cpp:19) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bias_3' (main.cpp:19) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 886.898 ; gain = 790.812
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:32:3) in function 'mlp_dance3' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 886.898 ; gain = 790.812
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.401 seconds; current allocated memory: 89.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 90.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_mux_32_32_1_1' to 'mlp_dance3_mux_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_mux_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 91.061 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 1114.52 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 886.898 ; gain = 790.812
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 12.266 seconds; peak allocated memory: 91.061 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
In file included from main.cpp:1:
main.cpp:89:4: error: redefinition of label 'test1'
   test1:for (int i = 0; i < 3; i++) {
   ^
main.cpp:75:4: note: previous definition is here
   test1:for (int i = 0; i < 3; i++) {
   ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.438 ; gain = 791.371
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.438 ; gain = 791.371
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.438 ; gain = 791.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.438 ; gain = 791.371
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3' (main.cpp:19) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bias_3' (main.cpp:19) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.438 ; gain = 791.371
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:32:3) in function 'mlp_dance3' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.438 ; gain = 791.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.414 seconds; current allocated memory: 89.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 90.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_mux_32_32_1_1' to 'mlp_dance3_mux_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_mux_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 91.479 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 1114.52 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 887.438 ; gain = 791.371
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 12.398 seconds; peak allocated memory: 91.479 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.809 ; gain = 791.773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.809 ; gain = 791.773
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.809 ; gain = 791.773
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.809 ; gain = 791.773
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3' (main.cpp:19) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bias_3' (main.cpp:19) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.809 ; gain = 791.773
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:32:3) in function 'mlp_dance3' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.809 ; gain = 791.773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.452 seconds; current allocated memory: 89.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 90.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_sitofp_32ns_32_4_1' to 'mlp_dance3_sitofpbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_mux_32_32_1_1' to 'mlp_dance3_mux_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_mux_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_sitofpbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 91.217 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.81 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 887.809 ; gain = 791.773
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 12.577 seconds; peak allocated memory: 91.217 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.156 ; gain = 791.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.156 ; gain = 791.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.156 ; gain = 791.094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.156 ; gain = 791.094
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3' (main.cpp:19) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bias_3' (main.cpp:19) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.156 ; gain = 791.094
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:31:3) in function 'mlp_dance3' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:57:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:61:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:65:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 887.156 ; gain = 791.094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.543 seconds; current allocated memory: 90.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 91.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_mux_32_32_1_1' to 'mlp_dance3_mux_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_mux_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 92.443 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 739.64 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 887.156 ; gain = 791.094
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 12.814 seconds; peak allocated memory: 92.443 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.184 ; gain = 791.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.184 ; gain = 791.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.184 ; gain = 791.156
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:83) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.184 ; gain = 791.156
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3' (main.cpp:19) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buffer_3' (main.cpp:23) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_3' (main.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_3' (main.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 887.184 ; gain = 791.156
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:31:3) in function 'mlp_dance3' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:31:3) in function 'mlp_dance3' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate.1' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate' to 'calculate.1.1' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:35:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:41:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:47:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:53:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:57:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:61:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:65:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:75:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:83:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:88:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:93:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 887.184 ; gain = 791.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.785 seconds; current allocated memory: 131.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.635 seconds; current allocated memory: 138.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.151 seconds; current allocated memory: 139.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 140.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_33', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.822 seconds; current allocated memory: 141.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 143.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 141.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.031 seconds; current allocated memory: 146.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.302 seconds; current allocated memory: 155.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_dance3_fadd_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_dance3_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 1.266 seconds; current allocated memory: 162.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 5.382 seconds; current allocated memory: 177.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 1.656 seconds; current allocated memory: 182.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_1' to 'mlp_dance3_weighteOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_2' to 'mlp_dance3_weightfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_3' to 'mlp_dance3_weightg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fcmp_32ns_32ns_1_2_1' to 'mlp_dance3_fcmp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_mux_32_32_1_1' to 'mlp_dance3_mux_32ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fcmp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_mux_32ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 2.022 seconds; current allocated memory: 192.511 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.93 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weighteOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_buffer_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 887.184 ; gain = 791.156
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 40.207 seconds; peak allocated memory: 192.511 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 887.336 ; gain = 816.875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 887.336 ; gain = 816.875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 887.336 ; gain = 816.875
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:83) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 887.336 ; gain = 816.875
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3' (main.cpp:19) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buffer_3' (main.cpp:23) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_3' (main.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_3' (main.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 887.336 ; gain = 816.875
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:31:3) in function 'mlp_dance3' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:31:3) in function 'mlp_dance3' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate.1' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate' to 'calculate.1.1' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:35:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:41:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:47:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:53:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:57:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:61:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:65:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:75:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:83:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:88:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:93:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 887.336 ; gain = 816.875
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.842 seconds; current allocated memory: 131.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.223 seconds; current allocated memory: 138.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.976 seconds; current allocated memory: 139.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.914 seconds; current allocated memory: 140.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_33', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.038 seconds; current allocated memory: 141.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.944 seconds; current allocated memory: 143.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 141.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 146.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.263 seconds; current allocated memory: 155.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_dance3_fadd_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_dance3_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 1.578 seconds; current allocated memory: 162.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 6.56 seconds; current allocated memory: 177.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 2.328 seconds; current allocated memory: 182.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_1' to 'mlp_dance3_weighteOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_2' to 'mlp_dance3_weightfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_3' to 'mlp_dance3_weightg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fcmp_32ns_32ns_1_2_1' to 'mlp_dance3_fcmp_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_mux_32_32_1_1' to 'mlp_dance3_mux_32ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fcmp_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_mux_32ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 2.32 seconds; current allocated memory: 192.495 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.93 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weighteOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_buffer_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:58 . Memory (MB): peak = 887.336 ; gain = 816.875
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 58.258 seconds; peak allocated memory: 192.495 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
In file included from main.cpp:1:
main.cpp:201:2: error: expected '}'
}
 ^
main.cpp:5:59: note: to match this '{'
void mlp_dance3(stream_type& S_AXIS, stream_type& M_AXIS) {
                                                          ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 888.195 ; gain = 792.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 888.195 ; gain = 792.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 888.195 ; gain = 792.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:139) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 888.195 ; gain = 792.215
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3' (main.cpp:19) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3_pos' (main.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buffer_3' (main.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int' (main.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int' (main.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_3' (main.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_3_pos' (main.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_3' (main.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:139) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 888.195 ; gain = 792.215
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:39:3) in function 'mlp_dance3' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:39:3) in function 'mlp_dance3' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate.1' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate' to 'calculate.1.1' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:43:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:49:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:55:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:61:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:65:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:69:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:73:5)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0_pos' (main.cpp:84:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1_pos' (main.cpp:90:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2_pos' (main.cpp:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3_pos' (main.cpp:102:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0_pos' (main.cpp:106:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1_pos' (main.cpp:110:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2_pos' (main.cpp:114:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:131:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:139:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:144:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:149:19)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:175:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:180:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:185:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 888.195 ; gain = 792.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.036 seconds; current allocated memory: 135.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.616 seconds; current allocated memory: 141.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.83 seconds; current allocated memory: 142.558 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 143.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_33', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.838 seconds; current allocated memory: 145.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 146.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer0_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer1_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer2_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer3_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 141.
INFO: [SCHED 204-61] Pipelining loop 'layer0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 141.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.691 seconds; current allocated memory: 152.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.334 seconds; current allocated memory: 180.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_dance3_fadd_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_dance3_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 2.168 seconds; current allocated memory: 188.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 5.193 seconds; current allocated memory: 203.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 1.577 seconds; current allocated memory: 209.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_1' to 'mlp_dance3_weighteOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_2' to 'mlp_dance3_weightfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_3' to 'mlp_dance3_weightg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0_pos' to 'mlp_dance3_weighthbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_1_pos' to 'mlp_dance3_weightibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_2_pos' to 'mlp_dance3_weightjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_3_pos' to 'mlp_dance3_weightkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_bias_0_pos' to 'mlp_dance3_bias_0lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_bias_1_pos' to 'mlp_dance3_bias_1mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_bias_2_pos' to 'mlp_dance3_bias_2ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fcmp_32ns_32ns_1_2_1' to 'mlp_dance3_fcmp_3ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_mux_32_32_1_1' to 'mlp_dance3_mux_32pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fcmp_3ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_mux_32pcA': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 2.557 seconds; current allocated memory: 225.961 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.93 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weighteOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_buffer_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 888.195 ; gain = 792.215
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 48.912 seconds; peak allocated memory: 225.961 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:34:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 887.230 ; gain = 791.227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 887.230 ; gain = 791.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 887.230 ; gain = 791.227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:165) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 887.230 ; gain = 791.227
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 512, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 512, 0>::calculate' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 512, 0>::calculate' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 512, 0>::calculate' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate.1' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate.1' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate.1' completely with a factor of 128.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3_pos' (main.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dot_2.a_int' (main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_2.b_int' (main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int' (main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int' (main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_3_pos' (main.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:165) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 887.230 ; gain = 791.227
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:47:3) in function 'mlp_dance3' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:47:3) in function 'mlp_dance3' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 512, 0>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate.1' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate' to 'calculate.1.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate.1' to 'calculate.1.2' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate' to 'calculate.2' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:51:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:63:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_4' (main.cpp:74:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:83:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:87:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:91:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_3' (main.cpp:95:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_4' (main.cpp:99:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_5' (main.cpp:103:5)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0_pos' (main.cpp:110:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1_pos' (main.cpp:116:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2_pos' (main.cpp:122:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3_pos' (main.cpp:128:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0_pos' (main.cpp:132:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1_pos' (main.cpp:136:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2_pos' (main.cpp:140:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:157:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:165:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:170:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:175:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3' (main.cpp:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_4' (main.cpp:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_5' (main.cpp:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:203:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:211:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:216:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:221:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3' (main.cpp:226:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 887.230 ; gain = 791.227
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.2' to 'calculate_2'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.2' to 'calculate_1_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.287 seconds; current allocated memory: 184.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.147 seconds; current allocated memory: 190.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_287', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.473 seconds; current allocated memory: 191.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 193.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_256', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.952 seconds; current allocated memory: 194.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 195.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_129', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.734 seconds; current allocated memory: 199.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.096 seconds; current allocated memory: 206.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 2056.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.16 seconds; current allocated memory: 223.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.278 seconds; current allocated memory: 267.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] -----------------------==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:34:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.090 ; gain = 791.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.090 ; gain = 791.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.090 ; gain = 791.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:165) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 887.090 ; gain = 791.086
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 512, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 512, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 512, 0>::calculate' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 512, 0>::calculate' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 512, 0>::calculate' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 512, 0>::calculate.1' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 512, 0>::calculate.1' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 512, 0>::calculate.1' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate.1' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate.1' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate.1' completely with a factor of 128.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3_pos' (main.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dot_2.a_int' (main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_2.b_int' (main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int' (main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int' (main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_3_pos' (main.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:165) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 887.090 ; gain = 791.086
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:47:3) in function 'mlp_dance3' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:47:3) in function 'mlp_dance3' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 512, 0>::calculate.1' to 'calculate.1' (./math_functions.h:19:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 512, 0>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate.1' to 'calculate.1.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate' to 'calculate.1.2' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate.1' to 'calculate.1.3' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate' to 'calculate.2' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:51:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:63:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_4' (main.cpp:74:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_5' (main.cpp:79:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:83:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:87:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:91:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_3' (main.cpp:95:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_4' (main.cpp:99:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_5' (main.cpp:103:5)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0_pos' (main.cpp:110:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1_pos' (main.cpp:116:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2_pos' (main.cpp:122:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3_pos' (main.cpp:128:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0_pos' (main.cpp:132:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1_pos' (main.cpp:136:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2_pos' (main.cpp:140:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:157:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:165:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:170:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:175:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3' (main.cpp:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_4' (main.cpp:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_5' (main.cpp:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:203:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:211:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:216:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:221:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3' (main.cpp:226:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 887.090 ; gain = 791.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.2' to 'calculate_2'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.2' to 'calculate_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.3' to 'calculate_1_3'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.263 seconds; current allocated memory: 210.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.784 seconds; current allocated memory: 217.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_287', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.011 seconds; current allocated memory: 218.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 219.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_256', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.114 seconds; current allocated memory: 220.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.708 seconds; current allocated memory: 222.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_129', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.904 seconds; current allocated memory: 226.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.702 seconds; current allocated memory: 232.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 2056.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.961 seconds; current allocated memory: 249.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 18.457 seconds; current allocated memory: 294.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_513', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 2056.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.349 seconds; current allocated memory: 311.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 18.469 seconds; current allocated memory: 356.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer0_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer1_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer2_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer3_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 142.
INFO: [SCHED 204-61] Pipelining loop 'layer0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 2063.
INFO: [SCHED 204-61] Pipelining loop 'layer2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 2063.
INFO: [SCHED 204-61] Pipelining loop 'layer3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 2062.
INFO: [SCHED 204-61] Pipelining loop 'layer4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 2062.
INFO: [SCHED 204-61] Pipelining loop 'layer5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 2061.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.276 seconds; current allocated memory: 387.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 84.452 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_dance3_fadd_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_dance3_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_2'.
INFO: [HLS 200-111]  Elapsed time: 17.139 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 6.435 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_2'.
INFO: [HLS 200-111]  Elapsed time: 1.927 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_3'.
INFO: [HLS 200-111]  Elapsed time: 2.225 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 10.239 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 28.55 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_1' to 'mlp_dance3_weighteOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_2' to 'mlp_dance3_weightfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_3' to 'mlp_dance3_weightg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_4' to 'mlp_dance3_weighthbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_5' to 'mlp_dance3_weightibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0_pos' to 'mlp_dance3_weightjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_1_pos' to 'mlp_dance3_weightkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_2_pos' to 'mlp_dance3_weightlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_3_pos' to 'mlp_dance3_weightmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_bias_0_pos' to 'mlp_dance3_bias_0ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_bias_1_pos' to 'mlp_dance3_bias_1ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_bias_2_pos' to 'mlp_dance3_bias_2pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fcmp_32ns_32ns_1_2_1' to 'mlp_dance3_fcmp_3qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_mux_32_32_1_1' to 'mlp_dance3_mux_32rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fcmp_3qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_mux_32rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 39.5 seconds; current allocated memory: 1.332 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.93 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weighteOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_5_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightmb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_buffer_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:47 ; elapsed = 00:07:07 . Memory (MB): peak = 1643.527 ; gain = 1547.523
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 427.838 seconds; peak allocated memory: 1.332 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:34:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.438 ; gain = 791.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.438 ; gain = 791.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.438 ; gain = 791.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:165) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 887.438 ; gain = 791.391
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 512, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 512, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 512, 0>::calculate' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 512, 0>::calculate' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 512, 0>::calculate' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 512, 0>::calculate.1' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 512, 0>::calculate.1' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 512, 0>::calculate.1' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate.1' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate.1' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate.1' completely with a factor of 128.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3_pos' (main.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dot_2.a_int' (main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_2.b_int' (main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int' (main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int' (main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_3_pos' (main.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:165) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 887.438 ; gain = 791.391
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:47:3) in function 'mlp_dance3' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:47:3) in function 'mlp_dance3' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 512, 0>::calculate.1' to 'calculate.1' (./math_functions.h:19:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 512, 0>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate.1' to 'calculate.1.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate' to 'calculate.1.2' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate.1' to 'calculate.1.3' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate' to 'calculate.2' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:51:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:63:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_4' (main.cpp:74:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_5' (main.cpp:79:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:83:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:87:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:91:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_3' (main.cpp:95:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_4' (main.cpp:99:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_5' (main.cpp:103:5)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0_pos' (main.cpp:110:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1_pos' (main.cpp:116:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2_pos' (main.cpp:122:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3_pos' (main.cpp:128:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0_pos' (main.cpp:132:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1_pos' (main.cpp:136:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2_pos' (main.cpp:140:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:157:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:165:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:170:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:175:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3' (main.cpp:180:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_4' (main.cpp:185:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_5' (main.cpp:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:203:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:211:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:216:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:221:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3' (main.cpp:226:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 887.438 ; gain = 791.391
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.2' to 'calculate_2'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.2' to 'calculate_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.3' to 'calculate_1_3'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.85 seconds; current allocated memory: 211.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.792 seconds; current allocated memory: 217.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_287', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.976 seconds; current allocated memory: 219.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.883 seconds; current allocated memory: 220.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_256', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.162 seconds; current allocated memory: 221.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.689 seconds; current allocated memory: 223.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_129', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.886 seconds; current allocated memory: 227.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.633 seconds; current allocated memory: 233.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 2056.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.766 seconds; current allocated memory: 250.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 18.846 seconds; current allocated memory: 294.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_513', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 2056.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.257 seconds; current allocated memory: 312.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 18.768 seconds; current allocated memory: 357.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer0_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer1_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer2_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer3_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 142.
INFO: [SCHED 204-61] Pipelining loop 'layer0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 2063.
INFO: [SCHED 204-61] Pipelining loop 'layer2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 2063.
INFO: [SCHED 204-61] Pipelining loop 'layer3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 2063.
INFO: [SCHED 204-61] Pipelining loop 'layer4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 2063.
INFO: [SCHED 204-61] Pipelining loop 'layer5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 2061.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.04 seconds; current allocated memory: 388.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 83.821 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_dance3_fadd_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_dance3_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_2'.
INFO: [HLS 200-111]  Elapsed time: 18.001 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 6.177 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_2'.
INFO: [HLS 200-111]  Elapsed time: 1.988 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_3'.
INFO: [HLS 200-111]  Elapsed time: 2.584 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 9.786 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 28.361 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_1' to 'mlp_dance3_weighteOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_2' to 'mlp_dance3_weightfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_3' to 'mlp_dance3_weightg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_4' to 'mlp_dance3_weighthbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_5' to 'mlp_dance3_weightibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0_pos' to 'mlp_dance3_weightjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_1_pos' to 'mlp_dance3_weightkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_2_pos' to 'mlp_dance3_weightlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_3_pos' to 'mlp_dance3_weightmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_bias_0_pos' to 'mlp_dance3_bias_0ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_bias_1_pos' to 'mlp_dance3_bias_1ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_bias_2_pos' to 'mlp_dance3_bias_2pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fcmp_32ns_32ns_1_2_1' to 'mlp_dance3_fcmp_3qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_mux_32_32_1_1' to 'mlp_dance3_mux_32rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fcmp_3qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_mux_32rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 39.712 seconds; current allocated memory: 1.333 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.93 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weighteOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_5_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightmb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_buffer_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:47 ; elapsed = 00:07:08 . Memory (MB): peak = 1645.117 ; gain = 1549.070
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 428.441 seconds; peak allocated memory: 1.333 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:34:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 887.074 ; gain = 791.070
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 887.074 ; gain = 791.070
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 887.074 ; gain = 791.070
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:165) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 887.074 ; gain = 791.070
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 256, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 256, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 256, 0>::calculate' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 256, 0>::calculate' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 256, 0>::calculate' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 256, 0>::calculate.1' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 256, 0>::calculate.1' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 256, 0>::calculate.1' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate.1' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate.1' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate.1' completely with a factor of 128.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3_pos' (main.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dot_2.a_int' (main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_2.b_int' (main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int' (main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int' (main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_3_pos' (main.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:165) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 887.074 ; gain = 791.070
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:47:3) in function 'mlp_dance3' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:47:3) in function 'mlp_dance3' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate.1' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 256, 0>::calculate.1' to 'calculate.1.1' (./math_functions.h:19:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 256, 0>::calculate' to 'calculate.1.2' (./math_functions.h:19:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate.1' to 'calculate.1.3' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate' to 'calculate.2' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:51:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:63:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_4' (main.cpp:74:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_5' (main.cpp:79:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:83:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:87:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:91:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_3' (main.cpp:95:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_4' (main.cpp:99:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_5' (main.cpp:103:5)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0_pos' (main.cpp:110:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1_pos' (main.cpp:116:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2_pos' (main.cpp:122:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3_pos' (main.cpp:128:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0_pos' (main.cpp:132:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1_pos' (main.cpp:136:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2_pos' (main.cpp:140:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:157:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:165:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:170:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:175:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3' (main.cpp:180:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_4' (main.cpp:185:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_5' (main.cpp:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:203:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:211:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:216:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:221:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3' (main.cpp:226:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 887.074 ; gain = 791.070
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.2' to 'calculate_2'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.3' to 'calculate_1_3'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.2' to 'calculate_1_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.021 seconds; current allocated memory: 189.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.101 seconds; current allocated memory: 195.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.324 seconds; current allocated memory: 196.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 197.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_33', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.101 seconds; current allocated memory: 199.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 200.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_129', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.777 seconds; current allocated memory: 204.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.254 seconds; current allocated memory: 210.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_64', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 1032.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.23 seconds; current allocated memory: 219.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.834 seconds; current allocated memory: 234.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_256', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 1032.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.571 seconds; current allocated memory: 243.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.122 seconds; current allocated memory: 259.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer0_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer1_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer2_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer3_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 142.
INFO: [SCHED 204-61] Pipelining loop 'layer0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 1039.
INFO: [SCHED 204-61] Pipelining loop 'layer2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 1039.
INFO: [SCHED 204-61] Pipelining loop 'layer3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 1039.
INFO: [SCHED 204-61] Pipelining loop 'layer4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 1039.
INFO: [SCHED 204-61] Pipelining loop 'layer5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 1037.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.188 seconds; current allocated memory: 277.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 28.698 seconds; current allocated memory: 512.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_dance3_fadd_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_dance3_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_2'.
INFO: [HLS 200-111]  Elapsed time: 8.239 seconds; current allocated memory: 520.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 6.109 seconds; current allocated memory: 535.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 1.751 seconds; current allocated memory: 541.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_3'.
INFO: [HLS 200-111]  Elapsed time: 2.033 seconds; current allocated memory: 551.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 7.065 seconds; current allocated memory: 580.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_2'.
INFO: [HLS 200-111]  Elapsed time: 12.285 seconds; current allocated memory: 620.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_1' to 'mlp_dance3_weighteOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_2' to 'mlp_dance3_weightfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_3' to 'mlp_dance3_weightg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_4' to 'mlp_dance3_weighthbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_5' to 'mlp_dance3_weightibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0_pos' to 'mlp_dance3_weightjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_1_pos' to 'mlp_dance3_weightkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_2_pos' to 'mlp_dance3_weightlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_3_pos' to 'mlp_dance3_weightmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_bias_0_pos' to 'mlp_dance3_bias_0ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_bias_1_pos' to 'mlp_dance3_bias_1ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_bias_2_pos' to 'mlp_dance3_bias_2pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fcmp_32ns_32ns_1_2_1' to 'mlp_dance3_fcmp_3qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_mux_32_32_1_1' to 'mlp_dance3_mux_32rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fcmp_3qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_mux_32rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 16.237 seconds; current allocated memory: 684.828 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.93 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weighteOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_5_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightmb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_buffer_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:07 ; elapsed = 00:03:01 . Memory (MB): peak = 887.074 ; gain = 791.070
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 181.731 seconds; peak allocated memory: 684.828 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:34:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 886.840 ; gain = 816.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 886.840 ; gain = 816.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 886.840 ; gain = 816.145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:165) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 886.840 ; gain = 816.145
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 256, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 256, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 256, 0>::calculate.126' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 256, 0>::calculate.1' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 256, 0>::calculate.1' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 256, 0>::calculate.1' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 256, 0>::calculate' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 256, 0>::calculate' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 256, 0>::calculate' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 256, 0>::calculate.126' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 256, 0>::calculate.126' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 256, 0>::calculate.126' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate.1' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate.1' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate.1' completely with a factor of 128.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3_pos' (main.cpp:31) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dot_2.a_int' (main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_2.b_int' (main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int' (main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int' (main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_3_pos' (main.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:165) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 886.840 ; gain = 816.145
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:47:3) in function 'mlp_dance3' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:47:3) in function 'mlp_dance3' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate.1' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 256, 0>::calculate.126' to 'calculate.126' (./math_functions.h:19:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 256, 0>::calculate.1' to 'calculate.1.1' (./math_functions.h:19:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 256, 0>::calculate' to 'calculate.1.2' (./math_functions.h:19:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate.1' to 'calculate.1.3' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate' to 'calculate.2' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:51:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:63:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_4' (main.cpp:74:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_5' (main.cpp:79:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:83:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:87:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:91:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_3' (main.cpp:95:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_4' (main.cpp:99:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_5' (main.cpp:103:5)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0_pos' (main.cpp:110:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1_pos' (main.cpp:116:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2_pos' (main.cpp:122:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3_pos' (main.cpp:128:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0_pos' (main.cpp:132:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1_pos' (main.cpp:136:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2_pos' (main.cpp:140:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:157:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:165:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:170:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:175:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3' (main.cpp:180:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_4' (main.cpp:185:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_5' (main.cpp:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:203:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:211:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:216:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:221:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3' (main.cpp:226:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 886.840 ; gain = 816.145
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.2' to 'calculate_2'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.3' to 'calculate_1_3'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.126' to 'calculate_126'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.2' to 'calculate_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.182 seconds; current allocated memory: 207.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.345 seconds; current allocated memory: 213.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.676 seconds; current allocated memory: 214.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.679 seconds; current allocated memory: 215.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_33', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.078 seconds; current allocated memory: 217.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 218.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_3' 
INFO: [HLS 200-10] ----------------------------------------==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:32:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.242 ; gain = 791.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.242 ; gain = 791.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 887.242 ; gain = 791.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:153) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 887.242 ; gain = 791.195
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 32, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 128, 0>::calculate.2' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 32, 0>::calculate.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate.1' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate.1' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate.1' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 128, 0>::calculate.2' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 128, 0>::calculate.2' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 128, 0>::calculate.2' completely with a factor of 128.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_3_pos' (main.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dot_2.a_int' (main.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_2.b_int' (main.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int' (main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int' (main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_3_pos' (main.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp_dance3' (main.cpp:153) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 887.242 ; gain = 791.195
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:44:3) in function 'mlp_dance3' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:44:3) in function 'mlp_dance3' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate.1' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 32, 0>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate.2' to 'calculate.2' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate.1' to 'calculate.1.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 128, 0>::calculate' to 'calculate.1.2' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:48:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:54:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:60:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:66:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_4' (main.cpp:71:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:75:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:79:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:83:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_3' (main.cpp:87:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_4' (main.cpp:91:5)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0_pos' (main.cpp:98:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1_pos' (main.cpp:104:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2_pos' (main.cpp:110:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3_pos' (main.cpp:116:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0_pos' (main.cpp:120:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1_pos' (main.cpp:124:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2_pos' (main.cpp:128:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:145:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:153:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:158:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:163:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3' (main.cpp:168:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_4' (main.cpp:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:194:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:199:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:204:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3' (main.cpp:209:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 887.242 ; gain = 791.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_dance3' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.2' to 'calculate_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.2' to 'calculate_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_129', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.633 seconds; current allocated memory: 164.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.936 seconds; current allocated memory: 170.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.078 seconds; current allocated memory: 171.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 172.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_33', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 174.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 175.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_191', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.682 seconds; current allocated memory: 179.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.858 seconds; current allocated memory: 185.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 520.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.181 seconds; current allocated memory: 190.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.89 seconds; current allocated memory: 196.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer0_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer1_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer2_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 143.
INFO: [SCHED 204-61] Pipelining loop 'layer3_pos'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 142.
INFO: [SCHED 204-61] Pipelining loop 'layer0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 527.
INFO: [SCHED 204-61] Pipelining loop 'layer4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 525.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.978 seconds; current allocated memory: 206.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.843 seconds; current allocated memory: 284.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_dance3_fadd_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_dance3_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_2'.
INFO: [HLS 200-111]  Elapsed time: 3.87 seconds; current allocated memory: 292.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 5.544 seconds; current allocated memory: 307.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 1.634 seconds; current allocated memory: 312.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 1.983 seconds; current allocated memory: 323.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_2'.
INFO: [HLS 200-111]  Elapsed time: 5.957 seconds; current allocated memory: 343.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_dance3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_dance3/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_dance3' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0' to 'mlp_dance3_weightdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_1' to 'mlp_dance3_weighteOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_2' to 'mlp_dance3_weightfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_3' to 'mlp_dance3_weightg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_4' to 'mlp_dance3_weighthbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_0_pos' to 'mlp_dance3_weightibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_1_pos' to 'mlp_dance3_weightjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_2_pos' to 'mlp_dance3_weightkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_weights_3_pos' to 'mlp_dance3_weightlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_bias_0_pos' to 'mlp_dance3_bias_0mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_bias_1_pos' to 'mlp_dance3_bias_1ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_bias_2_pos' to 'mlp_dance3_bias_2ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_fcmp_32ns_32ns_1_2_1' to 'mlp_dance3_fcmp_3pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_dance3_mux_32_32_1_1' to 'mlp_dance3_mux_32qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_fcmp_3pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_dance3_mux_32qcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_dance3'.
INFO: [HLS 200-111]  Elapsed time: 7.35 seconds; current allocated memory: 377.162 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.93 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weighthbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_4_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_weightlbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dance3_bias_0mb6_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:01:30 . Memory (MB): peak = 887.242 ; gain = 791.195
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_dance3.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_dance3.
INFO: [HLS 200-112] Total elapsed time: 90.504 seconds; peak allocated memory: 377.162 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
