<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: SCB Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__cm__scb__registers.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">SCB Registers<div class="ingroups"><a class="el" href="group__CM3__defines.html">CM3 Defines</a> &raquo; <a class="el" href="group__cm__scb.html">Cortex-M System Control Block</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for SCB Registers:</div>
<div class="dyncontent">
<div class="center"><img src="group__cm__scb__registers.png" border="0" usemap="#agroup____cm____scb____registers" alt=""/></div>
<map name="agroup____cm____scb____registers" id="agroup____cm____scb____registers">
<area shape="rect" href="group__cm__scb.html" title="The System Control Block is a section of the System Control Space." alt="" coords="5,5,192,45"/>
<area shape="rect" title=" " alt="" coords="240,13,353,38"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gad6f841a4188701c78b4fbefc4dcd1cb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gad6f841a4188701c78b4fbefc4dcd1cb6">SCB_CPUID</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x00)</td></tr>
<tr class="memdesc:gad6f841a4188701c78b4fbefc4dcd1cb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID: CPUID base register.  <a href="group__cm__scb__registers.html#gad6f841a4188701c78b4fbefc4dcd1cb6">More...</a><br /></td></tr>
<tr class="separator:gad6f841a4188701c78b4fbefc4dcd1cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f8564488243827944de74c4db24b732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga7f8564488243827944de74c4db24b732">SCB_ICSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x04)</td></tr>
<tr class="memdesc:ga7f8564488243827944de74c4db24b732"><td class="mdescLeft">&#160;</td><td class="mdescRight">ICSR: Interrupt Control State Register.  <a href="group__cm__scb__registers.html#ga7f8564488243827944de74c4db24b732">More...</a><br /></td></tr>
<tr class="separator:ga7f8564488243827944de74c4db24b732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b62b78bccb6fe6afabe8f4969f58908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga4b62b78bccb6fe6afabe8f4969f58908">SCB_VTOR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x08)</td></tr>
<tr class="memdesc:ga4b62b78bccb6fe6afabe8f4969f58908"><td class="mdescLeft">&#160;</td><td class="mdescRight">VTOR: Vector Table Offset Register.  <a href="group__cm__scb__registers.html#ga4b62b78bccb6fe6afabe8f4969f58908">More...</a><br /></td></tr>
<tr class="separator:ga4b62b78bccb6fe6afabe8f4969f58908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb55c4d149b907fe569a1d8bb31cade1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gafb55c4d149b907fe569a1d8bb31cade1">SCB_AIRCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x0C)</td></tr>
<tr class="memdesc:gafb55c4d149b907fe569a1d8bb31cade1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AIRCR: Application Interrupt and Reset Control Register.  <a href="group__cm__scb__registers.html#gafb55c4d149b907fe569a1d8bb31cade1">More...</a><br /></td></tr>
<tr class="separator:gafb55c4d149b907fe569a1d8bb31cade1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga046351cf4159d1e8953730326c31ec5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga046351cf4159d1e8953730326c31ec5c">SCB_SCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x10)</td></tr>
<tr class="memdesc:ga046351cf4159d1e8953730326c31ec5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCR: System Control Register.  <a href="group__cm__scb__registers.html#ga046351cf4159d1e8953730326c31ec5c">More...</a><br /></td></tr>
<tr class="separator:ga046351cf4159d1e8953730326c31ec5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899566f16668d16cc5f7c7a1e9025bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga899566f16668d16cc5f7c7a1e9025bdd">SCB_CCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x14)</td></tr>
<tr class="memdesc:ga899566f16668d16cc5f7c7a1e9025bdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCR: Configuration Control Register.  <a href="group__cm__scb__registers.html#ga899566f16668d16cc5f7c7a1e9025bdd">More...</a><br /></td></tr>
<tr class="separator:ga899566f16668d16cc5f7c7a1e9025bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39aec065bae38bee84f8d4a5c8a78eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga39aec065bae38bee84f8d4a5c8a78eb9">SCB_SHPR</a>(ipr_id)&#160;&#160;&#160;<a class="el" href="common_8h.html#a90fa73df23b66cce82b8633dd05e2b02">MMIO8</a>(<a class="el" href="cm3_2memorymap_8h.html#a3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</a> + 0xD18 + (ipr_id))</td></tr>
<tr class="memdesc:ga39aec065bae38bee84f8d4a5c8a78eb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Handler Priority 8 bits Registers, SHPR1/2/3.  <a href="group__cm__scb__registers.html#ga39aec065bae38bee84f8d4a5c8a78eb9">More...</a><br /></td></tr>
<tr class="separator:ga39aec065bae38bee84f8d4a5c8a78eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f70fc0cb709999835d54fb1a8d4112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga00f70fc0cb709999835d54fb1a8d4112">SCB_SHCSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x24)</td></tr>
<tr class="memdesc:ga00f70fc0cb709999835d54fb1a8d4112"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHCSR: System Handler Control and State Register.  <a href="group__cm__scb__registers.html#ga00f70fc0cb709999835d54fb1a8d4112">More...</a><br /></td></tr>
<tr class="separator:ga00f70fc0cb709999835d54fb1a8d4112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a7746f39eaa9eb3cd867d1dc327c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gae3a7746f39eaa9eb3cd867d1dc327c8b">SCB_DFSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x30)</td></tr>
<tr class="memdesc:gae3a7746f39eaa9eb3cd867d1dc327c8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DFSR: Debug Fault Status Register.  <a href="group__cm__scb__registers.html#gae3a7746f39eaa9eb3cd867d1dc327c8b">More...</a><br /></td></tr>
<tr class="separator:gae3a7746f39eaa9eb3cd867d1dc327c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de697fb8d981532e8c91feca864ff42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga9de697fb8d981532e8c91feca864ff42">SCB_CFSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x28)</td></tr>
<tr class="memdesc:ga9de697fb8d981532e8c91feca864ff42"><td class="mdescLeft">&#160;</td><td class="mdescRight">CFSR: Configurable Fault Status Registers.  <a href="group__cm__scb__registers.html#ga9de697fb8d981532e8c91feca864ff42">More...</a><br /></td></tr>
<tr class="separator:ga9de697fb8d981532e8c91feca864ff42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8ffd3e54cbb7642101d979bd91cfa25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gaf8ffd3e54cbb7642101d979bd91cfa25">SCB_HFSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x2C)</td></tr>
<tr class="memdesc:gaf8ffd3e54cbb7642101d979bd91cfa25"><td class="mdescLeft">&#160;</td><td class="mdescRight">HFSR: Hard Fault Status Register.  <a href="group__cm__scb__registers.html#gaf8ffd3e54cbb7642101d979bd91cfa25">More...</a><br /></td></tr>
<tr class="separator:gaf8ffd3e54cbb7642101d979bd91cfa25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fc21962567cb3e1c6ac552ed3068091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga1fc21962567cb3e1c6ac552ed3068091">SCB_MMFAR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x34)</td></tr>
<tr class="memdesc:ga1fc21962567cb3e1c6ac552ed3068091"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMFAR: Memory Manage Fault Address Register.  <a href="group__cm__scb__registers.html#ga1fc21962567cb3e1c6ac552ed3068091">More...</a><br /></td></tr>
<tr class="separator:ga1fc21962567cb3e1c6ac552ed3068091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee532e1c3e3c27881a564b9a63f036cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gaee532e1c3e3c27881a564b9a63f036cd">SCB_BFAR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x38)</td></tr>
<tr class="memdesc:gaee532e1c3e3c27881a564b9a63f036cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">BFAR: Bus Fault Address Register.  <a href="group__cm__scb__registers.html#gaee532e1c3e3c27881a564b9a63f036cd">More...</a><br /></td></tr>
<tr class="separator:gaee532e1c3e3c27881a564b9a63f036cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a8b546ae510f0d470908e8ac913d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga16a8b546ae510f0d470908e8ac913d11">SCB_AFSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x3C)</td></tr>
<tr class="memdesc:ga16a8b546ae510f0d470908e8ac913d11"><td class="mdescLeft">&#160;</td><td class="mdescRight">AFSR: Auxiliary Fault Status Register.  <a href="group__cm__scb__registers.html#ga16a8b546ae510f0d470908e8ac913d11">More...</a><br /></td></tr>
<tr class="separator:ga16a8b546ae510f0d470908e8ac913d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4aec31c81c4cf59816234474d53968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gabb4aec31c81c4cf59816234474d53968">SCB_ID_PFR0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x40)</td></tr>
<tr class="memdesc:gabb4aec31c81c4cf59816234474d53968"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID_PFR0: Processor Feature Register 0.  <a href="group__cm__scb__registers.html#gabb4aec31c81c4cf59816234474d53968">More...</a><br /></td></tr>
<tr class="separator:gabb4aec31c81c4cf59816234474d53968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652d3678bfc3624b12fc9ab337f9e92f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga652d3678bfc3624b12fc9ab337f9e92f">SCB_ID_PFR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x44)</td></tr>
<tr class="memdesc:ga652d3678bfc3624b12fc9ab337f9e92f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID_PFR1: Processor Feature Register 1.  <a href="group__cm__scb__registers.html#ga652d3678bfc3624b12fc9ab337f9e92f">More...</a><br /></td></tr>
<tr class="separator:ga652d3678bfc3624b12fc9ab337f9e92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f746e1941325f6f13bf7f24bec4385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gae3f746e1941325f6f13bf7f24bec4385">SCB_ID_DFR0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x48)</td></tr>
<tr class="memdesc:gae3f746e1941325f6f13bf7f24bec4385"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID_DFR0: Debug Features Register 0.  <a href="group__cm__scb__registers.html#gae3f746e1941325f6f13bf7f24bec4385">More...</a><br /></td></tr>
<tr class="separator:gae3f746e1941325f6f13bf7f24bec4385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacd68a9742968aab66b9e5f56bfccc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gacacd68a9742968aab66b9e5f56bfccc9">SCB_ID_AFR0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x4C)</td></tr>
<tr class="memdesc:gacacd68a9742968aab66b9e5f56bfccc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID_AFR0: Auxiliary Features Register 0.  <a href="group__cm__scb__registers.html#gacacd68a9742968aab66b9e5f56bfccc9">More...</a><br /></td></tr>
<tr class="separator:gacacd68a9742968aab66b9e5f56bfccc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b3332030fbc2e6c6964dbdd036bc471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga6b3332030fbc2e6c6964dbdd036bc471">SCB_ID_MMFR0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x50)</td></tr>
<tr class="memdesc:ga6b3332030fbc2e6c6964dbdd036bc471"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID_MMFR0: Memory Model Feature Register 0.  <a href="group__cm__scb__registers.html#ga6b3332030fbc2e6c6964dbdd036bc471">More...</a><br /></td></tr>
<tr class="separator:ga6b3332030fbc2e6c6964dbdd036bc471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47e8fa15a89654c071655c53ba9edccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga47e8fa15a89654c071655c53ba9edccf">SCB_ID_MMFR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x54)</td></tr>
<tr class="memdesc:ga47e8fa15a89654c071655c53ba9edccf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID_MMFR1: Memory Model Feature Register 1.  <a href="group__cm__scb__registers.html#ga47e8fa15a89654c071655c53ba9edccf">More...</a><br /></td></tr>
<tr class="separator:ga47e8fa15a89654c071655c53ba9edccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1280e7c5ca39d74ed2277ff76dcd86c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga1280e7c5ca39d74ed2277ff76dcd86c7">SCB_ID_MMFR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x58)</td></tr>
<tr class="memdesc:ga1280e7c5ca39d74ed2277ff76dcd86c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID_MMFR2: Memory Model Feature Register 2.  <a href="group__cm__scb__registers.html#ga1280e7c5ca39d74ed2277ff76dcd86c7">More...</a><br /></td></tr>
<tr class="separator:ga1280e7c5ca39d74ed2277ff76dcd86c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadacaf281d1916e7a14c8834f17df8144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gadacaf281d1916e7a14c8834f17df8144">SCB_ID_MMFR3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x5C)</td></tr>
<tr class="memdesc:gadacaf281d1916e7a14c8834f17df8144"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID_MMFR3: Memory Model Feature Register 3.  <a href="group__cm__scb__registers.html#gadacaf281d1916e7a14c8834f17df8144">More...</a><br /></td></tr>
<tr class="separator:gadacaf281d1916e7a14c8834f17df8144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd96a022649feaff74655986cbe594e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gabd96a022649feaff74655986cbe594e3">SCB_ID_ISAR0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x60)</td></tr>
<tr class="memdesc:gabd96a022649feaff74655986cbe594e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID_ISAR0: Instruction Set Attributes Register 0.  <a href="group__cm__scb__registers.html#gabd96a022649feaff74655986cbe594e3">More...</a><br /></td></tr>
<tr class="separator:gabd96a022649feaff74655986cbe594e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ddd913cbe2d5db7031a2d878c863aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga2ddd913cbe2d5db7031a2d878c863aa3">SCB_ID_ISAR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x64)</td></tr>
<tr class="memdesc:ga2ddd913cbe2d5db7031a2d878c863aa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID_ISAR1: Instruction Set Attributes Register 1.  <a href="group__cm__scb__registers.html#ga2ddd913cbe2d5db7031a2d878c863aa3">More...</a><br /></td></tr>
<tr class="separator:ga2ddd913cbe2d5db7031a2d878c863aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc5bda8d0a598d6dc3e61005ee5bcf71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gafc5bda8d0a598d6dc3e61005ee5bcf71">SCB_ID_ISAR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x68)</td></tr>
<tr class="memdesc:gafc5bda8d0a598d6dc3e61005ee5bcf71"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID_ISAR2: Instruction Set Attributes Register 2.  <a href="group__cm__scb__registers.html#gafc5bda8d0a598d6dc3e61005ee5bcf71">More...</a><br /></td></tr>
<tr class="separator:gafc5bda8d0a598d6dc3e61005ee5bcf71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62d56983c5aa659e5793906385aa5dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga62d56983c5aa659e5793906385aa5dc1">SCB_ID_ISAR3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x6C)</td></tr>
<tr class="memdesc:ga62d56983c5aa659e5793906385aa5dc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID_ISAR3: Instruction Set Attributes Register 3.  <a href="group__cm__scb__registers.html#ga62d56983c5aa659e5793906385aa5dc1">More...</a><br /></td></tr>
<tr class="separator:ga62d56983c5aa659e5793906385aa5dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa554ed9c5bdac5f237f9005a9973eaaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gaa554ed9c5bdac5f237f9005a9973eaaa">SCB_ID_ISAR4</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x70)</td></tr>
<tr class="memdesc:gaa554ed9c5bdac5f237f9005a9973eaaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID_ISAR4: Instruction Set Attributes Register 4.  <a href="group__cm__scb__registers.html#gaa554ed9c5bdac5f237f9005a9973eaaa">More...</a><br /></td></tr>
<tr class="separator:gaa554ed9c5bdac5f237f9005a9973eaaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1677b86fc9699414925aeca46baac9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gaa1677b86fc9699414925aeca46baac9a">SCB_CPACR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x88)</td></tr>
<tr class="memdesc:gaa1677b86fc9699414925aeca46baac9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPACR: Coprocessor Access Control Register.  <a href="group__cm__scb__registers.html#gaa1677b86fc9699414925aeca46baac9a">More...</a><br /></td></tr>
<tr class="separator:gaa1677b86fc9699414925aeca46baac9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dedfeb9f0d103f0770bfaee423b9b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga2dedfeb9f0d103f0770bfaee423b9b17">SCB_FPCCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x234)</td></tr>
<tr class="memdesc:ga2dedfeb9f0d103f0770bfaee423b9b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCCR: Floating-Point Context Control Register.  <a href="group__cm__scb__registers.html#ga2dedfeb9f0d103f0770bfaee423b9b17">More...</a><br /></td></tr>
<tr class="separator:ga2dedfeb9f0d103f0770bfaee423b9b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8ddf0d9521ba02283056c087b7dd1c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gaf8ddf0d9521ba02283056c087b7dd1c1">SCB_FPCAR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x238)</td></tr>
<tr class="memdesc:gaf8ddf0d9521ba02283056c087b7dd1c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPCAR: Floating-Point Context Address Register.  <a href="group__cm__scb__registers.html#gaf8ddf0d9521ba02283056c087b7dd1c1">More...</a><br /></td></tr>
<tr class="separator:gaf8ddf0d9521ba02283056c087b7dd1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad454e6232fc0e7a89ef4567bd42c8245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gad454e6232fc0e7a89ef4567bd42c8245">SCB_FPDSCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x23C)</td></tr>
<tr class="memdesc:gad454e6232fc0e7a89ef4567bd42c8245"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPDSCR: Floating-Point Default Status Control Register.  <a href="group__cm__scb__registers.html#gad454e6232fc0e7a89ef4567bd42c8245">More...</a><br /></td></tr>
<tr class="separator:gad454e6232fc0e7a89ef4567bd42c8245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55624b15ac26d61540ea481260128205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga55624b15ac26d61540ea481260128205">SCB_MVFR0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x240)</td></tr>
<tr class="memdesc:ga55624b15ac26d61540ea481260128205"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR0: Media and Floating-Point Feature Register 0.  <a href="group__cm__scb__registers.html#ga55624b15ac26d61540ea481260128205">More...</a><br /></td></tr>
<tr class="separator:ga55624b15ac26d61540ea481260128205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a64f9f08aae0d6995d741ce8211a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga65a64f9f08aae0d6995d741ce8211a85">SCB_MVFR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x244)</td></tr>
<tr class="memdesc:ga65a64f9f08aae0d6995d741ce8211a85"><td class="mdescLeft">&#160;</td><td class="mdescRight">MVFR1: Media and Floating-Point Feature Register 1.  <a href="group__cm__scb__registers.html#ga65a64f9f08aae0d6995d741ce8211a85">More...</a><br /></td></tr>
<tr class="separator:ga65a64f9f08aae0d6995d741ce8211a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe754438a0eddc78e386188e946f3862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gabe754438a0eddc78e386188e946f3862">SCB_CLIDR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x78)</td></tr>
<tr class="memdesc:gabe754438a0eddc78e386188e946f3862"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLIDR: Cache Level ID Register.  <a href="group__cm__scb__registers.html#gabe754438a0eddc78e386188e946f3862">More...</a><br /></td></tr>
<tr class="separator:gabe754438a0eddc78e386188e946f3862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d25dc5e2bbbc2fd9f4f7568a343990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga57d25dc5e2bbbc2fd9f4f7568a343990">SCB_CTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x7C)</td></tr>
<tr class="memdesc:ga57d25dc5e2bbbc2fd9f4f7568a343990"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTR: Cache Type Register.  <a href="group__cm__scb__registers.html#ga57d25dc5e2bbbc2fd9f4f7568a343990">More...</a><br /></td></tr>
<tr class="separator:ga57d25dc5e2bbbc2fd9f4f7568a343990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7dcd292d07ab6d0ddc3805dbf87ecea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gaf7dcd292d07ab6d0ddc3805dbf87ecea">SCB_CCSIDR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x80)</td></tr>
<tr class="memdesc:gaf7dcd292d07ab6d0ddc3805dbf87ecea"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCSIDR: Cache Size ID Registers.  <a href="group__cm__scb__registers.html#gaf7dcd292d07ab6d0ddc3805dbf87ecea">More...</a><br /></td></tr>
<tr class="separator:gaf7dcd292d07ab6d0ddc3805dbf87ecea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc7a95eb57b981ad47885cee3ed1faa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gacbc7a95eb57b981ad47885cee3ed1faa">SCB_CCSELR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x84)</td></tr>
<tr class="memdesc:gacbc7a95eb57b981ad47885cee3ed1faa"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSSELR: Cache Size Selection Register.  <a href="group__cm__scb__registers.html#gacbc7a95eb57b981ad47885cee3ed1faa">More...</a><br /></td></tr>
<tr class="separator:gacbc7a95eb57b981ad47885cee3ed1faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14db1cab4327c1552a14349905a7f07d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga14db1cab4327c1552a14349905a7f07d">SCB_ICIALLU</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x250)</td></tr>
<tr class="memdesc:ga14db1cab4327c1552a14349905a7f07d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ICIALLU: I-cache invalidate all to Point of Unification.  <a href="group__cm__scb__registers.html#ga14db1cab4327c1552a14349905a7f07d">More...</a><br /></td></tr>
<tr class="separator:ga14db1cab4327c1552a14349905a7f07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada81d40f2ba1f7f37d3209a2f63d07aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gada81d40f2ba1f7f37d3209a2f63d07aa">SCB_ICIMVAU</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x258)</td></tr>
<tr class="memdesc:gada81d40f2ba1f7f37d3209a2f63d07aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">ICIMVAU: I-cache invalidate by MVA to Point of Unification.  <a href="group__cm__scb__registers.html#gada81d40f2ba1f7f37d3209a2f63d07aa">More...</a><br /></td></tr>
<tr class="separator:gada81d40f2ba1f7f37d3209a2f63d07aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea208d49cb049fa9eb5895d82e1b5707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gaea208d49cb049fa9eb5895d82e1b5707">SCB_DCIMVAC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x25C)</td></tr>
<tr class="memdesc:gaea208d49cb049fa9eb5895d82e1b5707"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCIMVAC: D-cache invalidate by MVA to Point of Coherency.  <a href="group__cm__scb__registers.html#gaea208d49cb049fa9eb5895d82e1b5707">More...</a><br /></td></tr>
<tr class="separator:gaea208d49cb049fa9eb5895d82e1b5707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga522aa6176313061b582593f8b4fa5a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga522aa6176313061b582593f8b4fa5a8d">SCB_DCISW</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x260)</td></tr>
<tr class="memdesc:ga522aa6176313061b582593f8b4fa5a8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCISW: D-cache invalidate by set-way.  <a href="group__cm__scb__registers.html#ga522aa6176313061b582593f8b4fa5a8d">More...</a><br /></td></tr>
<tr class="separator:ga522aa6176313061b582593f8b4fa5a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab918c147c7fd2e86d760b203bd9763e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gab918c147c7fd2e86d760b203bd9763e8">SCB_DCCMVAU</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x264)</td></tr>
<tr class="memdesc:gab918c147c7fd2e86d760b203bd9763e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCCMVAU: D-cache clean by MVA to Point of Unification.  <a href="group__cm__scb__registers.html#gab918c147c7fd2e86d760b203bd9763e8">More...</a><br /></td></tr>
<tr class="separator:gab918c147c7fd2e86d760b203bd9763e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b230197d8686346ffb3ab9e9a2400cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga6b230197d8686346ffb3ab9e9a2400cb">SCB_DCCMVAC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x268)</td></tr>
<tr class="memdesc:ga6b230197d8686346ffb3ab9e9a2400cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCCMVAC: D-cache clean by MVA to Point of Coherency.  <a href="group__cm__scb__registers.html#ga6b230197d8686346ffb3ab9e9a2400cb">More...</a><br /></td></tr>
<tr class="separator:ga6b230197d8686346ffb3ab9e9a2400cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9826ec54b6df05a3a33be690be0b42f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga9826ec54b6df05a3a33be690be0b42f8">SCB_DCCSW</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x26C)</td></tr>
<tr class="memdesc:ga9826ec54b6df05a3a33be690be0b42f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCISW: D-cache clean by set-way.  <a href="group__cm__scb__registers.html#ga9826ec54b6df05a3a33be690be0b42f8">More...</a><br /></td></tr>
<tr class="separator:ga9826ec54b6df05a3a33be690be0b42f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6246bde828a96a072512c216a01de7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gae6246bde828a96a072512c216a01de7d">SCB_DCCIMVAC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x270)</td></tr>
<tr class="memdesc:gae6246bde828a96a072512c216a01de7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCCIMVAC: D-cache clean and invalidate by MVA to Point of Coherency.  <a href="group__cm__scb__registers.html#gae6246bde828a96a072512c216a01de7d">More...</a><br /></td></tr>
<tr class="separator:gae6246bde828a96a072512c216a01de7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f126b43dc46deffcf2145abdee0b8ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#ga6f126b43dc46deffcf2145abdee0b8ab">SCB_DCCISW</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x274)</td></tr>
<tr class="memdesc:ga6f126b43dc46deffcf2145abdee0b8ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCCISW: D-cache clean and invalidate by set-way.  <a href="group__cm__scb__registers.html#ga6f126b43dc46deffcf2145abdee0b8ab">More...</a><br /></td></tr>
<tr class="separator:ga6f126b43dc46deffcf2145abdee0b8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd6ecd0078419846458f8e591589d6e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scb__registers.html#gafd6ecd0078419846458f8e591589d6e1">SCB_BPIALL</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x278)</td></tr>
<tr class="memdesc:gafd6ecd0078419846458f8e591589d6e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">BPIALL: Branch predictor invalidate all.  <a href="group__cm__scb__registers.html#gafd6ecd0078419846458f8e591589d6e1">More...</a><br /></td></tr>
<tr class="separator:gafd6ecd0078419846458f8e591589d6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga16a8b546ae510f0d470908e8ac913d11" name="ga16a8b546ae510f0d470908e8ac913d11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16a8b546ae510f0d470908e8ac913d11">&#9670;&nbsp;</a></span>SCB_AFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AFSR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x3C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AFSR: Auxiliary Fault Status Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00092">92</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gafb55c4d149b907fe569a1d8bb31cade1" name="gafb55c4d149b907fe569a1d8bb31cade1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb55c4d149b907fe569a1d8bb31cade1">&#9670;&nbsp;</a></span>SCB_AIRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_AIRCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AIRCR: Application Interrupt and Reset Control Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00052">52</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gaee532e1c3e3c27881a564b9a63f036cd" name="gaee532e1c3e3c27881a564b9a63f036cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee532e1c3e3c27881a564b9a63f036cd">&#9670;&nbsp;</a></span>SCB_BFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_BFAR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x38)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BFAR: Bus Fault Address Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00089">89</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gafd6ecd0078419846458f8e591589d6e1" name="gafd6ecd0078419846458f8e591589d6e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd6ecd0078419846458f8e591589d6e1">&#9670;&nbsp;</a></span>SCB_BPIALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_BPIALL&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x278)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BPIALL: Branch predictor invalidate all. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00194">194</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga899566f16668d16cc5f7c7a1e9025bdd" name="ga899566f16668d16cc5f7c7a1e9025bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga899566f16668d16cc5f7c7a1e9025bdd">&#9670;&nbsp;</a></span>SCB_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CCR: Configuration Control Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00058">58</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gacbc7a95eb57b981ad47885cee3ed1faa" name="gacbc7a95eb57b981ad47885cee3ed1faa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbc7a95eb57b981ad47885cee3ed1faa">&#9670;&nbsp;</a></span>SCB_CCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CCSELR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x84)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSSELR: Cache Size Selection Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00164">164</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gaf7dcd292d07ab6d0ddc3805dbf87ecea" name="gaf7dcd292d07ab6d0ddc3805dbf87ecea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7dcd292d07ab6d0ddc3805dbf87ecea">&#9670;&nbsp;</a></span>SCB_CCSIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CCSIDR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x80)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CCSIDR: Cache Size ID Registers. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00161">161</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga9de697fb8d981532e8c91feca864ff42" name="ga9de697fb8d981532e8c91feca864ff42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9de697fb8d981532e8c91feca864ff42">&#9670;&nbsp;</a></span>SCB_CFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CFSR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CFSR: Configurable Fault Status Registers. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00080">80</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gabe754438a0eddc78e386188e946f3862" name="gabe754438a0eddc78e386188e946f3862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe754438a0eddc78e386188e946f3862">&#9670;&nbsp;</a></span>SCB_CLIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CLIDR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x78)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CLIDR: Cache Level ID Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00155">155</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gaa1677b86fc9699414925aeca46baac9a" name="gaa1677b86fc9699414925aeca46baac9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1677b86fc9699414925aeca46baac9a">&#9670;&nbsp;</a></span>SCB_CPACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CPACR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x88)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPACR: Coprocessor Access Control Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00134">134</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gad6f841a4188701c78b4fbefc4dcd1cb6" name="gad6f841a4188701c78b4fbefc4dcd1cb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6f841a4188701c78b4fbefc4dcd1cb6">&#9670;&nbsp;</a></span>SCB_CPUID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CPUID&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPUID: CPUID base register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00043">43</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga57d25dc5e2bbbc2fd9f4f7568a343990" name="ga57d25dc5e2bbbc2fd9f4f7568a343990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57d25dc5e2bbbc2fd9f4f7568a343990">&#9670;&nbsp;</a></span>SCB_CTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_CTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x7C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CTR: Cache Type Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00158">158</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gae6246bde828a96a072512c216a01de7d" name="gae6246bde828a96a072512c216a01de7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6246bde828a96a072512c216a01de7d">&#9670;&nbsp;</a></span>SCB_DCCIMVAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_DCCIMVAC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x270)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCCIMVAC: D-cache clean and invalidate by MVA to Point of Coherency. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00188">188</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga6f126b43dc46deffcf2145abdee0b8ab" name="ga6f126b43dc46deffcf2145abdee0b8ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f126b43dc46deffcf2145abdee0b8ab">&#9670;&nbsp;</a></span>SCB_DCCISW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_DCCISW&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x274)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCCISW: D-cache clean and invalidate by set-way. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00191">191</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga6b230197d8686346ffb3ab9e9a2400cb" name="ga6b230197d8686346ffb3ab9e9a2400cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b230197d8686346ffb3ab9e9a2400cb">&#9670;&nbsp;</a></span>SCB_DCCMVAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_DCCMVAC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x268)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCCMVAC: D-cache clean by MVA to Point of Coherency. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00182">182</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gab918c147c7fd2e86d760b203bd9763e8" name="gab918c147c7fd2e86d760b203bd9763e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab918c147c7fd2e86d760b203bd9763e8">&#9670;&nbsp;</a></span>SCB_DCCMVAU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_DCCMVAU&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x264)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCCMVAU: D-cache clean by MVA to Point of Unification. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00179">179</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga9826ec54b6df05a3a33be690be0b42f8" name="ga9826ec54b6df05a3a33be690be0b42f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9826ec54b6df05a3a33be690be0b42f8">&#9670;&nbsp;</a></span>SCB_DCCSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_DCCSW&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x26C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCISW: D-cache clean by set-way. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00185">185</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gaea208d49cb049fa9eb5895d82e1b5707" name="gaea208d49cb049fa9eb5895d82e1b5707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea208d49cb049fa9eb5895d82e1b5707">&#9670;&nbsp;</a></span>SCB_DCIMVAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_DCIMVAC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x25C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCIMVAC: D-cache invalidate by MVA to Point of Coherency. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00173">173</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga522aa6176313061b582593f8b4fa5a8d" name="ga522aa6176313061b582593f8b4fa5a8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga522aa6176313061b582593f8b4fa5a8d">&#9670;&nbsp;</a></span>SCB_DCISW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_DCISW&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x260)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCISW: D-cache invalidate by set-way. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00176">176</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gae3a7746f39eaa9eb3cd867d1dc327c8b" name="gae3a7746f39eaa9eb3cd867d1dc327c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3a7746f39eaa9eb3cd867d1dc327c8b">&#9670;&nbsp;</a></span>SCB_DFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_DFSR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DFSR: Debug Fault Status Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00075">75</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gaf8ddf0d9521ba02283056c087b7dd1c1" name="gaf8ddf0d9521ba02283056c087b7dd1c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8ddf0d9521ba02283056c087b7dd1c1">&#9670;&nbsp;</a></span>SCB_FPCAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_FPCAR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x238)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FPCAR: Floating-Point Context Address Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00140">140</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga2dedfeb9f0d103f0770bfaee423b9b17" name="ga2dedfeb9f0d103f0770bfaee423b9b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dedfeb9f0d103f0770bfaee423b9b17">&#9670;&nbsp;</a></span>SCB_FPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_FPCCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x234)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FPCCR: Floating-Point Context Control Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00137">137</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gad454e6232fc0e7a89ef4567bd42c8245" name="gad454e6232fc0e7a89ef4567bd42c8245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad454e6232fc0e7a89ef4567bd42c8245">&#9670;&nbsp;</a></span>SCB_FPDSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_FPDSCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x23C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FPDSCR: Floating-Point Default Status Control Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00143">143</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gaf8ffd3e54cbb7642101d979bd91cfa25" name="gaf8ffd3e54cbb7642101d979bd91cfa25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8ffd3e54cbb7642101d979bd91cfa25">&#9670;&nbsp;</a></span>SCB_HFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_HFSR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x2C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HFSR: Hard Fault Status Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00083">83</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga14db1cab4327c1552a14349905a7f07d" name="ga14db1cab4327c1552a14349905a7f07d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14db1cab4327c1552a14349905a7f07d">&#9670;&nbsp;</a></span>SCB_ICIALLU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICIALLU&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x250)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ICIALLU: I-cache invalidate all to Point of Unification. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00167">167</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gada81d40f2ba1f7f37d3209a2f63d07aa" name="gada81d40f2ba1f7f37d3209a2f63d07aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada81d40f2ba1f7f37d3209a2f63d07aa">&#9670;&nbsp;</a></span>SCB_ICIMVAU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICIMVAU&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x258)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ICIMVAU: I-cache invalidate by MVA to Point of Unification. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00170">170</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga7f8564488243827944de74c4db24b732" name="ga7f8564488243827944de74c4db24b732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f8564488243827944de74c4db24b732">&#9670;&nbsp;</a></span>SCB_ICSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ICSR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ICSR: Interrupt Control State Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00046">46</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gacacd68a9742968aab66b9e5f56bfccc9" name="gacacd68a9742968aab66b9e5f56bfccc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacacd68a9742968aab66b9e5f56bfccc9">&#9670;&nbsp;</a></span>SCB_ID_AFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ID_AFR0&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x4C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID_AFR0: Auxiliary Features Register 0. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00104">104</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gae3f746e1941325f6f13bf7f24bec4385" name="gae3f746e1941325f6f13bf7f24bec4385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3f746e1941325f6f13bf7f24bec4385">&#9670;&nbsp;</a></span>SCB_ID_DFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ID_DFR0&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x48)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID_DFR0: Debug Features Register 0. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00101">101</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gabd96a022649feaff74655986cbe594e3" name="gabd96a022649feaff74655986cbe594e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd96a022649feaff74655986cbe594e3">&#9670;&nbsp;</a></span>SCB_ID_ISAR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ID_ISAR0&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x60)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID_ISAR0: Instruction Set Attributes Register 0. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00119">119</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga2ddd913cbe2d5db7031a2d878c863aa3" name="ga2ddd913cbe2d5db7031a2d878c863aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ddd913cbe2d5db7031a2d878c863aa3">&#9670;&nbsp;</a></span>SCB_ID_ISAR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ID_ISAR1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x64)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID_ISAR1: Instruction Set Attributes Register 1. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00122">122</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gafc5bda8d0a598d6dc3e61005ee5bcf71" name="gafc5bda8d0a598d6dc3e61005ee5bcf71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc5bda8d0a598d6dc3e61005ee5bcf71">&#9670;&nbsp;</a></span>SCB_ID_ISAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ID_ISAR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x68)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID_ISAR2: Instruction Set Attributes Register 2. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00125">125</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga62d56983c5aa659e5793906385aa5dc1" name="ga62d56983c5aa659e5793906385aa5dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62d56983c5aa659e5793906385aa5dc1">&#9670;&nbsp;</a></span>SCB_ID_ISAR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ID_ISAR3&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x6C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID_ISAR3: Instruction Set Attributes Register 3. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00128">128</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gaa554ed9c5bdac5f237f9005a9973eaaa" name="gaa554ed9c5bdac5f237f9005a9973eaaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa554ed9c5bdac5f237f9005a9973eaaa">&#9670;&nbsp;</a></span>SCB_ID_ISAR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ID_ISAR4&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x70)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID_ISAR4: Instruction Set Attributes Register 4. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00131">131</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga6b3332030fbc2e6c6964dbdd036bc471" name="ga6b3332030fbc2e6c6964dbdd036bc471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b3332030fbc2e6c6964dbdd036bc471">&#9670;&nbsp;</a></span>SCB_ID_MMFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ID_MMFR0&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x50)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID_MMFR0: Memory Model Feature Register 0. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00107">107</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga47e8fa15a89654c071655c53ba9edccf" name="ga47e8fa15a89654c071655c53ba9edccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47e8fa15a89654c071655c53ba9edccf">&#9670;&nbsp;</a></span>SCB_ID_MMFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ID_MMFR1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x54)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID_MMFR1: Memory Model Feature Register 1. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00110">110</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga1280e7c5ca39d74ed2277ff76dcd86c7" name="ga1280e7c5ca39d74ed2277ff76dcd86c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1280e7c5ca39d74ed2277ff76dcd86c7">&#9670;&nbsp;</a></span>SCB_ID_MMFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ID_MMFR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x58)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID_MMFR2: Memory Model Feature Register 2. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00113">113</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gadacaf281d1916e7a14c8834f17df8144" name="gadacaf281d1916e7a14c8834f17df8144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadacaf281d1916e7a14c8834f17df8144">&#9670;&nbsp;</a></span>SCB_ID_MMFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ID_MMFR3&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x5C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID_MMFR3: Memory Model Feature Register 3. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00116">116</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="gabb4aec31c81c4cf59816234474d53968" name="gabb4aec31c81c4cf59816234474d53968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb4aec31c81c4cf59816234474d53968">&#9670;&nbsp;</a></span>SCB_ID_PFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ID_PFR0&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID_PFR0: Processor Feature Register 0. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00095">95</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga652d3678bfc3624b12fc9ab337f9e92f" name="ga652d3678bfc3624b12fc9ab337f9e92f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga652d3678bfc3624b12fc9ab337f9e92f">&#9670;&nbsp;</a></span>SCB_ID_PFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_ID_PFR1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x44)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ID_PFR1: Processor Feature Register 1. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00098">98</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga1fc21962567cb3e1c6ac552ed3068091" name="ga1fc21962567cb3e1c6ac552ed3068091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fc21962567cb3e1c6ac552ed3068091">&#9670;&nbsp;</a></span>SCB_MMFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_MMFAR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x34)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MMFAR: Memory Manage Fault Address Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00086">86</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga55624b15ac26d61540ea481260128205" name="ga55624b15ac26d61540ea481260128205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55624b15ac26d61540ea481260128205">&#9670;&nbsp;</a></span>SCB_MVFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_MVFR0&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x240)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MVFR0: Media and Floating-Point Feature Register 0. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00146">146</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga65a64f9f08aae0d6995d741ce8211a85" name="ga65a64f9f08aae0d6995d741ce8211a85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65a64f9f08aae0d6995d741ce8211a85">&#9670;&nbsp;</a></span>SCB_MVFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_MVFR1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x244)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MVFR1: Media and Floating-Point Feature Register 1. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00149">149</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga046351cf4159d1e8953730326c31ec5c" name="ga046351cf4159d1e8953730326c31ec5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga046351cf4159d1e8953730326c31ec5c">&#9670;&nbsp;</a></span>SCB_SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCR: System Control Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00055">55</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga00f70fc0cb709999835d54fb1a8d4112" name="ga00f70fc0cb709999835d54fb1a8d4112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00f70fc0cb709999835d54fb1a8d4112">&#9670;&nbsp;</a></span>SCB_SHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHCSR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SHCSR: System Handler Control and State Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00072">72</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga39aec065bae38bee84f8d4a5c8a78eb9" name="ga39aec065bae38bee84f8d4a5c8a78eb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39aec065bae38bee84f8d4a5c8a78eb9">&#9670;&nbsp;</a></span>SCB_SHPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_SHPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ipr_id</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#a90fa73df23b66cce82b8633dd05e2b02">MMIO8</a>(<a class="el" href="cm3_2memorymap_8h.html#a3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</a> + 0xD18 + (ipr_id))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System Handler Priority 8 bits Registers, SHPR1/2/3. </p>
<dl class="section note"><dt>Note</dt><dd>: 12 8bit Registers </dd>
<dd>
: 2 32bit Registers on CM0, requires word access, (shpr1 doesn't actually exist) </dd></dl>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00068">68</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
<a id="ga4b62b78bccb6fe6afabe8f4969f58908" name="ga4b62b78bccb6fe6afabe8f4969f58908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b62b78bccb6fe6afabe8f4969f58908">&#9670;&nbsp;</a></span>SCB_VTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_VTOR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</a> + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VTOR: Vector Table Offset Register. </p>

<p class="definition">Definition at line <a class="el" href="scb_8h_source.html#l00049">49</a> of file <a class="el" href="scb_8h_source.html">scb.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:53 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
