analyze -sva ./fv_jasper/verilog/BOOM.v ./fv_jasper/verilog/BOOM_mem.v ./fv_jasper/verilog/plusarg_reader.v ./asic/sim/parafuzz.sv

elaborate -top BranchPredictor -bbox_m StarshipROM

clock clock
reset reset -non_resettable_regs 0


check_spv -create -from {io_f0_req_bits_ghist_old_history io_f0_req_bits_pc io_f3_fire io_update_bits_br_mask io_update_bits_btb_mispredicts io_update_bits_cfi_idx_bits io_update_bits_cfi_is_br io_update_bits_cfi_is_jal io_update_bits_cfi_mispredicted io_update_bits_cfi_taken io_update_bits_ghist_old_history io_update_bits_is_mispredict_update io_update_bits_is_repair_update io_update_bits_meta_0 io_update_bits_pc io_update_bits_target} -to {io_resp_f1_preds_0_predicted_pc_valid io_resp_f1_preds_1_predicted_pc_valid io_resp_f1_preds_2_predicted_pc_valid io_resp_f1_preds_3_predicted_pc_valid io_resp_f2_preds_0_predicted_pc_valid io_resp_f2_preds_1_predicted_pc_valid io_resp_f2_preds_2_predicted_pc_valid io_resp_f2_preds_3_predicted_pc_valid io_resp_f3_preds_0_predicted_pc_valid io_resp_f3_preds_1_predicted_pc_valid io_resp_f3_preds_2_predicted_pc_valid io_resp_f3_preds_3_predicted_pc_valid}
prove -all