

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Wed Oct  9 22:00:42 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        wb_s_uart_fd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [wb_s_uart_fd/source/top.cpp:9]   --->   Operation 2 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [wb_s_uart_fd/source/top.cpp:7]   --->   Operation 3 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [wb_s_uart_fd/source/top.cpp:7]   --->   Operation 4 'specinterface' 'specinterface_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %adr"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %adr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %we"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %we, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cyc"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cyc, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stb"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stb, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %wb_in"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %wb_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %rx"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %tx"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %tx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ack"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ack, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %uart_out"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %uart_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rx_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %rx" [wb_s_uart_fd/source/top.cpp:7]   --->   Operation 23 'read' 'rx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%stb_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %stb" [wb_s_uart_fd/source/top.cpp:7]   --->   Operation 24 'read' 'stb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%cyc_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %cyc" [wb_s_uart_fd/source/top.cpp:7]   --->   Operation 25 'read' 'cyc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%we_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %we" [wb_s_uart_fd/source/top.cpp:7]   --->   Operation 26 'read' 'we_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%adr_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %adr" [wb_s_uart_fd/source/top.cpp:7]   --->   Operation 27 'read' 'adr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%state_load = load i2 %state" [wb_s_uart_fd/source/top.cpp:40]   --->   Operation 28 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.39ns)   --->   "%switch_ln40 = switch i2 %state_load, void %sw.bb, i2 2, void %sw.bb49, i2 1, void %for.body40" [wb_s_uart_fd/source/top.cpp:40]   --->   Operation 29 'switch' 'switch_ln40' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 1" [wb_s_uart_fd/source/top.cpp:81]   --->   Operation 30 'write' 'write_ln81' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %tx, i1 1" [wb_s_uart_fd/source/top.cpp:120]   --->   Operation 31 'write' 'write_ln120' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.54ns)   --->   "%store_ln121 = store i2 0, i2 %state" [wb_s_uart_fd/source/top.cpp:121]   --->   Operation 32 'store' 'store_ln121' <Predicate = (state_load == 1)> <Delay = 0.54>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %uart_out, i8 0" [wb_s_uart_fd/source/top.cpp:122]   --->   Operation 33 'write' 'write_ln122' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new2"   --->   Operation 34 'br' 'br_ln0' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %rx_read, void %if.else67_ifconv, void %sw.epilog.new2.critedge430" [wb_s_uart_fd/source/top.cpp:88]   --->   Operation 35 'br' 'br_ln88' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln102 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 1" [wb_s_uart_fd/source/top.cpp:102]   --->   Operation 36 'write' 'write_ln102' <Predicate = (state_load == 2 & !rx_read)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %tx, i1 1" [wb_s_uart_fd/source/top.cpp:120]   --->   Operation 37 'write' 'write_ln120' <Predicate = (state_load == 2 & !rx_read)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.54ns)   --->   "%store_ln121 = store i2 0, i2 %state" [wb_s_uart_fd/source/top.cpp:121]   --->   Operation 38 'store' 'store_ln121' <Predicate = (state_load == 2 & !rx_read)> <Delay = 0.54>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %uart_out, i8 0" [wb_s_uart_fd/source/top.cpp:122]   --->   Operation 39 'write' 'write_ln122' <Predicate = (state_load == 2 & !rx_read)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %mergeST1"   --->   Operation 40 'br' 'br_ln0' <Predicate = (state_load == 2 & !rx_read)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %tx, i1 1" [wb_s_uart_fd/source/top.cpp:120]   --->   Operation 41 'write' 'write_ln120' <Predicate = (state_load == 2 & rx_read)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.54ns)   --->   "%store_ln121 = store i2 2, i2 %state" [wb_s_uart_fd/source/top.cpp:121]   --->   Operation 42 'store' 'store_ln121' <Predicate = (state_load == 2 & rx_read)> <Delay = 0.54>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %uart_out, i8 0" [wb_s_uart_fd/source/top.cpp:122]   --->   Operation 43 'write' 'write_ln122' <Predicate = (state_load == 2 & rx_read)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new2"   --->   Operation 44 'br' 'br_ln0' <Predicate = (state_load == 2 & rx_read)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 0" [wb_s_uart_fd/source/top.cpp:42]   --->   Operation 45 'write' 'write_ln42' <Predicate = (state_load != 2 & state_load != 1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.70ns)   --->   "%icmp_ln1019 = icmp_eq  i8 %adr_read, i8 252"   --->   Operation 46 'icmp' 'icmp_ln1019' <Predicate = (state_load != 2 & state_load != 1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln1019, void %sw.epilog.new2.critedge428, void %if.then" [wb_s_uart_fd/source/top.cpp:46]   --->   Operation 47 'br' 'br_ln46' <Predicate = (state_load != 2 & state_load != 1)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %tx, i1 1" [wb_s_uart_fd/source/top.cpp:120]   --->   Operation 48 'write' 'write_ln120' <Predicate = (state_load != 2 & state_load != 1 & !icmp_ln1019)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.54ns)   --->   "%store_ln121 = store i2 0, i2 %state" [wb_s_uart_fd/source/top.cpp:121]   --->   Operation 49 'store' 'store_ln121' <Predicate = (state_load != 2 & state_load != 1 & !icmp_ln1019)> <Delay = 0.54>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %uart_out, i8 0" [wb_s_uart_fd/source/top.cpp:122]   --->   Operation 50 'write' 'write_ln122' <Predicate = (state_load != 2 & state_load != 1 & !icmp_ln1019)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new2"   --->   Operation 51 'br' 'br_ln0' <Predicate = (state_load != 2 & state_load != 1 & !icmp_ln1019)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.14ns)   --->   "%and_ln47 = and i1 %stb_read, i1 %cyc_read" [wb_s_uart_fd/source/top.cpp:47]   --->   Operation 52 'and' 'and_ln47' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.14ns)   --->   "%and_ln47_1 = and i1 %and_ln47, i1 %we_read" [wb_s_uart_fd/source/top.cpp:47]   --->   Operation 53 'and' 'and_ln47_1' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %and_ln47_1, void %if.else, void %sw.epilog.new2.critedge" [wb_s_uart_fd/source/top.cpp:47]   --->   Operation 54 'br' 'br_ln47' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln52)   --->   "%xor_ln52 = xor i1 %we_read, i1 1" [wb_s_uart_fd/source/top.cpp:52]   --->   Operation 55 'xor' 'xor_ln52' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & !and_ln47_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln52 = and i1 %and_ln47, i1 %xor_ln52" [wb_s_uart_fd/source/top.cpp:52]   --->   Operation 56 'and' 'and_ln52' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & !and_ln47_1)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.34ns)   --->   "%next_state = select i1 %and_ln52, i2 2, i2 0" [wb_s_uart_fd/source/top.cpp:52]   --->   Operation 57 'select' 'next_state' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & !and_ln47_1)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %tx, i1 1" [wb_s_uart_fd/source/top.cpp:120]   --->   Operation 58 'write' 'write_ln120' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & !and_ln47_1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.54ns)   --->   "%store_ln121 = store i2 %next_state, i2 %state" [wb_s_uart_fd/source/top.cpp:121]   --->   Operation 59 'store' 'store_ln121' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & !and_ln47_1)> <Delay = 0.54>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %uart_out, i8 0" [wb_s_uart_fd/source/top.cpp:122]   --->   Operation 60 'write' 'write_ln122' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & !and_ln47_1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %and_ln52, void %sw.epilog.new2, void %mergeST1" [wb_s_uart_fd/source/top.cpp:52]   --->   Operation 61 'br' 'br_ln52' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & !and_ln47_1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new2"   --->   Operation 62 'br' 'br_ln0' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & !and_ln47_1 & and_ln52) | (state_load == 2 & !rx_read)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %tx, i1 1" [wb_s_uart_fd/source/top.cpp:120]   --->   Operation 63 'write' 'write_ln120' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & and_ln47_1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.54ns)   --->   "%store_ln121 = store i2 1, i2 %state" [wb_s_uart_fd/source/top.cpp:121]   --->   Operation 64 'store' 'store_ln121' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & and_ln47_1)> <Delay = 0.54>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %uart_out, i8 0" [wb_s_uart_fd/source/top.cpp:122]   --->   Operation 65 'write' 'write_ln122' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & and_ln47_1)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new2"   --->   Operation 66 'br' 'br_ln0' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & and_ln47_1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln126 = ret" [wb_s_uart_fd/source/top.cpp:126]   --->   Operation 67 'ret' 'ret_ln126' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.4ns
The critical path consists of the following:
	wire read operation ('stb_read', wb_s_uart_fd/source/top.cpp:7) on port 'stb' (wb_s_uart_fd/source/top.cpp:7) [33]  (0 ns)
	'and' operation ('and_ln47', wb_s_uart_fd/source/top.cpp:47) [68]  (0.148 ns)
	'and' operation ('and_ln52', wb_s_uart_fd/source/top.cpp:52) [73]  (0.148 ns)
	'select' operation ('next_state', wb_s_uart_fd/source/top.cpp:52) [74]  (0.345 ns)
	'store' operation ('store_ln121', wb_s_uart_fd/source/top.cpp:121) of variable 'next_state', wb_s_uart_fd/source/top.cpp:52 on static variable 'state' [76]  (0.544 ns)
	blocking operation 0.216 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
