
                          IC Compiler (TM)
                         IC Compiler-PC (TM)
                         IC Compiler-XP (TM)
                         IC Compiler-DP (TM)
                         IC Compiler-AG (TM)

          Version J-2014.09-SP3 for RHEL64 -- Jan 13, 2015

Zroute is the default router for ICC, ICC-PC, ICC-DP and ICC-AG in IC Compiler.
         Classic router will continue to be fully supported.

               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
# set SYN /cad/synopsys/dc_shell/latest/libraries/syn/
set TSMC_45 /cad/synopsys_EDK2/TSMCHOME/digital/Back_End/milkyway/tcbn45gsbwp_110a/frame_only_HVH_0d5_0/tcbn45gsbwp/LM/
/cad/synopsys_EDK2/TSMCHOME/digital/Back_End/milkyway/tcbn45gsbwp_110a/frame_only_HVH_0d5_0/tcbn45gsbwp/LM/
set link_library { * tcbn45gsbwpml.db} 
 * tcbn45gsbwpml.db
# set link_library { * tcbn45gsbwpml.db dw_foundation.sldb}
set target_library "tcbn45gsbwpml.db"
tcbn45gsbwpml.db
set synthetic_library [list  dw_foundation.sldb]
dw_foundation.sldb
# set dw_lib     $SYN
set sym_lib    $TSMC_45
/cad/synopsys_EDK2/TSMCHOME/digital/Back_End/milkyway/tcbn45gsbwp_110a/frame_only_HVH_0d5_0/tcbn45gsbwp/LM/
set target_lib $TSMC_45
/cad/synopsys_EDK2/TSMCHOME/digital/Back_End/milkyway/tcbn45gsbwp_110a/frame_only_HVH_0d5_0/tcbn45gsbwp/LM/
# set search_path [list ./ ../src/ $dw_lib $target_lib $sym_lib]
set search_path [list ./ ../src/ $target_lib $sym_lib]
./ ../src/ /cad/synopsys_EDK2/TSMCHOME/digital/Back_End/milkyway/tcbn45gsbwp_110a/frame_only_HVH_0d5_0/tcbn45gsbwp/LM/ /cad/synopsys_EDK2/TSMCHOME/digital/Back_End/milkyway/tcbn45gsbwp_110a/frame_only_HVH_0d5_0/tcbn45gsbwp/LM/
set hdlin_auto_save_templates true
true
# read_verilog -rtl [list behavioral_AND8.v]
open_mw_lib alu_rtl_LIB
{alu_rtl_LIB}
import_designs behavioral_AND8.v -format "verilog" -top "behavioral_AND8" -cel "behavioral_AND8" 
Loading db file '/cad/synopsys_EDK2/TSMCHOME/digital/Back_End/milkyway/tcbn45gsbwp_110a/frame_only_HVH_0d5_0/tcbn45gsbwp/LM/tcbn45gsbwpml.db'
Warning: Unit conflict found: Milkyway technology file resistance unit is Ohm; main library resistance unit is kOhm. (IFS-007)
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is nW. (IFS-007)

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****
Compiling source file /local/ssd/home/tianzhao/plasticine_power_area_estimate/aluPowerArea/src/behavioral_AND8.v

*****  Pass 1 Complete *****
Elapsed =    0:00:00, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****
Compiling source file /local/ssd/home/tianzhao/plasticine_power_area_estimate/aluPowerArea/src/behavioral_AND8.v

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:00, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'behavioral_AND8.CEL' now...
Total number of cell instances: 0
Total number of nets: 16
Total number of ports: 16 (include 0 PG ports)
Total number of hierarchical cell instances: 1

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Information: Read verilog completed successfully.
1
set_tlu_plus_files -max_tluplus /cad/synopsys_EDK2/TSMCHOME/digital/Back_End/milkyway/tcbn45gsbwp_110a/techfiles/tluplus/cln45gs_1p06m+alrdl_rcbest_top1.tluplus -min_tluplus /cad/synopsys_EDK2/TSMCHOME/digital/Back_End/milkyway/tcbn45gsbwp_110a/techfiles/tluplus/cln45gs_1p06m+alrdl_rcworst_top1.tluplus
Information: No layer mapping file is specified. Assume layer names are the same between the technology library and the ITF. (RCEX-071)
1
derive_pg_connection
Loading db file '/cad/synopsys/icc/J-2014.09-SP3/libraries/syn/gtech.db'
Loading db file '/cad/synopsys/icc/J-2014.09-SP3/libraries/syn/standard.sldb'

  Linking design 'behavioral_AND8'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  behavioral_AND8             behavioral_AND8.CEL
  tcbn45gsbwpml (library)     /cad/synopsys_EDK2/TSMCHOME/digital/Back_End/milkyway/tcbn45gsbwp_110a/frame_only_HVH_0d5_0/tcbn45gsbwp/LM/tcbn45gsbwpml.db


Power/Ground Connection Summary:

P/G net name                P/G pin count (previous/current)
--------------------------------------------------------------------
Unconnected power pins:           0/0

Unconnected ground pins:          0/0
--------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
1
# create_floorplan
create_floorplan         -control_type aspect_ratio         -core_aspect_ratio 1         -core_utilization 0.7         -left_io2core 30         -bottom_io2core 30         -right_io2core 30         -top_io2core 30         -start_first_row  
Fail to run Floorplanner due to failing to get unit's CellId!
Error: Planner run through unsuccessful.  (APLUI-102)
0
exit

Thank you...
Exit IC Compiler!
