# Cell-Design 

![image](https://github.com/sangamanathpuncham/Cell-Design/assets/132802184/b357ae34-cbe7-4181-a7b6-dc8bf063fe1f)

Reading the models

Extracted spaice netlist

Recognize the behavior of the buffer

Read the subcircuit of the inverter

Attach the required power sources

Apply the stimulus

Add the output load cap

Output Analysis


1)Timing Characterization
---

![image](https://github.com/sangamanathpuncham/Cell-Design/assets/132802184/511a5c66-088d-45b2-99bd-8ea1a47b6fda)

Propogation Delay:
---
![image](https://github.com/sangamanathpuncham/Cell-Design/assets/132802184/4ffc80c3-6b3d-43a3-8f5b-70de5217c80b)


![image](https://github.com/sangamanathpuncham/Cell-Design/assets/132802184/7fb92e7e-97cd-44e7-bc80-b2ea8e612907)

Transition Time:

![image](https://github.com/sangamanathpuncham/Cell-Design/assets/132802184/05208bd2-88ac-45d6-85af-4eec3ff74689)

![image](https://github.com/sangamanathpuncham/Cell-Design/assets/132802184/4fbb0dc7-b317-4f32-8aa2-542c5225cef5)

![image](https://github.com/sangamanathpuncham/Cell-Design/assets/132802184/52a1e6d8-571b-440e-bd7c-951da6772582)

Standard cell from the repo:

https://github.com/nickson-jose/vsdstdcelldesign.git





