#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jun 19 19:32:20 2023
# Process ID: 86341
# Current directory: /home/yutong/RISC-V_SoC/vivado
# Command line: vivado
# Log file: /home/yutong/RISC-V_SoC/vivado/vivado.log
# Journal file: /home/yutong/RISC-V_SoC/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/yutong/RISC-V_SoC/vivado/cpu_wrap/cpu_wrap.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yutong/RISC-V_SoC'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/yutong/RISC-V_SoC' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/yutong/RISC-V_SoC/vivado/cpu_wrap'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 6367.973 ; gain = 134.258 ; free physical = 1367 ; free virtual = 9268
update_compile_order -fileset sources_1
ipx::open_ipxact_file /home/yutong/RISC-V_SoC/component.xml
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/yutong/RISC-V_SoC/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File '/home/yutong/RISC-V_SoC/src/cpu_wrap_nodef.all.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File '/home/yutong/RISC-V_SoC/src/cpu_wrap_nodef.all.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::open_ipxact_file: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 6427.512 ; gain = 36.133 ; free physical = 1248 ; free virtual = 9152
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/yutong/RISC-V_SoC/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3164] Bus Interface 'ddr_m': References existing address space 'ddr_m'.
INFO: [IP_Flow 19-3166] Bus Interface 'ext_s': References existing memory map 'ext_s'.
ipx::merge_project_changes: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 6427.512 ; gain = 0.000 ; free physical = 1263 ; free virtual = 9168
set_property core_revision 41 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/yutong/RISC-V_SoC
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/yutong/RISC-V_SoC'
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 6429.512 ; gain = 0.000 ; free physical = 1194 ; free virtual = 9101
