INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:45:23 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 mem_controller3/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.855ns period=3.710ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.855ns period=3.710ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.710ns  (clk rise@3.710ns - clk rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 1.460ns (38.644%)  route 2.318ns (61.356%))
  Logic Levels:           11  (CARRY4=6 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.193 - 3.710 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=882, unset)          0.508     0.508    mem_controller3/read_arbiter/data/clk
    SLICE_X3Y107         FDRE                                         r  mem_controller3/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mem_controller3/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=97, routed)          0.579     1.285    mem_controller3/read_arbiter/data/sel_prev
    SLICE_X2Y108         LUT5 (Prop_lut5_I0_O)        0.121     1.406 f  mem_controller3/read_arbiter/data/expX_c1[7]_i_2/O
                         net (fo=6, routed)           0.321     1.727    mem_controller3/read_arbiter/data/sel_prev_reg[0]_1
    SLICE_X1Y106         LUT6 (Prop_lut6_I5_O)        0.043     1.770 r  mem_controller3/read_arbiter/data/newY_c1[22]_i_7/O
                         net (fo=26, routed)          0.437     2.207    mem_controller3/read_arbiter/data/newY_c1[22]_i_7_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.043     2.250 r  mem_controller3/read_arbiter/data/newY_c1[10]_i_3/O
                         net (fo=4, routed)           0.325     2.575    mem_controller2/read_arbiter/data/excExpFracY_c0[8]
    SLICE_X6Y105         LUT6 (Prop_lut6_I4_O)        0.043     2.618 r  mem_controller2/read_arbiter/data/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.179     2.797    addf0/operator/ltOp_carry__1_0[1]
    SLICE_X4Y106         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     3.039 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.039    addf0/operator/ltOp_carry__0_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.088 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.088    addf0/operator/ltOp_carry__1_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.137 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.137    addf0/operator/ltOp_carry__2_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.264 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.300     3.563    load5/data_tehb/control/CO[0]
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.130     3.693 r  load5/data_tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.178     3.871    addf0/operator/expDiff_c1_reg[3]_0[0]
    SLICE_X5Y108         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     4.133 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.133    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     4.286 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     4.286    addf0/operator/expDiff_c0[5]
    SLICE_X5Y109         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.710     3.710 r  
                                                      0.000     3.710 r  clk (IN)
                         net (fo=882, unset)          0.483     4.193    addf0/operator/clk
    SLICE_X5Y109         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     4.193    
                         clock uncertainty           -0.035     4.157    
    SLICE_X5Y109         FDRE (Setup_fdre_C_D)        0.048     4.205    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          4.205    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 -0.081    




