{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657834753858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657834753865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 15 00:39:12 2022 " "Processing started: Fri Jul 15 00:39:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657834753865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657834753865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657834753865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1657834754428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_ip " "Found entity 1: fifo_ip" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657834764803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657834764803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/lab2_metrotek/fifo/rtl/fifo/fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/lab2_metrotek/fifo/rtl/fifo/fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657834764805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657834764805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/lab2_metrotek/fifo/rtl/fifo_ip/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/lab2_metrotek/fifo/rtl/fifo_ip/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../rtl/fifo_ip/mem.v" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657834764808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657834764808 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo_ip " "Elaborating entity \"fifo_ip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1657834764901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:mem_inst1 " "Elaborating entity \"mem\" for hierarchy \"mem:mem_inst1\"" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "mem_inst1" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657834764921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem:mem_inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem:mem_inst1\|altsyncram:altsyncram_component\"" {  } { { "../rtl/fifo_ip/mem.v" "altsyncram_component" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/mem.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657834764978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:mem_inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem:mem_inst1\|altsyncram:altsyncram_component\"" {  } { { "../rtl/fifo_ip/mem.v" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/mem.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657834764981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:mem_inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem:mem_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657834764982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657834764982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657834764982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657834764982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657834764982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657834764982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657834764982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657834764982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657834764982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657834764982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657834764982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657834764982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657834764982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657834764982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657834764982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657834764982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657834764982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657834764982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657834764982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657834764982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657834764982 ""}  } { { "../rtl/fifo_ip/mem.v" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/mem.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657834764982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b632.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b632.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b632 " "Found entity 1: altsyncram_b632" {  } { { "db/altsyncram_b632.tdf" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/quartus_prj/db/altsyncram_b632.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657834765036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657834765036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b632 mem:mem_inst1\|altsyncram:altsyncram_component\|altsyncram_b632:auto_generated " "Elaborating entity \"altsyncram_b632\" for hierarchy \"mem:mem_inst1\|altsyncram:altsyncram_component\|altsyncram_b632:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657834765036 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1657834765559 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1657834765920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657834765920 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "48 " "Design contains 48 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[0\] " "Pin \"q_o\[0\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[1\] " "Pin \"q_o\[1\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[2\] " "Pin \"q_o\[2\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[3\] " "Pin \"q_o\[3\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[4\] " "Pin \"q_o\[4\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[5\] " "Pin \"q_o\[5\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[6\] " "Pin \"q_o\[6\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[7\] " "Pin \"q_o\[7\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[8\] " "Pin \"q_o\[8\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[9\] " "Pin \"q_o\[9\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[10\] " "Pin \"q_o\[10\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[11\] " "Pin \"q_o\[11\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[12\] " "Pin \"q_o\[12\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[13\] " "Pin \"q_o\[13\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[14\] " "Pin \"q_o\[14\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[15\] " "Pin \"q_o\[15\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "empty_o " "Pin \"empty_o\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "full_o " "Pin \"full_o\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 17 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "usedw_o\[0\] " "Pin \"usedw_o\[0\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 78 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "usedw_o\[1\] " "Pin \"usedw_o\[1\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 78 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "usedw_o\[2\] " "Pin \"usedw_o\[2\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 78 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "usedw_o\[3\] " "Pin \"usedw_o\[3\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 78 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "usedw_o\[4\] " "Pin \"usedw_o\[4\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 78 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "usedw_o\[5\] " "Pin \"usedw_o\[5\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 78 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "usedw_o\[6\] " "Pin \"usedw_o\[6\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 78 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "usedw_o\[7\] " "Pin \"usedw_o\[7\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 78 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "usedw_o\[8\] " "Pin \"usedw_o\[8\]\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 78 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "almost_full_o " "Pin \"almost_full_o\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 20 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "almost_empty_o " "Pin \"almost_empty_o\" is virtual output pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 22 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "wrreq_i " "Pin \"wrreq_i\" is virtual input pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "rdreq_i " "Pin \"rdreq_i\" is virtual input pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 14 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[0\] " "Pin \"data_i\[0\]\" is virtual input pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[1\] " "Pin \"data_i\[1\]\" is virtual input pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[2\] " "Pin \"data_i\[2\]\" is virtual input pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[3\] " "Pin \"data_i\[3\]\" is virtual input pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[4\] " "Pin \"data_i\[4\]\" is virtual input pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[5\] " "Pin \"data_i\[5\]\" is virtual input pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[6\] " "Pin \"data_i\[6\]\" is virtual input pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[7\] " "Pin \"data_i\[7\]\" is virtual input pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[8\] " "Pin \"data_i\[8\]\" is virtual input pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[9\] " "Pin \"data_i\[9\]\" is virtual input pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[10\] " "Pin \"data_i\[10\]\" is virtual input pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[11\] " "Pin \"data_i\[11\]\" is virtual input pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[12\] " "Pin \"data_i\[12\]\" is virtual input pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[13\] " "Pin \"data_i\[13\]\" is virtual input pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[14\] " "Pin \"data_i\[14\]\" is virtual input pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[15\] " "Pin \"data_i\[15\]\" is virtual input pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1657834765943 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "srst_i " "Pin \"srst_i\" is virtual input pin" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1657834765943 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1657834765943 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1657834765971 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1657834765971 ""} { "Info" "ICUT_CUT_TM_LCELLS" "118 " "Implemented 118 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1657834765971 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1657834765971 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1657834765971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657834765990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 15 00:39:25 2022 " "Processing ended: Fri Jul 15 00:39:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657834765990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657834765990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657834765990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1657834765990 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1657834768553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657834768560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 15 00:39:26 2022 " "Processing started: Fri Jul 15 00:39:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657834768560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1657834768560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fifo -c fifo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1657834768560 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1657834768707 ""}
{ "Info" "0" "" "Project  = fifo" {  } {  } 0 0 "Project  = fifo" 0 0 "Fitter" 0 0 1657834768708 ""}
{ "Info" "0" "" "Revision = fifo" {  } {  } 0 0 "Revision = fifo" 0 0 "Fitter" 0 0 1657834768708 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1657834768844 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fifo 5CSEBA4U19C8 " "Selected device 5CSEBA4U19C8 for design \"fifo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1657834768852 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1657834768901 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1657834768901 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1657834769260 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1657834769291 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1657834769626 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1657834776210 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_i~inputCLKENA0 52 global CLKCTRL_G12 " "clk_i~inputCLKENA0 with 52 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1657834776241 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1657834776241 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657834776241 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1657834776247 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1657834776247 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1657834776247 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1657834776247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1657834776247 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1657834776248 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1657834776248 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1657834776248 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1657834776248 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657834776281 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo.sdc " "Reading SDC File: 'fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1657834780807 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1657834780808 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1657834780811 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1657834780812 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1657834780812 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1657834780812 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666      clk_150 " "   6.666      clk_150" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1657834780812 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1657834780812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1657834780818 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1657834780886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657834784995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1657834787260 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1657834787984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657834787984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1657834789246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y24 X22_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36" {  } { { "loc" "" { Generic "E:/FPGAProject/Lab2_metrotek/fifo/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36"} { { 12 { 0 ""} 11 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1657834791664 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1657834791664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1657834791925 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1657834791925 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1657834791925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657834791929 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1657834792940 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1657834792966 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1657834793254 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1657834793254 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1657834794509 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657834796052 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGAProject/Lab2_metrotek/fifo/quartus_prj/output_files/fifo.fit.smsg " "Generated suppressed messages file E:/FPGAProject/Lab2_metrotek/fifo/quartus_prj/output_files/fifo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1657834796309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6519 " "Peak virtual memory: 6519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657834796890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 15 00:39:56 2022 " "Processing ended: Fri Jul 15 00:39:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657834796890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657834796890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657834796890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1657834796890 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1657834799344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657834799351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 15 00:39:57 2022 " "Processing started: Fri Jul 15 00:39:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657834799351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1657834799351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fifo -c fifo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1657834799351 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1657834803568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657834804480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 15 00:40:04 2022 " "Processing ended: Fri Jul 15 00:40:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657834804480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657834804480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657834804480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1657834804480 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1657834805100 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1657834807087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657834807094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 15 00:40:05 2022 " "Processing started: Fri Jul 15 00:40:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657834807094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1657834807094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fifo -c fifo " "Command: quartus_sta fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1657834807094 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1657834807238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1657834808128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657834808174 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657834808174 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo.sdc " "Reading SDC File: 'fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1657834808629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1657834808629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1657834808632 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1657834808633 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1657834808663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.920 " "Worst-case setup slack is 0.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834808677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834808677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.920               0.000 clk_150  " "    0.920               0.000 clk_150 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834808677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657834808677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.543 " "Worst-case hold slack is 0.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834808679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834808679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.543               0.000 clk_150  " "    0.543               0.000 clk_150 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834808679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657834808679 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1657834808684 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1657834808686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.111 " "Worst-case minimum pulse width slack is 1.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834808691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834808691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 clk_150  " "    1.111               0.000 clk_150 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834808691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657834808691 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1657834808703 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1657834808747 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1657834810893 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1657834811004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.713 " "Worst-case setup slack is 0.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834811015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834811015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.713               0.000 clk_150  " "    0.713               0.000 clk_150 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834811015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657834811015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.591 " "Worst-case hold slack is 0.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834811017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834811017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 clk_150  " "    0.591               0.000 clk_150 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834811017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657834811017 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1657834811021 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1657834811023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.111 " "Worst-case minimum pulse width slack is 1.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834811027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834811027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 clk_150  " "    1.111               0.000 clk_150 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834811027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657834811027 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1657834811035 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1657834811324 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1657834812244 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1657834812290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.235 " "Worst-case setup slack is 4.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834812292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834812292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.235               0.000 clk_150  " "    4.235               0.000 clk_150 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834812292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657834812292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834812297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834812297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clk_150  " "    0.182               0.000 clk_150 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834812297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657834812297 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1657834812299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1657834812303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.133 " "Worst-case minimum pulse width slack is 2.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834812305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834812305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.133               0.000 clk_150  " "    2.133               0.000 clk_150 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834812305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657834812305 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1657834812313 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1657834812492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.408 " "Worst-case setup slack is 4.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834812495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834812495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.408               0.000 clk_150  " "    4.408               0.000 clk_150 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834812495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657834812495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834812501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834812501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 clk_150  " "    0.170               0.000 clk_150 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834812501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657834812501 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1657834812503 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1657834812507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.123 " "Worst-case minimum pulse width slack is 2.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834812510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834812510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.123               0.000 clk_150  " "    2.123               0.000 clk_150 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1657834812510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1657834812510 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1657834813048 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1657834813049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5180 " "Peak virtual memory: 5180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657834813084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 15 00:40:13 2022 " "Processing ended: Fri Jul 15 00:40:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657834813084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657834813084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657834813084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1657834813084 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1  " "Quartus Prime Full Compilation was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1657834813763 ""}
