v 20140308 2
L 600 200 600 2000 3 10 0 0 -1 -1
L 1200 200 1200 2000 3 10 0 0 -1 -1
L 200 200 1200 200 3 10 0 0 -1 -1
L 200 2000 1200 2000 3 10 0 0 -1 -1
L 200 1000 1200 1000 3 10 0 0 -1 -1
L 200 600 600 600 3 10 0 0 -1 -1
L 200 1600 600 1600 3 10 0 0 -1 -1
L 200 1440 200 1760 3 10 0 0 -1 -1
L 200 840 200 1160 3 10 0 0 -1 -1
L 200 440 200 760 3 10 0 0 -1 -1
L 200 1840 200 2000 3 10 0 0 -1 -1
L 200 200 200 360 3 10 0 0 -1 -1
L 200 1240 200 1360 3 10 0 0 -1 -1
T 900 1800 9 8 1 0 0 4 1
T
T 900 800 9 8 1 0 0 4 1
T
P 0 1800 150 1800 1 0 0
{
T 200 1800 5 8 0 0 0 0 1
pintype=in
T 275 1800 9 8 1 1 0 1 1
pinlabel=R
T 150 1845 5 8 1 1 0 6 1
pinnumber=1
T 200 1800 5 8 0 0 0 2 1
pinseq=1
}
V 200 1800 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 1400 150 1400 1 0 0
{
T 200 1400 5 8 0 0 0 0 1
pintype=in
T 275 1400 9 8 1 1 0 1 1
pinlabel=1
T 150 1445 5 8 1 1 0 6 1
pinnumber=2
T 200 1400 5 8 0 0 0 2 1
pinseq=2
}
V 200 1400 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 1200 150 1200 1 0 0
{
T 200 1200 5 8 0 0 0 0 1
pintype=in
T 275 1200 9 8 1 1 0 1 1
pinlabel=S
T 150 1245 5 8 1 1 0 6 1
pinnumber=3
T 200 1200 5 8 0 0 0 2 1
pinseq=3
}
V 200 1200 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 800 150 800 1 0 0
{
T 200 800 5 8 0 0 0 0 1
pintype=in
T 275 800 9 8 1 1 0 1 1
pinlabel=R
T 150 845 5 8 1 1 0 6 1
pinnumber=5
T 200 800 5 8 0 0 0 2 1
pinseq=4
}
V 200 800 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 400 150 400 1 0 0
{
T 200 400 5 8 0 0 0 0 1
pintype=in
T 275 400 9 8 1 1 0 1 1
pinlabel=S
T 150 445 5 8 1 1 0 6 1
pinnumber=6
T 200 400 5 8 0 0 0 2 1
pinseq=5
}
V 200 400 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1400 1800 1200 1800 1 0 0
{
T 1200 1800 5 8 0 0 0 6 1
pintype=out
T 1125 1800 9 8 0 1 0 7 1
pinlabel=Q
T 1250 1845 5 8 1 1 0 0 1
pinnumber=4
T 1200 1800 5 8 0 0 0 8 1
pinseq=6
}
P 1400 800 1200 800 1 0 0
{
T 1200 800 5 8 0 0 0 6 1
pintype=out
T 1125 800 9 8 0 1 0 7 1
pinlabel=Q
T 1250 845 5 8 1 1 0 0 1
pinnumber=7
T 1200 800 5 8 0 0 0 8 1
pinseq=7
}
T 700 2200 8 8 1 1 0 4 1
refdes=DD?
T 700 0 8 8 1 1 0 4 1
value=К555ТР2
T 0 4300 8 8 0 0 0 0 1
device=LOGIC_GATE
T 0 4100 8 8 0 0 0 0 1
description=4 RS-триггера
T 0 3900 8 8 0 0 0 0 1
author=Sergey Stepanov <no.such.process@gmail.com>
T 0 3700 8 8 0 0 0 0 1
dist-license=CC BY-NC-SA 4.0
T 0 3500 8 8 0 0 0 0 1
use-license=personal use only
T 0 3300 8 8 0 0 0 0 1
footprint=DIP16.fp
T 0 3100 8 8 0 0 0 0 1
numslots=2
T 0 2900 8 8 0 0 0 0 1
slotdef=1:1,2,3,5,6,4,7
T 0 2700 8 8 0 0 0 0 1
slotdef=2:10,11,12,14,15,9,13
T 0 2500 8 8 0 0 0 0 1
net=GND:8
T 0 2300 8 8 0 0 0 0 1
net=VCC:16
