Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Dec 18 16:19:38 2018
| Host         : Dell-tsing running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file clock_assembly_control_sets_placed.rpt
| Design       : clock_assembly
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              30 |           12 |
| No           | Yes                   | No                     |              61 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+-------------------+---------------------------+------------------+----------------+
|        Clock Signal        |   Enable Signal   |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------------+-------------------+---------------------------+------------------+----------------+
|  min/cout_reg_0            |                   | hour/l/m_rst_reg          |                1 |              1 |
|  sec/cout                  |                   |                           |                1 |              1 |
|  sec_clock/led1_OBUF       |                   |                           |                1 |              1 |
|  sec/cout                  |                   | min/dout_reg[0]_0         |                1 |              3 |
|  sec_clock/led1_OBUF       |                   | min/dout_reg[0]_0         |                1 |              3 |
|  hour/r/dout_reg[3]_0      |                   | hour/l/dout[3]_i_2__0_n_0 |                2 |              4 |
|  sec/cout                  | sec/dout_reg[0]_0 | min/dout_reg[0]_0         |                2 |              4 |
|  sec_clock/led1_OBUF       | sec/dout_reg[0]_0 | min/dout_reg[0]_0         |                2 |              4 |
|  min/cout_reg_0            |                   | hour/m_rst                |                2 |              5 |
|  seg7/c500/scan_cnt_reg[2] |                   | rst_IBUF                  |                7 |             19 |
|  clk_IBUF_BUFG             |                   | rst_IBUF                  |               13 |             56 |
+----------------------------+-------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 3      |                     2 |
| 4      |                     3 |
| 5      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


