 ** Message System Log
 ** Database: 
 ** Date:   Thu Aug 23 18:05:57 2012


****************
Macro Parameters
****************

Name                            : r_fifo
Family                          : SmartFusion
Output Format                   : VERILOG
Type                            : FIFO
Write Enable                    : Active High
Read Clock                      : Rising
Write Clock                     : Rising
Reset                           : Active Low
Read Enable                     : Active High
Write Depth                     : 512
Write Width                     : 8
Read Depth                      : 512
Read Width                      : 8
Almost Full                     : 2
Almost Empty                    : 1
Flags                           : None
AFFlag Units                    : Write Words
AEFlag Units                    : Write Words
Read Pipe Mode1                 : No Pipe
Count Read After Empty          : No
Count Write After Full          : No
Portname DataIn                 : DATA
Portname DataOut                : Q
Portname AE Port                : AEVAL
Portname AF Port                : AFVAL
Portname Write En               : WE
Portname Read En                : RE
Portname WClock                 : WCLOCK
Portname RClock                 : RCLOCK
Portname AE Flag                : AEMPTY
Portname AF Flag                : AFULL
Portname Full Flag              : FULL
Portname Empty Flag             : EMPTY
Portname Reset                  : RESET


Cascade Configuration:
     Block configuration        : 512x9
     Number of blocks depth wise: 1
     Number of blocks width wise: 1

**************
Compile Report
**************


Netlist Resource Report
=======================

    Microcontroller Subsystem  Used:      0  Total:      1   (0.00%)
    Fabric                     Used:      1  Total:  11520   (0.01%)
    Fabric IO (W/ clocks)      Used:      0  Total:    128   (0.00%)
    Fabric Differential IO     Used:      0  Total:     64   (0.00%)
    Dedicated Analog IO        Used:      0  Total:     43   (0.00%)
    Dedicated MSS IO           Used:      0  Total:     43   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     15   (0.00%)
    MSS GLOBAL                 Used:      0  Total:      3   (0.00%)
    Fabric CCC                 Used:      0  Total:      1   (0.00%)
    MSS CCC                    Used:      0  Total:      1   (0.00%)
    On-chip RC oscillator      Used:      0  Total:      1   (0.00%)
    Main Crystal oscillator    Used:      0  Total:      1   (0.00%)
    32 KHz Crystal oscillator  Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      1  Total:     24   (4.17%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote Verilog netlist to C:/Actelprj/SDRv2_LiberoV9/smartgen\r_fifo\r_fifo.v.

 ** Log Ended:   Thu Aug 23 18:05:59 2012

