#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Nov  4 11:39:00 2021
# Process ID: 6752
# Current directory: C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.runs/synth_1
# Command line: vivado.exe -log claTop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source claTop.tcl
# Log file: C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.runs/synth_1/claTop.vds
# Journal file: C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source claTop.tcl -notrace
Command: synth_design -top claTop -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13232
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'claTop' [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.srcs/sources_1/new/claTop.v:7]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.srcs/sources_1/new/clkdiv.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (1#1) [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.srcs/sources_1/new/clkdiv.v:7]
INFO: [Synth 8-6157] synthesizing module 'cla_adder' [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.srcs/sources_1/new/cla_adder.v:7]
INFO: [Synth 8-6157] synthesizing module 'bitslice' [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.srcs/sources_1/new/bitslice.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bitslice' (2#1) [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.srcs/sources_1/new/bitslice.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cla_adder' (3#1) [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.srcs/sources_1/new/cla_adder.v:7]
WARNING: [Synth 8-689] width (8) of port connection 'sum' does not match port width (5) of module 'cla_adder' [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.srcs/sources_1/new/claTop.v:20]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.srcs/sources_1/new/bin2bcd.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (4#1) [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.srcs/sources_1/new/bin2bcd.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.srcs/sources_1/new/counter.v:7]
INFO: [Synth 8-6155] done synthesizing module 'counter' (5#1) [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.srcs/sources_1/new/counter.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.srcs/sources_1/new/decoder.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (6#1) [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.srcs/sources_1/new/decoder.v:7]
INFO: [Synth 8-6157] synthesizing module 'mux_4_1' [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.srcs/sources_1/new/mux_2_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mux_4_1' (7#1) [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.srcs/sources_1/new/mux_2_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'sevsegdecoder' [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.srcs/sources_1/new/sevsegdecoder.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sevsegdecoder' (8#1) [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.srcs/sources_1/new/sevsegdecoder.v:7]
INFO: [Synth 8-6155] done synthesizing module 'claTop' (9#1) [C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.srcs/sources_1/new/claTop.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1284.203 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc]
WARNING: [Vivado 12-584] No ports matched 'led'. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_cat[7]'. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/chand/Desktop/EE214/PROJECTS/BlackboardRevD.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/claTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/claTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1284.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 32    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   15 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 25    
	   4 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     9|
|4     |LUT3   |     1|
|5     |LUT4   |     6|
|6     |LUT5   |     3|
|7     |LUT6   |    19|
|8     |FDCE   |    18|
|9     |IBUF   |    10|
|10    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1284.203 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1284.203 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1284.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1284.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9cd979d9
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 7 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1284.203 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/chand/Desktop/EE214/PROJECTS/juego_project9/project_9.1/project_9.1.runs/synth_1/claTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file claTop_utilization_synth.rpt -pb claTop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  4 11:39:47 2021...
