INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/harman_Verilog/1112_stopwatch_dot/1112_stopwatch_dot.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_controller
INFO: [VRFC 10-2458] undeclared symbol w_mmin_digit_10, assumed default net type wire [D:/GitHub/harman_Verilog/1112_stopwatch_dot/1112_stopwatch_dot.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:104]
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module digit_splitter
INFO: [VRFC 10-311] analyzing module mux_8x1
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module decoder_3x8
INFO: [VRFC 10-311] analyzing module BCDtoSEG_decoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/harman_Verilog/1112_stopwatch_dot/1112_stopwatch_dot.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch_datapath
INFO: [VRFC 10-2458] undeclared symbol w_min_tick, assumed default net type wire [D:/GitHub/harman_Verilog/1112_stopwatch_dot/1112_stopwatch_dot.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v:77]
INFO: [VRFC 10-311] analyzing module clk_div_stopwatch
INFO: [VRFC 10-311] analyzing module time_clock_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/harman_Verilog/1112_stopwatch_dot/1112_stopwatch_dot.srcs/sim_1/imports/new/tb_stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_stopwatch
