library ieee;
use ieee.std_logic_1164.all;

entity part1 is
	port (SW 	in : std_logic_vector(9 downto 0);
			KEY  	in : std_logic_vector(0 to 3);
			HEX0 	out : std_logic_vector(0 to 6);
			HEX1 	out : std_logic_vector(0 to 6););
end;

architecture Behavior of part1 is
begin
end;
