
---------- Begin Simulation Statistics ----------
simSeconds                                   0.010529                       # Number of seconds simulated (Second)
simTicks                                  10528508500                       # Number of ticks simulated (Tick)
finalTick                                 10528508500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     50.58                       # Real time elapsed on the host (Second)
hostTickRate                                208163854                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     640012                       # Number of bytes of host memory used (Byte)
simInsts                                     39561848                       # Number of instructions simulated (Count)
simOps                                       39561863                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   782194                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     782195                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         21057018                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        42905106                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    33308                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       42113454                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  63084                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              3376550                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1602450                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                4560                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            20276538                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.076955                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.169981                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   7078091     34.91%     34.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3093549     15.26%     50.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2670507     13.17%     63.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2410516     11.89%     75.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1868912      9.22%     84.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1307918      6.45%     90.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    914214      4.51%     95.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    515827      2.54%     97.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    417004      2.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              20276538                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  253593     19.44%     19.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  81496      6.25%     25.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1502      0.12%     25.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                    30      0.00%     25.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                   521      0.04%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     25.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc             46428      3.56%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     29.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 431651     33.09%     62.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                467717     35.85%     98.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             21687      1.66%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                6      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        28757      0.07%      0.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      28615491     67.95%     68.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       479575      1.14%     69.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        317848      0.75%     69.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        16384      0.04%     69.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        16384      0.04%     69.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        24576      0.06%     70.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     70.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc       262144      0.62%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc        16385      0.04%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      7311764     17.36%     88.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      4326186     10.27%     98.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       407119      0.97%     99.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       290841      0.69%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       42113454                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.999972                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1304631                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.030979                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                103734775                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                45268129                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        40628428                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   2136386                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  1047338                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           995353                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    42286823                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      1102505                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          41808083                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       7621699                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    305371                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           12222174                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        8725343                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4600475                       # Number of stores executed (Count)
system.cpu.numRate                           1.985470                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                           39516                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          780480                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    39561848                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      39561863                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.532256                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.532256                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.878796                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.878796                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   52723344                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  28355317                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     1179675                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     686839                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                   1624867                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   335872                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        7760800                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4689610                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       847505                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       351448                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 9979238                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           7547917                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            188832                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              5455001                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 5430552                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.995518                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          593057                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             591059                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1998                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted        19919                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         3376176                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           28748                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            176492                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     19752577                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.002871                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.781610                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         9594391     48.57%     48.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3100582     15.70%     64.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1483666      7.51%     71.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          992671      5.03%     76.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          620445      3.14%     79.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          693602      3.51%     83.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          652834      3.31%     86.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          265946      1.35%     88.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2348440     11.89%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     19752577                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             39561848                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               39561863                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    11515197                       # Number of memory references committed (Count)
system.cpu.commit.loads                       7164559                       # Number of loads committed (Count)
system.cpu.commit.amos                             17                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          25                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8127089                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     995348                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    38444128                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1174816                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        24601      0.06%      0.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     26890436     67.97%     68.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       479462      1.21%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       316295      0.80%     70.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        16384      0.04%     70.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        16384      0.04%     70.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        24576      0.06%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc       262144      0.66%     70.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc        16384      0.04%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      6795931     17.18%     88.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      4059790     10.26%     98.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       368645      0.93%     99.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       290831      0.74%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     39561863                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2348440                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       10393001                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          10393001                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      10393001                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         10393001                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       201087                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          201087                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       201087                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         201087                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  10815531925                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  10815531925                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  10815531925                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  10815531925                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     10594088                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      10594088                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     10594088                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     10594088                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.018981                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.018981                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.018981                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.018981                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 53785.336322                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 53785.336322                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 53785.336322                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 53785.336322                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs       161336                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets       107744                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         3578                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets         1219                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      45.091112                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    88.387203                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        21193                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             21193                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       152904                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        152904                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       152904                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       152904                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        48183                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        48183                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        48183                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        48183                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   2723086999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2723086999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   2723086999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   2723086999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.004548                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.004548                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.004548                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.004548                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 56515.513750                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 56515.513750                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 56515.513750                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 56515.513750                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  48058                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            8                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            8                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            5                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            5                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       276500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       276500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           13                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           13                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.384615                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.384615                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        55300                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        55300                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data            2                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            2                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            3                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            3                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       190500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       190500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.230769                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.230769                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        63500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        63500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data      6078477                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         6078477                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       164999                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        164999                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   9247973500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   9247973500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      6243476                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      6243476                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.026427                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.026427                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 56048.663931                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 56048.663931                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       126102                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       126102                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        38897                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        38897                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2355436000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2355436000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.006230                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.006230                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 60555.724092                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 60555.724092                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            9                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            9                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            9                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            9                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data           16                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              16                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data        62000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total        62000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           17                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           17                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.058824                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.058824                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        62000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        62000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            1                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            1                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data        61000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total        61000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.058824                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.058824                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        61000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        61000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4314524                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4314524                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        36088                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        36088                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1567558425                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1567558425                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4350612                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4350612                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.008295                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.008295                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 43437.109981                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 43437.109981                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        26802                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        26802                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         9286                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         9286                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    367650999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    367650999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002134                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002134                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 39591.966293                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 39591.966293                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10528508500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           127.947045                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             10441220                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              48186                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             216.685759                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              152000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   127.947045                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999586                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999586                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          128                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           21236440                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          21236440                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10528508500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  6018873                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               5238733                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   8263124                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                574689                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 181119                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              5265734                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 12390                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               44730788                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 27775                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10528508500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10528508500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            7164479                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       45941635                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     9979238                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            6021611                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      12918041                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  386986                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  257                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           210                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   5632678                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 68277                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           20276538                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.265757                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.911958                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 10417666     51.38%     51.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1348464      6.65%     58.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1336534      6.59%     64.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1043094      5.14%     69.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   922050      4.55%     74.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1491319      7.35%     81.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   696457      3.43%     85.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   700272      3.45%     88.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2320682     11.45%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             20276538                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.473915                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.181773                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        5581215                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           5581215                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       5581215                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          5581215                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        51460                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           51460                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        51460                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          51460                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   1222749999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   1222749999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   1222749999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   1222749999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      5632675                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       5632675                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      5632675                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      5632675                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.009136                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.009136                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.009136                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.009136                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 23761.173708                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 23761.173708                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 23761.173708                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 23761.173708                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs         1151                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           23                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      50.043478                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        49569                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             49569                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         1453                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          1453                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         1453                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         1453                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        50007                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        50007                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        50007                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        50007                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   1146082500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   1146082500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   1146082500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   1146082500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.008878                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.008878                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.008878                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.008878                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 22918.441418                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 22918.441418                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 22918.441418                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 22918.441418                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                  49569                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      5581215                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         5581215                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        51460                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         51460                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   1222749999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   1222749999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      5632675                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      5632675                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.009136                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.009136                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 23761.173708                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 23761.173708                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         1453                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         1453                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        50007                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        50007                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   1146082500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   1146082500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.008878                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.008878                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 22918.441418                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 22918.441418                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10528508500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           372.146044                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              5631220                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              50005                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             112.613139                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   372.146044                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.726848                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.726848                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          436                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           97                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          159                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          153                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.851562                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           11315355                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          11315355                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10528508500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    181119                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     612357                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   467041                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               42938414                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               165213                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  7760800                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4689610                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 33267                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     57775                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   392894                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            520                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          80288                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       115847                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               196135                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 41683941                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                41623781                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  19838952                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  29192752                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.976718                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.679585                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10528508500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10528508500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     1333659                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  596241                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 4315                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 520                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 338972                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 4105                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   4254                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            7164559                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.007345                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            20.692717                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                6981971     97.45%     97.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 4305      0.06%     97.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1589      0.02%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 2123      0.03%     97.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 2570      0.04%     97.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 2571      0.04%     97.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  981      0.01%     97.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1276      0.02%     97.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                10676      0.15%     97.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                24937      0.35%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              56462      0.79%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              29543      0.41%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              15816      0.22%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              11902      0.17%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               3137      0.04%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               2274      0.03%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               2054      0.03%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                816      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                884      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                632      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                547      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                438      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                473      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                715      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                509      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                427      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                415      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                359      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                330      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                279      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             3548      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1154                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              7164559                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10528508500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10528508500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  10528508500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 181119                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  6280840                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1494415                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        1568447                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   8484396                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2267321                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               44066734                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 41522                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1102407                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1388816                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  90437                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            30541082                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    56983674                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 55784114                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   1199560                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              27726305                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  2814777                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                   33629                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing               33628                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2634631                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         60288148                       # The number of ROB reads (Count)
system.cpu.rob.writes                        86402944                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 39561848                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   39561863                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  4121                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples     15836.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       827.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     42005.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.011810965750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          951                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          951                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              156800                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              14876                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       98069                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      70762                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     98069                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    70762                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  55237                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                 54926                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 98069                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                70762                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   28754                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    7338                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    5576                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    1142                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    285                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    289                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    646                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    821                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    856                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    979                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   1084                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    980                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    983                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    967                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   1004                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   1116                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    978                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    986                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    966                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    964                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    958                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    955                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          951                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      45.013670                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     30.251356                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    326.798658                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511           948     99.68%     99.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.11%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.11%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.11%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           951                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          951                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.626709                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.601037                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.939474                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              651     68.45%     68.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               15      1.58%     70.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              275     28.92%     98.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                9      0.95%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.11%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           951                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 3535168                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 6276416                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              4528768                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              596135340.53755093                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              430143357.91247165                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   10528502000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      62361.19                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        52928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      2688320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      1011968                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 5027112.814697352238                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 255337211.343847990036                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 96116938.120912373066                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst        50007                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        48062                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        70762                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     25988750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1261243750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 261027803000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst       519.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     26242.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   3688813.25                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst      3200320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      3075968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        6276288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst      3200320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      3200320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1356352                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1356352                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst        50005                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        48062                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           98067                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        21193                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          21193                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      303967081                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      292156102                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         596123183                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    303967081                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     303967081                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    128826604                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        128826604                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    128826604                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     303967081                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     292156102                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        724949788                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                42832                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               15812                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3092                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         3043                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         5339                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         2560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          705                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1331                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         3352                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         2710                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         2722                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2738                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         2039                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1378                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1309                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1279                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         2182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         7053                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         2445                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          449                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          424                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          547                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          268                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         1418                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          529                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          528                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          522                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          548                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          530                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          563                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          530                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         1584                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               484132500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             214160000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1287232500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11303.06                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30053.06                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               34982                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              14615                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            81.67                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           92.43                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         9038                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   414.987387                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   251.194219                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   369.128571                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2779     30.75%     30.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1029     11.39%     42.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1471     16.28%     58.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          882      9.76%     68.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          404      4.47%     72.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          220      2.43%     75.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          154      1.70%     76.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          183      2.02%     78.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1916     21.20%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         9038                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               2741248                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            1011968                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              260.364324                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               96.116938                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.79                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.03                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.75                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               84.57                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  10528508500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        38256120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        20318430                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      158022480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      44573580                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 830993280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   4316458950                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    408034560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    5816657400                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   552.467370                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1018428000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    351520000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   9158560500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        26325180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        13980780                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      147783720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      37965060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 830993280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   4161526680                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    538503840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    5757078540                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   546.808557                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1355866750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    351520000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   8821121750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  10528508500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               88904                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         21193                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean         49569                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             26865                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               9162                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              9162                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           50007                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          38900                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            125                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port       149581                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       144306                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  293887                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port      6372736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      4432256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 10804992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              98194                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    98194    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                98194                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10528508500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           498196500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          250282750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          253434500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         195821                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        97627                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
