

================================================================
== Vivado HLS Report for 'singleGUV'
================================================================
* Date:           Thu Jan 09 15:26:25 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        new
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  18.00|     15.34|        2.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1437|  1437|  1437|  1437|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1432|  1432|       179|          -|          -|     8|    no    |
        | + Loop 1.1  |   176|   176|        22|          -|          -|     8|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    383|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|     14|    933|   2103|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    230|
|Register         |        -|      -|    638|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|     14|   1571|   2716|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|     17|      4|     15|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +-------------------------+----------------------+---------+-------+-----+------+
    |DCT_8x8_2D_dadd_6dEe_U2  |DCT_8x8_2D_dadd_6dEe  |        0|      3|  430|  1130|
    |DCT_8x8_2D_dmul_6eOg_U3  |DCT_8x8_2D_dmul_6eOg  |        0|     11|  275|   558|
    |DCT_8x8_2D_fpext_cud_U1  |DCT_8x8_2D_fpext_cud  |        0|      0|  100|   138|
    |DCT_8x8_2D_fptrunbkb_U0  |DCT_8x8_2D_fptrunbkb  |        0|      0|  128|   277|
    +-------------------------+----------------------+---------+-------+-----+------+
    |Total                    |                      |        0|     14|  933|  2103|
    +-------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_21_fu_256_p2     |     +    |      0|  0|   8|           8|           8|
    |tmp_22_fu_266_p2     |     +    |      0|  0|   8|           8|           8|
    |tmp_23_fu_305_p2     |     +    |      0|  0|   8|           8|           8|
    |tmp_24_fu_315_p2     |     +    |      0|  0|   8|           8|           8|
    |tmp_26_fu_337_p2     |     +    |      0|  0|   8|           8|           8|
    |x_fu_282_p2          |     +    |      0|  0|   4|           4|           1|
    |y_fu_353_p2          |     +    |      0|  0|   4|           4|           1|
    |exitcond1_fu_276_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_fu_347_p2   |   icmp   |      0|  0|   2|           4|           5|
    |tmp_fu_173_p2        |   icmp   |      0|  0|  11|          32|           1|
    |tmp_i1_fu_185_p2     |   icmp   |      0|  0|   2|           4|           1|
    |tmp_i2_fu_288_p2     |   icmp   |      0|  0|   2|           4|           1|
    |tmp_i3_fu_359_p2     |   icmp   |      0|  0|   2|           4|           1|
    |tmp_i_fu_179_p2      |   icmp   |      0|  0|   2|           4|           1|
    |G_2_in_v_fu_373_p3   |  select  |      0|  0|  64|           1|          64|
    |tmp_12_fu_365_p3     |  select  |      0|  0|  62|           1|          62|
    |tmp_2_fu_294_p3      |  select  |      0|  0|  62|           1|          62|
    |tmp_4_fu_196_p3      |  select  |      0|  0|  62|           1|          62|
    |tmp_6_fu_204_p3      |  select  |      0|  0|  62|           1|          62|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 383|         109|         369|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |G_fu_42             |  32|          2|   32|         64|
    |ap_NS_fsm           |  24|         30|    1|         30|
    |cosMat_address0     |   6|          5|    6|         30|
    |grp_fu_135_p0       |  32|          4|   32|        128|
    |grp_fu_144_p0       |  64|          6|   64|        384|
    |grp_fu_144_p1       |  64|          6|   64|        384|
    |x_assign_1_reg_121  |   4|          2|    4|          8|
    |x_assign_reg_110    |   4|          2|    4|          8|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 230|         57|  207|       1036|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |G_2_in_reg_530         |  64|   0|   64|          0|
    |G_2_in_v_reg_525       |  64|   0|   64|          0|
    |G_fu_42                |  32|   0|   32|          0|
    |ap_CS_fsm              |  29|   0|   29|          0|
    |cosMat_addr_2_reg_492  |   6|   0|    6|          0|
    |cosMat_addr_3_reg_497  |   6|   0|    6|          0|
    |reg_152                |  64|   0|   64|          0|
    |reg_157                |  64|   0|   64|          0|
    |reg_163                |  64|   0|   64|          0|
    |reg_168                |  64|   0|   64|          0|
    |tmp_16_reg_520         |  64|   0|   64|          0|
    |tmp_19_cast_reg_434    |   4|   0|    8|          4|
    |tmp_21_cast_reg_444    |   4|   0|    8|          4|
    |tmp_23_cast_reg_454    |   4|   0|    8|          4|
    |tmp_2_reg_482          |  12|   0|   64|         52|
    |tmp_7_reg_449          |  64|   0|   64|          0|
    |tmp_i1_reg_414         |   1|   0|    1|          0|
    |tmp_i2_reg_477         |   1|   0|    1|          0|
    |tmp_i3_reg_510         |   1|   0|    1|          0|
    |tmp_i_reg_409          |   1|   0|    1|          0|
    |tmp_reg_404            |   1|   0|    1|          0|
    |u_cast1_cast_reg_439   |   4|   0|    8|          4|
    |v_cast2_cast_reg_429   |   4|   0|    8|          4|
    |x_assign_1_reg_121     |   4|   0|    4|          0|
    |x_assign_reg_110       |   4|   0|    4|          0|
    |x_reg_472              |   4|   0|    4|          0|
    |y_reg_505              |   4|   0|    4|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 638|   0|  710|         72|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |   singleGUV  | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |   singleGUV  | return value |
|ap_start         |  in |    1| ap_ctrl_hs |   singleGUV  | return value |
|ap_done          | out |    1| ap_ctrl_hs |   singleGUV  | return value |
|ap_idle          | out |    1| ap_ctrl_hs |   singleGUV  | return value |
|ap_ready         | out |    1| ap_ctrl_hs |   singleGUV  | return value |
|ap_return        | out |   32| ap_ctrl_hs |   singleGUV  | return value |
|subimg_address0  | out |    6|  ap_memory |    subimg    |     array    |
|subimg_ce0       | out |    1|  ap_memory |    subimg    |     array    |
|subimg_q0        |  in |   32|  ap_memory |    subimg    |     array    |
|u                |  in |    4|   ap_none  |       u      |    scalar    |
|v                |  in |    4|   ap_none  |       v      |    scalar    |
|inv              |  in |   32|   ap_none  |      inv     |    scalar    |
|cosMat_address0  | out |    6|  ap_memory |    cosMat    |     array    |
|cosMat_ce0       | out |    1|  ap_memory |    cosMat    |     array    |
|cosMat_q0        |  in |   32|  ap_memory |    cosMat    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 29
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond1)
7 --> 
	8  / true
8 --> 
	9  / (!exitcond)
	6  / (exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	8  / true
* FSM state operations: 

 <State 1>: 2.52ns
ST_1: G (6)  [1/1] 0.00ns
:0  %G = alloca float

ST_1: inv_read (7)  [1/1] 0.00ns
:1  %inv_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inv)

ST_1: v_read (8)  [1/1] 0.00ns
:2  %v_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %v)

ST_1: u_read (9)  [1/1] 0.00ns
:3  %u_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %u)

ST_1: tmp (16)  [1/1] 2.52ns  loc: definition.cpp:75
:10  %tmp = icmp eq i32 %inv_read, 0

ST_1: tmp_i (17)  [1/1] 1.88ns  loc: definition.cpp:62->definition.cpp:76
:11  %tmp_i = icmp eq i4 %u_read, 0

ST_1: tmp_i1 (19)  [1/1] 1.88ns  loc: definition.cpp:62->definition.cpp:76
:13  %tmp_i1 = icmp eq i4 %v_read, 0

ST_1: StgValue_37 (22)  [1/1] 1.57ns
:16  store float 0.000000e+00, float* %G


 <State 2>: 15.34ns
ST_2: tmp_4 (18)  [1/1] 1.37ns  loc: definition.cpp:76
:12  %tmp_4 = select i1 %tmp_i, double 0x3FC6A09E60000000, double 2.500000e-01

ST_2: tmp_6 (20)  [1/1] 1.37ns  loc: definition.cpp:76
:14  %tmp_6 = select i1 %tmp_i1, double 0x3FE6A09E60000000, double 1.000000e+00

ST_2: tmp_7 (21)  [4/4] 13.97ns  loc: definition.cpp:76
:15  %tmp_7 = fmul double %tmp_4, %tmp_6


 <State 3>: 13.97ns
ST_3: tmp_7 (21)  [3/4] 13.97ns  loc: definition.cpp:76
:15  %tmp_7 = fmul double %tmp_4, %tmp_6


 <State 4>: 13.97ns
ST_4: tmp_7 (21)  [2/4] 13.97ns  loc: definition.cpp:76
:15  %tmp_7 = fmul double %tmp_4, %tmp_6


 <State 5>: 13.97ns
ST_5: v_cast2_cast (10)  [1/1] 0.00ns
:4  %v_cast2_cast = zext i4 %v_read to i8

ST_5: tmp_18 (11)  [1/1] 0.00ns
:5  %tmp_18 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %v_read, i3 0)

ST_5: tmp_19_cast (12)  [1/1] 0.00ns
:6  %tmp_19_cast = zext i7 %tmp_18 to i8

ST_5: u_cast1_cast (13)  [1/1] 0.00ns
:7  %u_cast1_cast = zext i4 %u_read to i8

ST_5: tmp_19 (14)  [1/1] 0.00ns
:8  %tmp_19 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %u_read, i3 0)

ST_5: tmp_21_cast (15)  [1/1] 0.00ns
:9  %tmp_21_cast = zext i7 %tmp_19 to i8

ST_5: tmp_7 (21)  [1/4] 13.97ns  loc: definition.cpp:76
:15  %tmp_7 = fmul double %tmp_4, %tmp_6

ST_5: StgValue_50 (23)  [1/1] 1.57ns  loc: definition.cpp:73
:17  br label %.loopexit


 <State 6>: 4.43ns
ST_6: x_assign (25)  [1/1] 0.00ns
.loopexit:0  %x_assign = phi i4 [ 0, %0 ], [ %x, %.loopexit.loopexit ]

ST_6: x_assign_cast2_cast (26)  [1/1] 0.00ns  loc: definition.cpp:73
.loopexit:1  %x_assign_cast2_cast = zext i4 %x_assign to i8

ST_6: tmp_20 (27)  [1/1] 0.00ns  loc: definition.cpp:73
.loopexit:2  %tmp_20 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %x_assign, i3 0)

ST_6: tmp_23_cast (28)  [1/1] 0.00ns  loc: definition.cpp:76
.loopexit:3  %tmp_23_cast = zext i7 %tmp_20 to i8

ST_6: tmp_21 (29)  [1/1] 1.72ns  loc: definition.cpp:76
.loopexit:4  %tmp_21 = add i8 %x_assign_cast2_cast, %tmp_21_cast

ST_6: tmp_24_cast (30)  [1/1] 0.00ns  loc: definition.cpp:76
.loopexit:5  %tmp_24_cast = zext i8 %tmp_21 to i32

ST_6: cosMat_addr (31)  [1/1] 0.00ns  loc: definition.cpp:76
.loopexit:6  %cosMat_addr = getelementptr [64 x float]* %cosMat, i32 0, i32 %tmp_24_cast

ST_6: tmp_22 (32)  [1/1] 1.72ns  loc: definition.cpp:78
.loopexit:7  %tmp_22 = add i8 %u_cast1_cast, %tmp_23_cast

ST_6: tmp_25_cast (33)  [1/1] 0.00ns  loc: definition.cpp:78
.loopexit:8  %tmp_25_cast = zext i8 %tmp_22 to i32

ST_6: cosMat_addr_1 (34)  [1/1] 0.00ns  loc: definition.cpp:78
.loopexit:9  %cosMat_addr_1 = getelementptr [64 x float]* %cosMat, i32 0, i32 %tmp_25_cast

ST_6: exitcond1 (35)  [1/1] 1.88ns  loc: definition.cpp:73
.loopexit:10  %exitcond1 = icmp eq i4 %x_assign, -8

ST_6: empty (36)  [1/1] 0.00ns
.loopexit:11  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_6: x (37)  [1/1] 0.80ns  loc: definition.cpp:73
.loopexit:12  %x = add i4 %x_assign, 1

ST_6: StgValue_64 (38)  [1/1] 0.00ns  loc: definition.cpp:73
.loopexit:13  br i1 %exitcond1, label %1, label %.preheader.preheader

ST_6: cosMat_load (40)  [2/2] 2.71ns  loc: definition.cpp:76
.preheader.preheader:0  %cosMat_load = load float* %cosMat_addr, align 4

ST_6: tmp_i2 (42)  [1/1] 1.88ns  loc: definition.cpp:62->definition.cpp:78
.preheader.preheader:2  %tmp_i2 = icmp eq i4 %x_assign, 0

ST_6: cosMat_load_2 (44)  [2/2] 2.71ns  loc: definition.cpp:78
.preheader.preheader:4  %cosMat_load_2 = load float* %cosMat_addr_1, align 4

ST_6: G_load (91)  [1/1] 0.00ns  loc: definition.cpp:81
:0  %G_load = load float* %G

ST_6: StgValue_69 (92)  [1/1] 0.00ns  loc: definition.cpp:81
:1  ret float %G_load


 <State 7>: 8.26ns
ST_7: cosMat_load (40)  [1/2] 2.71ns  loc: definition.cpp:76
.preheader.preheader:0  %cosMat_load = load float* %cosMat_addr, align 4

ST_7: tmp_s (41)  [1/1] 5.55ns  loc: definition.cpp:76
.preheader.preheader:1  %tmp_s = fpext float %cosMat_load to double

ST_7: tmp_2 (43)  [1/1] 1.37ns  loc: definition.cpp:78
.preheader.preheader:3  %tmp_2 = select i1 %tmp_i2, double 0x3FC6A09E60000000, double 2.500000e-01

ST_7: cosMat_load_2 (44)  [1/2] 2.71ns  loc: definition.cpp:78
.preheader.preheader:4  %cosMat_load_2 = load float* %cosMat_addr_1, align 4

ST_7: tmp_3 (45)  [1/1] 5.55ns  loc: definition.cpp:78
.preheader.preheader:5  %tmp_3 = fpext float %cosMat_load_2 to double

ST_7: StgValue_75 (46)  [1/1] 1.57ns  loc: definition.cpp:74
.preheader.preheader:6  br label %.preheader


 <State 8>: 4.43ns
ST_8: x_assign_1 (48)  [1/1] 0.00ns
.preheader:0  %x_assign_1 = phi i4 [ %y, %_ifconv ], [ 0, %.preheader.preheader ]

ST_8: x_assign_1_cast1_cas (49)  [1/1] 0.00ns  loc: definition.cpp:76
.preheader:1  %x_assign_1_cast1_cas = zext i4 %x_assign_1 to i8

ST_8: tmp_23 (50)  [1/1] 1.72ns  loc: definition.cpp:76
.preheader:2  %tmp_23 = add i8 %x_assign_1_cast1_cas, %tmp_23_cast

ST_8: tmp_26_cast (51)  [1/1] 0.00ns  loc: definition.cpp:76
.preheader:3  %tmp_26_cast = zext i8 %tmp_23 to i32

ST_8: subimg_addr (52)  [1/1] 0.00ns  loc: definition.cpp:76
.preheader:4  %subimg_addr = getelementptr [64 x float]* %subimg, i32 0, i32 %tmp_26_cast

ST_8: tmp_24 (53)  [1/1] 1.72ns  loc: definition.cpp:76
.preheader:5  %tmp_24 = add i8 %x_assign_1_cast1_cas, %tmp_19_cast

ST_8: tmp_27_cast (54)  [1/1] 0.00ns  loc: definition.cpp:76
.preheader:6  %tmp_27_cast = zext i8 %tmp_24 to i32

ST_8: cosMat_addr_2 (55)  [1/1] 0.00ns  loc: definition.cpp:76
.preheader:7  %cosMat_addr_2 = getelementptr [64 x float]* %cosMat, i32 0, i32 %tmp_27_cast

ST_8: tmp_25 (56)  [1/1] 0.00ns  loc: definition.cpp:74
.preheader:8  %tmp_25 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %x_assign_1, i3 0)

ST_8: tmp_29_cast (57)  [1/1] 0.00ns  loc: definition.cpp:78
.preheader:9  %tmp_29_cast = zext i7 %tmp_25 to i8

ST_8: tmp_26 (58)  [1/1] 1.72ns  loc: definition.cpp:78
.preheader:10  %tmp_26 = add i8 %v_cast2_cast, %tmp_29_cast

ST_8: tmp_30_cast (59)  [1/1] 0.00ns  loc: definition.cpp:78
.preheader:11  %tmp_30_cast = zext i8 %tmp_26 to i32

ST_8: cosMat_addr_3 (60)  [1/1] 0.00ns  loc: definition.cpp:78
.preheader:12  %cosMat_addr_3 = getelementptr [64 x float]* %cosMat, i32 0, i32 %tmp_30_cast

ST_8: exitcond (61)  [1/1] 1.88ns  loc: definition.cpp:74
.preheader:13  %exitcond = icmp eq i4 %x_assign_1, -8

ST_8: empty_3 (62)  [1/1] 0.00ns
.preheader:14  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_8: y (63)  [1/1] 0.80ns  loc: definition.cpp:74
.preheader:15  %y = add i4 %x_assign_1, 1

ST_8: StgValue_92 (64)  [1/1] 0.00ns  loc: definition.cpp:74
.preheader:16  br i1 %exitcond, label %.loopexit.loopexit, label %_ifconv

ST_8: subimg_load (67)  [2/2] 2.71ns  loc: definition.cpp:76
_ifconv:1  %subimg_load = load float* %subimg_addr, align 4

ST_8: tmp_i3 (75)  [1/1] 1.88ns  loc: definition.cpp:62->definition.cpp:78
_ifconv:9  %tmp_i3 = icmp eq i4 %x_assign_1, 0

ST_8: StgValue_95 (89)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 9>: 15.34ns
ST_9: subimg_load (67)  [1/2] 2.71ns  loc: definition.cpp:76
_ifconv:1  %subimg_load = load float* %subimg_addr, align 4

ST_9: tmp_8 (68)  [1/1] 5.55ns  loc: definition.cpp:76
_ifconv:2  %tmp_8 = fpext float %subimg_load to double

ST_9: tmp_12 (76)  [1/1] 1.37ns  loc: definition.cpp:78
_ifconv:10  %tmp_12 = select i1 %tmp_i3, double 0x3FE6A09E60000000, double 1.000000e+00

ST_9: tmp_13 (77)  [4/4] 13.97ns  loc: definition.cpp:78
_ifconv:11  %tmp_13 = fmul double %tmp_2, %tmp_12


 <State 10>: 13.97ns
ST_10: tmp_9 (69)  [4/4] 13.97ns  loc: definition.cpp:76
_ifconv:3  %tmp_9 = fmul double %tmp_7, %tmp_8

ST_10: tmp_13 (77)  [3/4] 13.97ns  loc: definition.cpp:78
_ifconv:11  %tmp_13 = fmul double %tmp_2, %tmp_12


 <State 11>: 13.97ns
ST_11: tmp_9 (69)  [3/4] 13.97ns  loc: definition.cpp:76
_ifconv:3  %tmp_9 = fmul double %tmp_7, %tmp_8

ST_11: tmp_13 (77)  [2/4] 13.97ns  loc: definition.cpp:78
_ifconv:11  %tmp_13 = fmul double %tmp_2, %tmp_12


 <State 12>: 13.97ns
ST_12: tmp_9 (69)  [2/4] 13.97ns  loc: definition.cpp:76
_ifconv:3  %tmp_9 = fmul double %tmp_7, %tmp_8

ST_12: tmp_13 (77)  [1/4] 13.97ns  loc: definition.cpp:78
_ifconv:11  %tmp_13 = fmul double %tmp_2, %tmp_12


 <State 13>: 13.97ns
ST_13: tmp_9 (69)  [1/4] 13.97ns  loc: definition.cpp:76
_ifconv:3  %tmp_9 = fmul double %tmp_7, %tmp_8

ST_13: tmp_14 (78)  [4/4] 13.97ns  loc: definition.cpp:78
_ifconv:12  %tmp_14 = fmul double %tmp_13, %tmp_8


 <State 14>: 13.97ns
ST_14: tmp_1 (70)  [4/4] 13.97ns  loc: definition.cpp:76
_ifconv:4  %tmp_1 = fmul double %tmp_9, %tmp_s

ST_14: tmp_14 (78)  [3/4] 13.97ns  loc: definition.cpp:78
_ifconv:12  %tmp_14 = fmul double %tmp_13, %tmp_8


 <State 15>: 13.97ns
ST_15: tmp_1 (70)  [3/4] 13.97ns  loc: definition.cpp:76
_ifconv:4  %tmp_1 = fmul double %tmp_9, %tmp_s

ST_15: tmp_14 (78)  [2/4] 13.97ns  loc: definition.cpp:78
_ifconv:12  %tmp_14 = fmul double %tmp_13, %tmp_8


 <State 16>: 13.97ns
ST_16: tmp_1 (70)  [2/4] 13.97ns  loc: definition.cpp:76
_ifconv:4  %tmp_1 = fmul double %tmp_9, %tmp_s

ST_16: cosMat_load_1 (71)  [2/2] 2.71ns  loc: definition.cpp:76
_ifconv:5  %cosMat_load_1 = load float* %cosMat_addr_2, align 4

ST_16: tmp_14 (78)  [1/4] 13.97ns  loc: definition.cpp:78
_ifconv:12  %tmp_14 = fmul double %tmp_13, %tmp_8


 <State 17>: 13.97ns
ST_17: tmp_1 (70)  [1/4] 13.97ns  loc: definition.cpp:76
_ifconv:4  %tmp_1 = fmul double %tmp_9, %tmp_s

ST_17: cosMat_load_1 (71)  [1/2] 2.71ns  loc: definition.cpp:76
_ifconv:5  %cosMat_load_1 = load float* %cosMat_addr_2, align 4

ST_17: tmp_5 (72)  [1/1] 5.55ns  loc: definition.cpp:76
_ifconv:6  %tmp_5 = fpext float %cosMat_load_1 to double

ST_17: tmp_15 (79)  [4/4] 13.97ns  loc: definition.cpp:78
_ifconv:13  %tmp_15 = fmul double %tmp_14, %tmp_3


 <State 18>: 13.97ns
ST_18: tmp_10 (73)  [4/4] 13.97ns  loc: definition.cpp:76
_ifconv:7  %tmp_10 = fmul double %tmp_1, %tmp_5

ST_18: tmp_15 (79)  [3/4] 13.97ns  loc: definition.cpp:78
_ifconv:13  %tmp_15 = fmul double %tmp_14, %tmp_3


 <State 19>: 13.97ns
ST_19: tmp_10 (73)  [3/4] 13.97ns  loc: definition.cpp:76
_ifconv:7  %tmp_10 = fmul double %tmp_1, %tmp_5

ST_19: tmp_15 (79)  [2/4] 13.97ns  loc: definition.cpp:78
_ifconv:13  %tmp_15 = fmul double %tmp_14, %tmp_3

ST_19: cosMat_load_3 (80)  [2/2] 2.71ns  loc: definition.cpp:78
_ifconv:14  %cosMat_load_3 = load float* %cosMat_addr_3, align 4


 <State 20>: 13.97ns
ST_20: tmp_10 (73)  [2/4] 13.97ns  loc: definition.cpp:76
_ifconv:7  %tmp_10 = fmul double %tmp_1, %tmp_5

ST_20: tmp_15 (79)  [1/4] 13.97ns  loc: definition.cpp:78
_ifconv:13  %tmp_15 = fmul double %tmp_14, %tmp_3

ST_20: cosMat_load_3 (80)  [1/2] 2.71ns  loc: definition.cpp:78
_ifconv:14  %cosMat_load_3 = load float* %cosMat_addr_3, align 4

ST_20: tmp_16 (81)  [1/1] 5.55ns  loc: definition.cpp:78
_ifconv:15  %tmp_16 = fpext float %cosMat_load_3 to double


 <State 21>: 13.97ns
ST_21: tmp_10 (73)  [1/4] 13.97ns  loc: definition.cpp:76
_ifconv:7  %tmp_10 = fmul double %tmp_1, %tmp_5

ST_21: tmp_17 (82)  [4/4] 13.97ns  loc: definition.cpp:78
_ifconv:16  %tmp_17 = fmul double %tmp_15, %tmp_16


 <State 22>: 13.97ns
ST_22: tmp_17 (82)  [3/4] 13.97ns  loc: definition.cpp:78
_ifconv:16  %tmp_17 = fmul double %tmp_15, %tmp_16


 <State 23>: 13.97ns
ST_23: tmp_17 (82)  [2/4] 13.97ns  loc: definition.cpp:78
_ifconv:16  %tmp_17 = fmul double %tmp_15, %tmp_16


 <State 24>: 15.34ns
ST_24: G_load_1 (66)  [1/1] 0.00ns  loc: definition.cpp:76
_ifconv:0  %G_load_1 = load float* %G

ST_24: tmp_11 (74)  [1/1] 5.55ns  loc: definition.cpp:76
_ifconv:8  %tmp_11 = fpext float %G_load_1 to double

ST_24: tmp_17 (82)  [1/4] 13.97ns  loc: definition.cpp:78
_ifconv:16  %tmp_17 = fmul double %tmp_15, %tmp_16

ST_24: G_2_in_v (83)  [1/1] 1.37ns  loc: definition.cpp:75
_ifconv:17  %G_2_in_v = select i1 %tmp, double %tmp_10, double %tmp_17


 <State 25>: 14.77ns
ST_25: G_2_in (84)  [4/4] 14.77ns  loc: definition.cpp:76
_ifconv:18  %G_2_in = fadd double %tmp_11, %G_2_in_v


 <State 26>: 14.77ns
ST_26: G_2_in (84)  [3/4] 14.77ns  loc: definition.cpp:76
_ifconv:18  %G_2_in = fadd double %tmp_11, %G_2_in_v


 <State 27>: 14.77ns
ST_27: G_2_in (84)  [2/4] 14.77ns  loc: definition.cpp:76
_ifconv:18  %G_2_in = fadd double %tmp_11, %G_2_in_v


 <State 28>: 14.77ns
ST_28: G_2_in (84)  [1/4] 14.77ns  loc: definition.cpp:76
_ifconv:18  %G_2_in = fadd double %tmp_11, %G_2_in_v


 <State 29>: 8.07ns
ST_29: G_1 (85)  [1/1] 6.50ns  loc: definition.cpp:76
_ifconv:19  %G_1 = fptrunc double %G_2_in to float

ST_29: StgValue_141 (86)  [1/1] 1.57ns  loc: definition.cpp:76
_ifconv:20  store float %G_1, float* %G

ST_29: StgValue_142 (87)  [1/1] 0.00ns  loc: definition.cpp:74
_ifconv:21  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ subimg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ u]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cosMat]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
G                    (alloca           ) [ 011111111111111111111111111111]
inv_read             (read             ) [ 000000000000000000000000000000]
v_read               (read             ) [ 001111000000000000000000000000]
u_read               (read             ) [ 001111000000000000000000000000]
tmp                  (icmp             ) [ 001111111111111111111111111111]
tmp_i                (icmp             ) [ 001000000000000000000000000000]
tmp_i1               (icmp             ) [ 001000000000000000000000000000]
StgValue_37          (store            ) [ 000000000000000000000000000000]
tmp_4                (select           ) [ 000111000000000000000000000000]
tmp_6                (select           ) [ 000111000000000000000000000000]
v_cast2_cast         (zext             ) [ 000000111111111111111111111111]
tmp_18               (bitconcatenate   ) [ 000000000000000000000000000000]
tmp_19_cast          (zext             ) [ 000000111111111111111111111111]
u_cast1_cast         (zext             ) [ 000000111111111111111111111111]
tmp_19               (bitconcatenate   ) [ 000000000000000000000000000000]
tmp_21_cast          (zext             ) [ 000000111111111111111111111111]
tmp_7                (dmul             ) [ 000000111111111111111111111111]
StgValue_50          (br               ) [ 000001111111111111111111111111]
x_assign             (phi              ) [ 000000100000000000000000000000]
x_assign_cast2_cast  (zext             ) [ 000000000000000000000000000000]
tmp_20               (bitconcatenate   ) [ 000000000000000000000000000000]
tmp_23_cast          (zext             ) [ 000000011111111111111111111111]
tmp_21               (add              ) [ 000000000000000000000000000000]
tmp_24_cast          (zext             ) [ 000000000000000000000000000000]
cosMat_addr          (getelementptr    ) [ 000000010000000000000000000000]
tmp_22               (add              ) [ 000000000000000000000000000000]
tmp_25_cast          (zext             ) [ 000000000000000000000000000000]
cosMat_addr_1        (getelementptr    ) [ 000000010000000000000000000000]
exitcond1            (icmp             ) [ 000000111111111111111111111111]
empty                (speclooptripcount) [ 000000000000000000000000000000]
x                    (add              ) [ 000001111111111111111111111111]
StgValue_64          (br               ) [ 000000000000000000000000000000]
tmp_i2               (icmp             ) [ 000000010000000000000000000000]
G_load               (load             ) [ 000000000000000000000000000000]
StgValue_69          (ret              ) [ 000000000000000000000000000000]
cosMat_load          (load             ) [ 000000000000000000000000000000]
tmp_s                (fpext            ) [ 000000001111111111111111111111]
tmp_2                (select           ) [ 000000001111111111111111111111]
cosMat_load_2        (load             ) [ 000000000000000000000000000000]
tmp_3                (fpext            ) [ 000000001111111111111111111111]
StgValue_75          (br               ) [ 000000111111111111111111111111]
x_assign_1           (phi              ) [ 000000001000000000000000000000]
x_assign_1_cast1_cas (zext             ) [ 000000000000000000000000000000]
tmp_23               (add              ) [ 000000000000000000000000000000]
tmp_26_cast          (zext             ) [ 000000000000000000000000000000]
subimg_addr          (getelementptr    ) [ 000000000100000000000000000000]
tmp_24               (add              ) [ 000000000000000000000000000000]
tmp_27_cast          (zext             ) [ 000000000000000000000000000000]
cosMat_addr_2        (getelementptr    ) [ 000000000111111111000000000000]
tmp_25               (bitconcatenate   ) [ 000000000000000000000000000000]
tmp_29_cast          (zext             ) [ 000000000000000000000000000000]
tmp_26               (add              ) [ 000000000000000000000000000000]
tmp_30_cast          (zext             ) [ 000000000000000000000000000000]
cosMat_addr_3        (getelementptr    ) [ 000000000111111111111000000000]
exitcond             (icmp             ) [ 000000111111111111111111111111]
empty_3              (speclooptripcount) [ 000000000000000000000000000000]
y                    (add              ) [ 000000111111111111111111111111]
StgValue_92          (br               ) [ 000000000000000000000000000000]
tmp_i3               (icmp             ) [ 000000000100000000000000000000]
StgValue_95          (br               ) [ 000001111111111111111111111111]
subimg_load          (load             ) [ 000000000000000000000000000000]
tmp_8                (fpext            ) [ 000000000011111110000000000000]
tmp_12               (select           ) [ 000000000011100000000000000000]
tmp_13               (dmul             ) [ 000000000000011110000000000000]
tmp_9                (dmul             ) [ 000000000000001111000000000000]
tmp_14               (dmul             ) [ 000000000000000001111000000000]
tmp_1                (dmul             ) [ 000000000000000000111100000000]
cosMat_load_1        (load             ) [ 000000000000000000000000000000]
tmp_5                (fpext            ) [ 000000000000000000111100000000]
tmp_15               (dmul             ) [ 000000000000000000000111100000]
cosMat_load_3        (load             ) [ 000000000000000000000000000000]
tmp_16               (fpext            ) [ 000000000000000000000111100000]
tmp_10               (dmul             ) [ 000000000000000000000011100000]
G_load_1             (load             ) [ 000000000000000000000000000000]
tmp_11               (fpext            ) [ 000000000000000000000000011110]
tmp_17               (dmul             ) [ 000000000000000000000000000000]
G_2_in_v             (select           ) [ 000000000000000000000000011110]
G_2_in               (dadd             ) [ 000000000000000000000000000001]
G_1                  (fptrunc          ) [ 000000000000000000000000000000]
StgValue_141         (store            ) [ 000000000000000000000000000000]
StgValue_142         (br               ) [ 000000111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="subimg">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subimg"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="u">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inv">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inv"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cosMat">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cosMat"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="G_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="G/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="inv_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inv_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="v_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="4" slack="0"/>
<pin id="54" dir="0" index="1" bw="4" slack="0"/>
<pin id="55" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="u_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="4" slack="0"/>
<pin id="60" dir="0" index="1" bw="4" slack="0"/>
<pin id="61" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="cosMat_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="8" slack="0"/>
<pin id="68" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cosMat_addr/6 "/>
</bind>
</comp>

<comp id="71" class="1004" name="cosMat_addr_1_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="8" slack="0"/>
<pin id="75" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cosMat_addr_1/6 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cosMat_load/6 cosMat_load_2/6 cosMat_load_1/16 cosMat_load_3/19 "/>
</bind>
</comp>

<comp id="84" class="1004" name="subimg_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="0"/>
<pin id="88" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="subimg_addr/8 "/>
</bind>
</comp>

<comp id="91" class="1004" name="cosMat_addr_2_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="8" slack="0"/>
<pin id="95" dir="1" index="3" bw="6" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cosMat_addr_2/8 "/>
</bind>
</comp>

<comp id="98" class="1004" name="cosMat_addr_3_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="6" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cosMat_addr_3/8 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="subimg_load/8 "/>
</bind>
</comp>

<comp id="110" class="1005" name="x_assign_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="1"/>
<pin id="112" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_assign (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="x_assign_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign/6 "/>
</bind>
</comp>

<comp id="121" class="1005" name="x_assign_1_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="1"/>
<pin id="123" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="x_assign_1_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="0"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="1" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign_1/8 "/>
</bind>
</comp>

<comp id="132" class="1004" name="G_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="G_1/29 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_s/7 tmp_3/7 tmp_8/9 tmp_5/17 tmp_16/20 tmp_11/24 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="1"/>
<pin id="142" dir="0" index="1" bw="64" slack="1"/>
<pin id="143" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="G_2_in/25 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_7/2 tmp_13/9 tmp_9/10 tmp_14/13 tmp_1/14 tmp_15/17 tmp_10/18 tmp_17/21 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="5"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G_load/6 G_load_1/24 "/>
</bind>
</comp>

<comp id="152" class="1005" name="reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="7"/>
<pin id="154" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="tmp_s tmp_3 "/>
</bind>
</comp>

<comp id="157" class="1005" name="reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="1"/>
<pin id="159" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 tmp_5 tmp_11 "/>
</bind>
</comp>

<comp id="163" class="1005" name="reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 tmp_14 tmp_15 "/>
</bind>
</comp>

<comp id="168" class="1005" name="reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="1"/>
<pin id="170" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 tmp_1 tmp_10 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_i_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="4" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_i1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="4" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i1/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="StgValue_37_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_4_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="0" index="2" bw="64" slack="0"/>
<pin id="200" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_6_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="0" index="2" bw="64" slack="0"/>
<pin id="208" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="v_cast2_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="4"/>
<pin id="214" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="v_cast2_cast/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_18_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="4"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_19_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="u_cast1_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="4"/>
<pin id="228" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="u_cast1_cast/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_19_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="0" index="1" bw="4" slack="4"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_21_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="x_assign_cast2_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_assign_cast2_cast/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_20_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_23_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_21_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="7" slack="1"/>
<pin id="259" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_24_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_22_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="1"/>
<pin id="268" dir="0" index="1" bw="7" slack="0"/>
<pin id="269" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_25_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="exitcond1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="x_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_i2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i2/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="0" index="2" bw="64" slack="0"/>
<pin id="298" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="x_assign_1_cast1_cas_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_assign_1_cast1_cas/8 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_23_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="7" slack="2"/>
<pin id="308" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/8 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_26_cast_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/8 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_24_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="0" index="1" bw="7" slack="3"/>
<pin id="318" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/8 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_27_cast_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/8 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_25_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/8 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_29_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="0"/>
<pin id="335" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_cast/8 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_26_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="3"/>
<pin id="339" dir="0" index="1" bw="7" slack="0"/>
<pin id="340" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/8 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_30_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_cast/8 "/>
</bind>
</comp>

<comp id="347" class="1004" name="exitcond_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="4" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="y_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_i3_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i3/8 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_12_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="0" index="1" bw="64" slack="0"/>
<pin id="368" dir="0" index="2" bw="64" slack="0"/>
<pin id="369" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="373" class="1004" name="G_2_in_v_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="23"/>
<pin id="375" dir="0" index="1" bw="64" slack="3"/>
<pin id="376" dir="0" index="2" bw="64" slack="0"/>
<pin id="377" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="G_2_in_v/24 "/>
</bind>
</comp>

<comp id="380" class="1004" name="StgValue_141_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="28"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_141/29 "/>
</bind>
</comp>

<comp id="385" class="1005" name="G_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="392" class="1005" name="v_read_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="4"/>
<pin id="394" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="v_read "/>
</bind>
</comp>

<comp id="398" class="1005" name="u_read_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="4"/>
<pin id="400" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="u_read "/>
</bind>
</comp>

<comp id="404" class="1005" name="tmp_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="409" class="1005" name="tmp_i_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="414" class="1005" name="tmp_i1_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1 "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp_4_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="1"/>
<pin id="421" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="424" class="1005" name="tmp_6_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="1"/>
<pin id="426" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="429" class="1005" name="v_cast2_cast_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="3"/>
<pin id="431" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="v_cast2_cast "/>
</bind>
</comp>

<comp id="434" class="1005" name="tmp_19_cast_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="3"/>
<pin id="436" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_19_cast "/>
</bind>
</comp>

<comp id="439" class="1005" name="u_cast1_cast_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="1"/>
<pin id="441" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="u_cast1_cast "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_21_cast_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="1"/>
<pin id="446" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21_cast "/>
</bind>
</comp>

<comp id="449" class="1005" name="tmp_7_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="5"/>
<pin id="451" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="454" class="1005" name="tmp_23_cast_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="2"/>
<pin id="456" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_23_cast "/>
</bind>
</comp>

<comp id="459" class="1005" name="cosMat_addr_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="6" slack="1"/>
<pin id="461" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cosMat_addr "/>
</bind>
</comp>

<comp id="464" class="1005" name="cosMat_addr_1_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="1"/>
<pin id="466" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cosMat_addr_1 "/>
</bind>
</comp>

<comp id="472" class="1005" name="x_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_i2_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i2 "/>
</bind>
</comp>

<comp id="482" class="1005" name="tmp_2_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="2"/>
<pin id="484" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="487" class="1005" name="subimg_addr_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="6" slack="1"/>
<pin id="489" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="subimg_addr "/>
</bind>
</comp>

<comp id="492" class="1005" name="cosMat_addr_2_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="8"/>
<pin id="494" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="cosMat_addr_2 "/>
</bind>
</comp>

<comp id="497" class="1005" name="cosMat_addr_3_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="6" slack="11"/>
<pin id="499" dir="1" index="1" bw="6" slack="11"/>
</pin_list>
<bind>
<opset="cosMat_addr_3 "/>
</bind>
</comp>

<comp id="505" class="1005" name="y_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="4" slack="0"/>
<pin id="507" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp_i3_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i3 "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp_12_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="1"/>
<pin id="517" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="520" class="1005" name="tmp_16_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="1"/>
<pin id="522" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="525" class="1005" name="G_2_in_v_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="1"/>
<pin id="527" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="G_2_in_v "/>
</bind>
</comp>

<comp id="530" class="1005" name="G_2_in_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="1"/>
<pin id="532" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="G_2_in "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="82"><net_src comp="64" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="84" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="138"><net_src comp="78" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="105" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="151"><net_src comp="148" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="155"><net_src comp="135" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="160"><net_src comp="135" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="166"><net_src comp="144" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="171"><net_src comp="144" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="177"><net_src comp="46" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="58" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="52" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="28" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="144" pin=1"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="225"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="32" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="239"><net_src comp="229" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="114" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="30" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="114" pin="4"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="240" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="270"><net_src comp="252" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="266" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="280"><net_src comp="114" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="34" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="114" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="40" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="114" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="18" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="22" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="300"><net_src comp="24" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="304"><net_src comp="125" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="305" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="319"><net_src comp="301" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="330"><net_src comp="30" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="125" pin="4"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="32" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="336"><net_src comp="325" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="337" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="351"><net_src comp="125" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="125" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="40" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="125" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="18" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="26" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="371"><net_src comp="28" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="372"><net_src comp="365" pin="3"/><net_sink comp="144" pin=1"/></net>

<net id="378"><net_src comp="168" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="379"><net_src comp="144" pin="2"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="132" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="42" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="391"><net_src comp="385" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="395"><net_src comp="52" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="401"><net_src comp="58" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="407"><net_src comp="173" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="412"><net_src comp="179" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="417"><net_src comp="185" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="422"><net_src comp="196" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="427"><net_src comp="204" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="432"><net_src comp="212" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="437"><net_src comp="222" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="442"><net_src comp="226" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="447"><net_src comp="236" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="452"><net_src comp="144" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="457"><net_src comp="252" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="462"><net_src comp="64" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="467"><net_src comp="71" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="475"><net_src comp="282" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="480"><net_src comp="288" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="485"><net_src comp="294" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="490"><net_src comp="84" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="495"><net_src comp="91" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="500"><net_src comp="98" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="508"><net_src comp="353" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="513"><net_src comp="359" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="518"><net_src comp="365" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="523"><net_src comp="135" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="528"><net_src comp="373" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="533"><net_src comp="140" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="132" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: subimg | {}
	Port: cosMat | {}
 - Input state : 
	Port: singleGUV : subimg | {8 9 }
	Port: singleGUV : u | {1 }
	Port: singleGUV : v | {1 }
	Port: singleGUV : inv | {1 }
	Port: singleGUV : cosMat | {6 7 16 17 19 20 }
  - Chain level:
	State 1
		StgValue_37 : 1
	State 2
		tmp_7 : 1
	State 3
	State 4
	State 5
		tmp_19_cast : 1
		tmp_21_cast : 1
	State 6
		x_assign_cast2_cast : 1
		tmp_20 : 1
		tmp_23_cast : 2
		tmp_21 : 2
		tmp_24_cast : 3
		cosMat_addr : 4
		tmp_22 : 3
		tmp_25_cast : 4
		cosMat_addr_1 : 5
		exitcond1 : 1
		x : 1
		StgValue_64 : 2
		cosMat_load : 5
		tmp_i2 : 1
		cosMat_load_2 : 6
		StgValue_69 : 1
	State 7
		tmp_s : 1
		tmp_3 : 1
	State 8
		x_assign_1_cast1_cas : 1
		tmp_23 : 2
		tmp_26_cast : 3
		subimg_addr : 4
		tmp_24 : 2
		tmp_27_cast : 3
		cosMat_addr_2 : 4
		tmp_25 : 1
		tmp_29_cast : 2
		tmp_26 : 3
		tmp_30_cast : 4
		cosMat_addr_3 : 5
		exitcond : 1
		y : 1
		StgValue_92 : 2
		subimg_load : 5
		tmp_i3 : 1
	State 9
		tmp_8 : 1
		tmp_13 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		tmp_5 : 1
	State 18
	State 19
	State 20
		tmp_16 : 1
	State 21
	State 22
	State 23
	State 24
		tmp_11 : 1
		G_2_in_v : 1
	State 25
	State 26
	State 27
	State 28
	State 29
		StgValue_141 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   dadd   |          grp_fu_140         |    3    |   430   |   1130  |
|----------|-----------------------------|---------|---------|---------|
|   dmul   |          grp_fu_144         |    11   |   275   |   558   |
|----------|-----------------------------|---------|---------|---------|
|  fptrunc |          G_1_fu_132         |    0    |   128   |   277   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_4_fu_196        |    0    |    0    |    64   |
|          |         tmp_6_fu_204        |    0    |    0    |    64   |
|  select  |         tmp_2_fu_294        |    0    |    0    |    64   |
|          |        tmp_12_fu_365        |    0    |    0    |    64   |
|          |       G_2_in_v_fu_373       |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|   fpext  |          grp_fu_135         |    0    |   100   |   138   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_21_fu_256        |    0    |    0    |    7    |
|          |        tmp_22_fu_266        |    0    |    0    |    7    |
|          |           x_fu_282          |    0    |    0    |    4    |
|    add   |        tmp_23_fu_305        |    0    |    0    |    7    |
|          |        tmp_24_fu_315        |    0    |    0    |    7    |
|          |        tmp_26_fu_337        |    0    |    0    |    7    |
|          |           y_fu_353          |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_173         |    0    |    0    |    11   |
|          |         tmp_i_fu_179        |    0    |    0    |    2    |
|          |        tmp_i1_fu_185        |    0    |    0    |    2    |
|   icmp   |       exitcond1_fu_276      |    0    |    0    |    2    |
|          |        tmp_i2_fu_288        |    0    |    0    |    2    |
|          |       exitcond_fu_347       |    0    |    0    |    2    |
|          |        tmp_i3_fu_359        |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |     inv_read_read_fu_46     |    0    |    0    |    0    |
|   read   |      v_read_read_fu_52      |    0    |    0    |    0    |
|          |      u_read_read_fu_58      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     v_cast2_cast_fu_212     |    0    |    0    |    0    |
|          |      tmp_19_cast_fu_222     |    0    |    0    |    0    |
|          |     u_cast1_cast_fu_226     |    0    |    0    |    0    |
|          |      tmp_21_cast_fu_236     |    0    |    0    |    0    |
|          |  x_assign_cast2_cast_fu_240 |    0    |    0    |    0    |
|          |      tmp_23_cast_fu_252     |    0    |    0    |    0    |
|   zext   |      tmp_24_cast_fu_261     |    0    |    0    |    0    |
|          |      tmp_25_cast_fu_271     |    0    |    0    |    0    |
|          | x_assign_1_cast1_cas_fu_301 |    0    |    0    |    0    |
|          |      tmp_26_cast_fu_310     |    0    |    0    |    0    |
|          |      tmp_27_cast_fu_320     |    0    |    0    |    0    |
|          |      tmp_29_cast_fu_333     |    0    |    0    |    0    |
|          |      tmp_30_cast_fu_342     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_18_fu_215        |    0    |    0    |    0    |
|bitconcatenate|        tmp_19_fu_229        |    0    |    0    |    0    |
|          |        tmp_20_fu_244        |    0    |    0    |    0    |
|          |        tmp_25_fu_325        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    14   |   933   |   2489  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    G_2_in_reg_530   |   64   |
|   G_2_in_v_reg_525  |   64   |
|      G_reg_385      |   32   |
|cosMat_addr_1_reg_464|    6   |
|cosMat_addr_2_reg_492|    6   |
|cosMat_addr_3_reg_497|    6   |
| cosMat_addr_reg_459 |    6   |
|       reg_152       |   64   |
|       reg_157       |   64   |
|       reg_163       |   64   |
|       reg_168       |   64   |
| subimg_addr_reg_487 |    6   |
|    tmp_12_reg_515   |   64   |
|    tmp_16_reg_520   |   64   |
| tmp_19_cast_reg_434 |    8   |
| tmp_21_cast_reg_444 |    8   |
| tmp_23_cast_reg_454 |    8   |
|    tmp_2_reg_482    |   64   |
|    tmp_4_reg_419    |   64   |
|    tmp_6_reg_424    |   64   |
|    tmp_7_reg_449    |   64   |
|    tmp_i1_reg_414   |    1   |
|    tmp_i2_reg_477   |    1   |
|    tmp_i3_reg_510   |    1   |
|    tmp_i_reg_409    |    1   |
|     tmp_reg_404     |    1   |
| u_cast1_cast_reg_439|    8   |
|    u_read_reg_398   |    4   |
| v_cast2_cast_reg_429|    8   |
|    v_read_reg_392   |    4   |
|  x_assign_1_reg_121 |    4   |
|   x_assign_reg_110  |    4   |
|      x_reg_472      |    4   |
|      y_reg_505      |    4   |
+---------------------+--------+
|        Total        |   899  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_78 |  p0  |   6  |   6  |   36   ||    6    |
| grp_access_fu_105 |  p0  |   2  |   6  |   12   ||    6    |
|     grp_fu_135    |  p0  |   3  |  32  |   96   ||    32   |
|     grp_fu_144    |  p0  |   6  |  64  |   384  ||    64   |
|     grp_fu_144    |  p1  |   7  |  64  |   448  ||    64   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   976  ||  8.959  ||   172   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |   933  |  2489  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   172  |
|  Register |    -   |    -   |   899  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    8   |  1832  |  2661  |
+-----------+--------+--------+--------+--------+
