{
    "block_comment": "The block is responsible for managing a 8-bit FIFO element under certain clock conditions. The FIFO is reset to zero if a negative edge detector identifies a reset. Moreover, when the FIFO is enabled, whatever data is present at the FIFO mux is loaded into the FIFO at the next positive clock edge."
}