$date
	Sat Sep  3 16:24:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module AL2_tb $end
$var wire 1 ! f $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var reg 1 $ x3 $end
$scope module al2 $end
$var wire 1 % Nx1 $end
$var wire 1 & Nx2 $end
$var wire 1 ' Nx3 $end
$var wire 1 ( X1X2 $end
$var wire 1 ) X1X3 $end
$var wire 1 * X2X3 $end
$var wire 1 ! f $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$var wire 1 $ x3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
1'
1&
1%
0$
0#
0"
0!
$end
#20
1!
0'
1)
1$
#40
1*
1!
1'
0)
0&
0$
1#
#60
0*
0'
1)
1$
#80
1(
1'
0)
1&
0%
0$
0#
1"
#100
0'
1$
#120
1*
0(
1'
0&
0$
1#
#140
0!
0*
0'
1$
#160
