Analysis & Synthesis report for AM_ASK
Thu Mar 03 15:24:46 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated
 17. Parameter Settings for User Entity Instance: add:add_inst|lpm_add_sub:LPM_ADD_SUB_component
 18. Parameter Settings for User Entity Instance: mult:mult_inst|lpm_mult:lpm_mult_component
 19. Parameter Settings for User Entity Instance: adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0
 21. Parameter Settings for User Entity Instance: FskMod:FskMod_inst|pll200:pll200_inst|altpll:altpll_component
 22. lpm_mult Parameter Settings by Entity Instance
 23. altsyncram Parameter Settings by Entity Instance
 24. altpll Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot"
 26. Port Connectivity Checks: "FskMod:FskMod_inst|fsk:u0"
 27. Port Connectivity Checks: "FskMod:FskMod_inst"
 28. Port Connectivity Checks: "adda_out:adda_out_inst|sin:sin_inst"
 29. Port Connectivity Checks: "adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst"
 30. Port Connectivity Checks: "mult:mult_inst"
 31. Port Connectivity Checks: "add:add_inst"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 03 15:24:46 2022           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; AM_ASK                                          ;
; Top-level Entity Name              ; AM_MODE                                         ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 329                                             ;
;     Total combinational functions  ; 320                                             ;
;     Dedicated logic registers      ; 242                                             ;
; Total registers                    ; 242                                             ;
; Total pins                         ; 18                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 108,288                                         ;
; Embedded Multiplier 9-bit elements ; 1                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; AM_MODE            ; AM_ASK             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                   ;
+----------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; ip/mult/mult.v                                     ; yes             ; User Wizard-Generated File             ; J:/AM_ASK/ip/mult/mult.v                                                       ;         ;
; AM_MODE.v                                          ; yes             ; User Verilog HDL File                  ; J:/AM_ASK/AM_MODE.v                                                            ;         ;
; ip/add/add.v                                       ; yes             ; User Wizard-Generated File             ; J:/AM_ASK/ip/add/add.v                                                         ;         ;
; ip/pll200/pll200.v                                 ; yes             ; User Wizard-Generated File             ; J:/AM_ASK/ip/pll200/pll200.v                                                   ;         ;
; ip/fsk/fsk/synthesis/fsk.v                         ; yes             ; User Verilog HDL File                  ; J:/AM_ASK/ip/fsk/fsk/synthesis/fsk.v                                           ; fsk     ;
; ip/fsk/fsk/synthesis/submodules/sid_2c_1p.v        ; yes             ; Encrypted User Verilog HDL File        ; J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/sid_2c_1p.v                          ; fsk     ;
; ip/fsk/fsk/synthesis/submodules/asj_nco_fxx.v      ; yes             ; Encrypted User Verilog HDL File        ; J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_fxx.v                        ; fsk     ;
; ip/fsk/fsk/synthesis/submodules/asj_gar.v          ; yes             ; Encrypted User Verilog HDL File        ; J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_gar.v                            ; fsk     ;
; ip/fsk/fsk/synthesis/submodules/asj_nco_apr_dxx.v  ; yes             ; Encrypted User Verilog HDL File        ; J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_apr_dxx.v                    ; fsk     ;
; ip/fsk/fsk/synthesis/submodules/asj_dxx_g.v        ; yes             ; Encrypted User Verilog HDL File        ; J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_dxx_g.v                          ; fsk     ;
; ip/fsk/fsk/synthesis/submodules/asj_nco_as_m_cen.v ; yes             ; Encrypted User Verilog HDL File        ; J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_as_m_cen.v                   ; fsk     ;
; ip/fsk/fsk/synthesis/submodules/asj_altqmcpipe.v   ; yes             ; Encrypted User Verilog HDL File        ; J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_altqmcpipe.v                     ; fsk     ;
; ip/fsk/fsk/synthesis/submodules/asj_nco_mob_rw.v   ; yes             ; Encrypted User Verilog HDL File        ; J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_mob_rw.v                     ; fsk     ;
; ip/fsk/fsk/synthesis/submodules/asj_nco_isdr.v     ; yes             ; Encrypted User Verilog HDL File        ; J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_isdr.v                       ; fsk     ;
; ip/fsk/fsk/synthesis/submodules/segment_arr_tdl.v  ; yes             ; Encrypted User Verilog HDL File        ; J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/segment_arr_tdl.v                    ; fsk     ;
; ip/fsk/fsk/synthesis/submodules/segment_sel.v      ; yes             ; Encrypted User Verilog HDL File        ; J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/segment_sel.v                        ; fsk     ;
; ip/fsk/fsk/synthesis/submodules/asj_dxx.v          ; yes             ; Encrypted User Verilog HDL File        ; J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_dxx.v                            ; fsk     ;
; ip/fsk/fsk/synthesis/submodules/asj_xnqg.v         ; yes             ; Encrypted User Verilog HDL File        ; J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_xnqg.v                           ; fsk     ;
; ip/fsk/fsk/synthesis/submodules/fsk_nco_ii_0.v     ; yes             ; User Verilog HDL File                  ; J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/fsk_nco_ii_0.v                       ; fsk     ;
; source/fsk/FskMod.v                                ; yes             ; User Verilog HDL File                  ; J:/AM_ASK/source/fsk/FskMod.v                                                  ;         ;
; rom_sim/adda_out.v                                 ; yes             ; User Verilog HDL File                  ; J:/AM_ASK/rom_sim/adda_out.v                                                   ;         ;
; rom_sim/addr_ctrl.v                                ; yes             ; User Verilog HDL File                  ; J:/AM_ASK/rom_sim/addr_ctrl.v                                                  ;         ;
; rom_sim/sin.v                                      ; yes             ; User Wizard-Generated File             ; J:/AM_ASK/rom_sim/sin.v                                                        ;         ;
; lpm_add_sub.tdf                                    ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                                        ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                                       ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                                       ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                                       ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc                            ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; aglobal181.inc                                     ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; db/add_sub_shh.tdf                                 ; yes             ; Auto-Generated Megafunction            ; J:/AM_ASK/db/add_sub_shh.tdf                                                   ;         ;
; lpm_mult.tdf                                       ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                                    ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                                       ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/multcore.inc            ;         ;
; db/mult_o5n.tdf                                    ; yes             ; Auto-Generated Megafunction            ; J:/AM_ASK/db/mult_o5n.tdf                                                      ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                                         ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                                         ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_qr91.tdf                             ; yes             ; Auto-Generated Megafunction            ; J:/AM_ASK/db/altsyncram_qr91.tdf                                               ;         ;
; rom_sim/sin.mif                                    ; yes             ; Auto-Found Memory Initialization File  ; J:/AM_ASK/rom_sim/sin.mif                                                      ;         ;
; db/add_sub_88h.tdf                                 ; yes             ; Auto-Generated Megafunction            ; J:/AM_ASK/db/add_sub_88h.tdf                                                   ;         ;
; db/add_sub_v4i.tdf                                 ; yes             ; Auto-Generated Megafunction            ; J:/AM_ASK/db/add_sub_v4i.tdf                                                   ;         ;
; db/altsyncram_lo91.tdf                             ; yes             ; Auto-Generated Megafunction            ; J:/AM_ASK/db/altsyncram_lo91.tdf                                               ;         ;
; db/altsyncram_go91.tdf                             ; yes             ; Auto-Generated Megafunction            ; J:/AM_ASK/db/altsyncram_go91.tdf                                               ;         ;
; lpm_counter.tdf                                    ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_constant.inc                                   ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; cmpconst.inc                                       ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; lpm_compare.inc                                    ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_counter.inc                                    ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; dffeea.inc                                         ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc                            ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; db/cntr_asi.tdf                                    ; yes             ; Auto-Generated Megafunction            ; J:/AM_ASK/db/cntr_asi.tdf                                                      ;         ;
; altpll.tdf                                         ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; stratix_pll.inc                                    ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                                  ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                                  ; yes             ; Megafunction                           ; d:/intelfpga/intelfpga/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/pll200_altpll.v                                 ; yes             ; Auto-Generated Megafunction            ; J:/AM_ASK/db/pll200_altpll.v                                                   ;         ;
+----------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 329         ;
;                                             ;             ;
; Total combinational functions               ; 320         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 24          ;
;     -- 3 input functions                    ; 64          ;
;     -- <=2 input functions                  ; 232         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 163         ;
;     -- arithmetic mode                      ; 157         ;
;                                             ;             ;
; Total registers                             ; 242         ;
;     -- Dedicated logic registers            ; 242         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 18          ;
; Total memory bits                           ; 108288      ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 1           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 235         ;
; Total fan-out                               ; 1807        ;
; Average fan-out                             ; 2.85        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                              ; Entity Name      ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |AM_MODE                                           ; 320 (86)            ; 242 (31)                  ; 108288      ; 1            ; 1       ; 0         ; 18   ; 0            ; |AM_MODE                                                                                                                                         ; AM_MODE          ; work         ;
;    |FskMod:FskMod_inst|                            ; 195 (0)             ; 172 (0)                   ; 106496      ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst                                                                                                                      ; FskMod           ; work         ;
;       |fsk:u0|                                     ; 195 (0)             ; 172 (0)                   ; 106496      ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|fsk:u0                                                                                                               ; fsk              ; fsk          ;
;          |fsk_nco_ii_0:nco_ii_0|                   ; 195 (0)             ; 172 (0)                   ; 106496      ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0                                                                                         ; fsk_nco_ii_0     ; fsk          ;
;             |asj_altqmcpipe:ux000|                 ; 32 (3)              ; 32 (3)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                    ; asj_altqmcpipe   ; fsk          ;
;                |lpm_add_sub:acc|                   ; 29 (0)              ; 29 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                    ; lpm_add_sub      ; work         ;
;                   |add_sub_v4i:auto_generated|     ; 29 (29)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated                         ; add_sub_v4i      ; work         ;
;             |asj_dxx:ux002|                        ; 35 (35)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                           ; asj_dxx          ; fsk          ;
;             |asj_dxx_g:ux001|                      ; 20 (20)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001                                                                         ; asj_dxx_g        ; fsk          ;
;             |asj_gar:ux007|                        ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007                                                                           ; asj_gar          ; fsk          ;
;             |asj_nco_as_m_cen:ux0120|              ; 0 (0)               ; 0 (0)                     ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120                                                                 ; asj_nco_as_m_cen ; fsk          ;
;                |altsyncram:altsyncram_component0|  ; 0 (0)               ; 0 (0)                     ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0                                ; altsyncram       ; work         ;
;                   |altsyncram_lo91:auto_generated| ; 0 (0)               ; 0 (0)                     ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated ; altsyncram_lo91  ; work         ;
;             |asj_nco_as_m_cen:ux0121|              ; 0 (0)               ; 0 (0)                     ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121                                                                 ; asj_nco_as_m_cen ; fsk          ;
;                |altsyncram:altsyncram_component0|  ; 0 (0)               ; 0 (0)                     ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0                                ; altsyncram       ; work         ;
;                   |altsyncram_go91:auto_generated| ; 0 (0)               ; 0 (0)                     ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated ; altsyncram_go91  ; work         ;
;             |asj_nco_fxx:ux003|                    ; 1 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003                                                                       ; asj_nco_fxx      ; fsk          ;
;                |lpm_add_sub:acc|                   ; 1 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc                                                       ; lpm_add_sub      ; work         ;
;                   |add_sub_88h:auto_generated|     ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_88h:auto_generated                            ; add_sub_88h      ; work         ;
;             |asj_nco_mob_rw:ux122|                 ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122                                                                    ; asj_nco_mob_rw   ; fsk          ;
;             |segment_arr_tdl:tdl|                  ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl                                                                     ; segment_arr_tdl  ; fsk          ;
;             |segment_sel:rot|                      ; 12 (12)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot                                                                         ; segment_sel      ; fsk          ;
;             |sid_2c_1p:sid2c|                      ; 62 (62)             ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c                                                                         ; sid_2c_1p        ; fsk          ;
;       |pll200:pll200_inst|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|pll200:pll200_inst                                                                                                   ; pll200           ; work         ;
;          |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|pll200:pll200_inst|altpll:altpll_component                                                                           ; altpll           ; work         ;
;             |pll200_altpll:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|FskMod:FskMod_inst|pll200:pll200_inst|altpll:altpll_component|pll200_altpll:auto_generated                                              ; pll200_altpll    ; work         ;
;    |add:add_inst|                                  ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|add:add_inst                                                                                                                            ; add              ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|          ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|add:add_inst|lpm_add_sub:LPM_ADD_SUB_component                                                                                          ; lpm_add_sub      ; work         ;
;          |add_sub_shh:auto_generated|              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|add:add_inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_shh:auto_generated                                                               ; add_sub_shh      ; work         ;
;    |adda_out:adda_out_inst|                        ; 32 (0)              ; 39 (7)                    ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|adda_out:adda_out_inst                                                                                                                  ; adda_out         ; work         ;
;       |addr_ctrl:addr_ctrl_inst|                   ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst                                                                                         ; addr_ctrl        ; work         ;
;       |sin:sin_inst|                               ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|adda_out:adda_out_inst|sin:sin_inst                                                                                                     ; sin              ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component                                                                     ; altsyncram       ; work         ;
;             |altsyncram_qr91:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AM_MODE|adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated                                      ; altsyncram_qr91  ; work         ;
;    |mult:mult_inst|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |AM_MODE|mult:mult_inst                                                                                                                          ; mult             ; work         ;
;       |lpm_mult:lpm_mult_component|                ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |AM_MODE|mult:mult_inst|lpm_mult:lpm_mult_component                                                                                              ; lpm_mult         ; work         ;
;          |mult_o5n:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |AM_MODE|mult:mult_inst|lpm_mult:lpm_mult_component|mult_o5n:auto_generated                                                                      ; mult_o5n         ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------------------+
; Name                                                                                                                                               ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------------------+
; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 13           ; --           ; --           ; 53248 ; fsk_nco_ii_0_sin.hex ;
; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 13           ; --           ; --           ; 53248 ; fsk_nco_ii_0_cos.hex ;
; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ALTSYNCRAM                                      ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048  ; ../rom_sim/sin.mif   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                  ;
+--------+---------------+---------+--------------+--------------+----------------------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                                                                  ; IP Include File    ;
+--------+---------------+---------+--------------+--------------+----------------------------------------------------------------------------------+--------------------+
; Altera ; ALTPLL        ; 18.1    ; N/A          ; N/A          ; |AM_MODE|FskMod:FskMod_inst|pll200:pll200_inst                                   ; ip/pll200/pll200.v ;
; N/A    ; altera_nco_ii ; 18.1    ; N/A          ; N/A          ; |AM_MODE|FskMod:FskMod_inst|fsk:u0                                               ; ip/fsk/fsk.qsys    ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot         ;                    ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c         ;                    ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl     ;                    ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_xnqg:u011           ;                    ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000    ;                    ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001         ;                    ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002           ;                    ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003       ;                    ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007           ;                    ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120 ;                    ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121 ;                    ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122    ;                    ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219  ;                    ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; Licensed     ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr  ;                    ;
; Altera ; LPM_ADD_SUB   ; 18.1    ; N/A          ; N/A          ; |AM_MODE|add:add_inst                                                            ; ip/add/add.v       ;
; Altera ; ROM: 1-PORT   ; 18.1    ; N/A          ; N/A          ; |AM_MODE|adda_out:adda_out_inst|sin:sin_inst                                     ; rom_sim/sin.v      ;
; Altera ; LPM_MULT      ; 18.1    ; N/A          ; N/A          ; |AM_MODE|mult:mult_inst                                                          ; ip/mult/mult.v     ;
+--------+---------------+---------+--------------+--------------+----------------------------------------------------------------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                          ; Reason for Removal                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_asi:auto_generated|counter_reg_bit[0..3] ; Lost fanout                                                                                                                                  ;
; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_88h:auto_generated|pipeline_dffe[0..2]                       ; Stuck at GND due to stuck port data_in                                                                                                       ;
; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[0..2]                                                             ; Stuck at GND due to stuck port data_in                                                                                                       ;
; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_88h:auto_generated|pipeline_dffe[30,31]                      ; Stuck at GND due to stuck port data_in                                                                                                       ;
; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[30,31]                                                            ; Stuck at GND due to stuck port data_in                                                                                                       ;
; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[0,1]                     ; Merged with FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[2] ;
; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_88h:auto_generated|pipeline_dffe[4..7,10,12]                 ; Merged with FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_88h:auto_generated|pipeline_dffe[29]   ;
; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_88h:auto_generated|pipeline_dffe[8,9,11,13..27]              ; Merged with FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_88h:auto_generated|pipeline_dffe[28]   ;
; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[4..7,12,29]                                                       ; Merged with FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                         ;
; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[8,9,13..28]                                                       ; Merged with FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                         ;
; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[2]                       ; Stuck at GND due to stuck port data_in                                                                                                       ;
; timer[0]                                                                                                                                               ; Merged with adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0]                                                                           ;
; timer[1]                                                                                                                                               ; Merged with adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1]                                                                           ;
; Total Number of Removed Registers = 67                                                                                                                 ;                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------+
; Register name                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------+
; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_88h:auto_generated|pipeline_dffe[2]  ; Stuck at GND              ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[2]  ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                          ;
; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_88h:auto_generated|pipeline_dffe[1]  ; Stuck at GND              ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[1]  ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                          ;
; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_88h:auto_generated|pipeline_dffe[0]  ; Stuck at GND              ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[0]  ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                          ;
; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_88h:auto_generated|pipeline_dffe[31] ; Stuck at GND              ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[31] ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                          ;
; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_88h:auto_generated|pipeline_dffe[30] ; Stuck at GND              ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[30] ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 242   ;
; Number of registers using Synchronous Clear  ; 49    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 95    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; binary_data                            ; 3       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]  ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[10] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add:add_inst|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-----------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                ;
+------------------------+--------------+-----------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                      ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                             ;
; LPM_DIRECTION          ; ADD          ; Untyped                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                             ;
; LPM_PIPELINE           ; 0            ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                             ;
; REGISTERED_AT_END      ; 0            ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                             ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                             ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                             ;
; USE_WYS                ; OFF          ; Untyped                                             ;
; STYLE                  ; FAST         ; Untyped                                             ;
; CBXI_PARAMETER         ; add_sub_shh  ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                      ;
+------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult:mult_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 6            ; Signed Integer          ;
; LPM_WIDTHB                                     ; 9            ; Signed Integer          ;
; LPM_WIDTHP                                     ; 15           ; Signed Integer          ;
; LPM_WIDTHR                                     ; 0            ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_o5n     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; ../rom_sim/sin.mif   ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_qr91      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0 ;
+----------------+----------------------+------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                 ;
+----------------+----------------------+------------------------------------------------------+
; mpr            ; 14                   ; Signed Integer                                       ;
; apr            ; 32                   ; Signed Integer                                       ;
; apri           ; 15                   ; Signed Integer                                       ;
; aprf           ; 25                   ; Signed Integer                                       ;
; aprp           ; 16                   ; Signed Integer                                       ;
; aprid          ; 20                   ; Signed Integer                                       ;
; dpri           ; 4                    ; Signed Integer                                       ;
; rdw            ; 13                   ; Signed Integer                                       ;
; raw            ; 12                   ; Signed Integer                                       ;
; rnw            ; 4096                 ; Signed Integer                                       ;
; rsf            ; fsk_nco_ii_0_sin.hex ; String                                               ;
; rcf            ; fsk_nco_ii_0_cos.hex ; String                                               ;
; nc             ; 1                    ; Signed Integer                                       ;
; log2nc         ; 0                    ; Signed Integer                                       ;
; outselinit     ; -1                   ; Signed Integer                                       ;
; paci0          ; 0                    ; Signed Integer                                       ;
; paci1          ; 0                    ; Signed Integer                                       ;
; paci2          ; 0                    ; Signed Integer                                       ;
; paci3          ; 0                    ; Signed Integer                                       ;
; paci4          ; 0                    ; Signed Integer                                       ;
; paci5          ; 0                    ; Signed Integer                                       ;
; paci6          ; 0                    ; Signed Integer                                       ;
; paci7          ; 0                    ; Signed Integer                                       ;
; hyper_pipeline ; 0                    ; Signed Integer                                       ;
+----------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FskMod:FskMod_inst|pll200:pll200_inst|altpll:altpll_component ;
+-------------------------------+--------------------------+-------------------------------------------------+
; Parameter Name                ; Value                    ; Type                                            ;
+-------------------------------+--------------------------+-------------------------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                                         ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                         ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll200 ; Untyped                                         ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                         ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                         ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                         ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer                                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                         ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                         ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                         ;
; LOCK_HIGH                     ; 1                        ; Untyped                                         ;
; LOCK_LOW                      ; 1                        ; Untyped                                         ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                         ;
; SKIP_VCO                      ; OFF                      ; Untyped                                         ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                         ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                         ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                         ;
; BANDWIDTH                     ; 0                        ; Untyped                                         ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                         ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                         ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                                         ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                         ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                         ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                         ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                         ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                         ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                         ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                                         ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                                         ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                                         ;
; CLK0_MULTIPLY_BY              ; 4                        ; Signed Integer                                  ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                         ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                         ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                         ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                         ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                         ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                         ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                                         ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                                         ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                                         ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer                                  ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                         ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                         ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                         ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                         ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                         ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                         ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                         ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                         ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                                         ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                                         ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                         ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                         ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                         ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                         ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                         ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                         ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                         ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                         ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                         ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                         ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                         ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                         ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                                         ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                                         ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                                         ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                         ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                         ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                         ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                         ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                         ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                         ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                         ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                         ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                         ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                         ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                         ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                         ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                         ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                         ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                         ;
; VCO_MIN                       ; 0                        ; Untyped                                         ;
; VCO_MAX                       ; 0                        ; Untyped                                         ;
; VCO_CENTER                    ; 0                        ; Untyped                                         ;
; PFD_MIN                       ; 0                        ; Untyped                                         ;
; PFD_MAX                       ; 0                        ; Untyped                                         ;
; M_INITIAL                     ; 0                        ; Untyped                                         ;
; M                             ; 0                        ; Untyped                                         ;
; N                             ; 1                        ; Untyped                                         ;
; M2                            ; 1                        ; Untyped                                         ;
; N2                            ; 1                        ; Untyped                                         ;
; SS                            ; 1                        ; Untyped                                         ;
; C0_HIGH                       ; 0                        ; Untyped                                         ;
; C1_HIGH                       ; 0                        ; Untyped                                         ;
; C2_HIGH                       ; 0                        ; Untyped                                         ;
; C3_HIGH                       ; 0                        ; Untyped                                         ;
; C4_HIGH                       ; 0                        ; Untyped                                         ;
; C5_HIGH                       ; 0                        ; Untyped                                         ;
; C6_HIGH                       ; 0                        ; Untyped                                         ;
; C7_HIGH                       ; 0                        ; Untyped                                         ;
; C8_HIGH                       ; 0                        ; Untyped                                         ;
; C9_HIGH                       ; 0                        ; Untyped                                         ;
; C0_LOW                        ; 0                        ; Untyped                                         ;
; C1_LOW                        ; 0                        ; Untyped                                         ;
; C2_LOW                        ; 0                        ; Untyped                                         ;
; C3_LOW                        ; 0                        ; Untyped                                         ;
; C4_LOW                        ; 0                        ; Untyped                                         ;
; C5_LOW                        ; 0                        ; Untyped                                         ;
; C6_LOW                        ; 0                        ; Untyped                                         ;
; C7_LOW                        ; 0                        ; Untyped                                         ;
; C8_LOW                        ; 0                        ; Untyped                                         ;
; C9_LOW                        ; 0                        ; Untyped                                         ;
; C0_INITIAL                    ; 0                        ; Untyped                                         ;
; C1_INITIAL                    ; 0                        ; Untyped                                         ;
; C2_INITIAL                    ; 0                        ; Untyped                                         ;
; C3_INITIAL                    ; 0                        ; Untyped                                         ;
; C4_INITIAL                    ; 0                        ; Untyped                                         ;
; C5_INITIAL                    ; 0                        ; Untyped                                         ;
; C6_INITIAL                    ; 0                        ; Untyped                                         ;
; C7_INITIAL                    ; 0                        ; Untyped                                         ;
; C8_INITIAL                    ; 0                        ; Untyped                                         ;
; C9_INITIAL                    ; 0                        ; Untyped                                         ;
; C0_MODE                       ; BYPASS                   ; Untyped                                         ;
; C1_MODE                       ; BYPASS                   ; Untyped                                         ;
; C2_MODE                       ; BYPASS                   ; Untyped                                         ;
; C3_MODE                       ; BYPASS                   ; Untyped                                         ;
; C4_MODE                       ; BYPASS                   ; Untyped                                         ;
; C5_MODE                       ; BYPASS                   ; Untyped                                         ;
; C6_MODE                       ; BYPASS                   ; Untyped                                         ;
; C7_MODE                       ; BYPASS                   ; Untyped                                         ;
; C8_MODE                       ; BYPASS                   ; Untyped                                         ;
; C9_MODE                       ; BYPASS                   ; Untyped                                         ;
; C0_PH                         ; 0                        ; Untyped                                         ;
; C1_PH                         ; 0                        ; Untyped                                         ;
; C2_PH                         ; 0                        ; Untyped                                         ;
; C3_PH                         ; 0                        ; Untyped                                         ;
; C4_PH                         ; 0                        ; Untyped                                         ;
; C5_PH                         ; 0                        ; Untyped                                         ;
; C6_PH                         ; 0                        ; Untyped                                         ;
; C7_PH                         ; 0                        ; Untyped                                         ;
; C8_PH                         ; 0                        ; Untyped                                         ;
; C9_PH                         ; 0                        ; Untyped                                         ;
; L0_HIGH                       ; 1                        ; Untyped                                         ;
; L1_HIGH                       ; 1                        ; Untyped                                         ;
; G0_HIGH                       ; 1                        ; Untyped                                         ;
; G1_HIGH                       ; 1                        ; Untyped                                         ;
; G2_HIGH                       ; 1                        ; Untyped                                         ;
; G3_HIGH                       ; 1                        ; Untyped                                         ;
; E0_HIGH                       ; 1                        ; Untyped                                         ;
; E1_HIGH                       ; 1                        ; Untyped                                         ;
; E2_HIGH                       ; 1                        ; Untyped                                         ;
; E3_HIGH                       ; 1                        ; Untyped                                         ;
; L0_LOW                        ; 1                        ; Untyped                                         ;
; L1_LOW                        ; 1                        ; Untyped                                         ;
; G0_LOW                        ; 1                        ; Untyped                                         ;
; G1_LOW                        ; 1                        ; Untyped                                         ;
; G2_LOW                        ; 1                        ; Untyped                                         ;
; G3_LOW                        ; 1                        ; Untyped                                         ;
; E0_LOW                        ; 1                        ; Untyped                                         ;
; E1_LOW                        ; 1                        ; Untyped                                         ;
; E2_LOW                        ; 1                        ; Untyped                                         ;
; E3_LOW                        ; 1                        ; Untyped                                         ;
; L0_INITIAL                    ; 1                        ; Untyped                                         ;
; L1_INITIAL                    ; 1                        ; Untyped                                         ;
; G0_INITIAL                    ; 1                        ; Untyped                                         ;
; G1_INITIAL                    ; 1                        ; Untyped                                         ;
; G2_INITIAL                    ; 1                        ; Untyped                                         ;
; G3_INITIAL                    ; 1                        ; Untyped                                         ;
; E0_INITIAL                    ; 1                        ; Untyped                                         ;
; E1_INITIAL                    ; 1                        ; Untyped                                         ;
; E2_INITIAL                    ; 1                        ; Untyped                                         ;
; E3_INITIAL                    ; 1                        ; Untyped                                         ;
; L0_MODE                       ; BYPASS                   ; Untyped                                         ;
; L1_MODE                       ; BYPASS                   ; Untyped                                         ;
; G0_MODE                       ; BYPASS                   ; Untyped                                         ;
; G1_MODE                       ; BYPASS                   ; Untyped                                         ;
; G2_MODE                       ; BYPASS                   ; Untyped                                         ;
; G3_MODE                       ; BYPASS                   ; Untyped                                         ;
; E0_MODE                       ; BYPASS                   ; Untyped                                         ;
; E1_MODE                       ; BYPASS                   ; Untyped                                         ;
; E2_MODE                       ; BYPASS                   ; Untyped                                         ;
; E3_MODE                       ; BYPASS                   ; Untyped                                         ;
; L0_PH                         ; 0                        ; Untyped                                         ;
; L1_PH                         ; 0                        ; Untyped                                         ;
; G0_PH                         ; 0                        ; Untyped                                         ;
; G1_PH                         ; 0                        ; Untyped                                         ;
; G2_PH                         ; 0                        ; Untyped                                         ;
; G3_PH                         ; 0                        ; Untyped                                         ;
; E0_PH                         ; 0                        ; Untyped                                         ;
; E1_PH                         ; 0                        ; Untyped                                         ;
; E2_PH                         ; 0                        ; Untyped                                         ;
; E3_PH                         ; 0                        ; Untyped                                         ;
; M_PH                          ; 0                        ; Untyped                                         ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                         ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                         ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                         ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                         ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                         ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                         ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                         ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                         ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                         ;
; CLK0_COUNTER                  ; G0                       ; Untyped                                         ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                         ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                         ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                         ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                         ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                         ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                         ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                         ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                         ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                         ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                         ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                         ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                         ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                         ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                         ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                         ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                         ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                         ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                         ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                         ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                         ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                         ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                         ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                         ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                         ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                         ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                         ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                         ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                         ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                         ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                                         ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                                         ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                                         ;
; VCO_POST_SCALE                ; 0                        ; Untyped                                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                                         ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                         ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                         ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                         ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                         ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                         ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                         ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                         ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                                         ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                                         ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                                         ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                         ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                         ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                         ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                         ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                         ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                         ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                                         ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                         ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                         ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                         ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                         ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                         ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                                         ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                         ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                                         ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                         ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                         ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                         ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                                         ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                                         ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                         ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                         ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                         ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                         ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                         ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                         ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                         ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                         ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                         ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                         ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                         ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                         ;
; CBXI_PARAMETER                ; pll200_altpll            ; Untyped                                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                                         ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                         ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                         ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                                  ;
+-------------------------------+--------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                     ;
+---------------------------------------+--------------------------------------------+
; Name                                  ; Value                                      ;
+---------------------------------------+--------------------------------------------+
; Number of entity instances            ; 1                                          ;
; Entity Instance                       ; mult:mult_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 6                                          ;
;     -- LPM_WIDTHB                     ; 9                                          ;
;     -- LPM_WIDTHP                     ; 15                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
+---------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                   ;
; Entity Instance                           ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                              ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                  ;
+-------------------------------+---------------------------------------------------------------+
; Name                          ; Value                                                         ;
+-------------------------------+---------------------------------------------------------------+
; Number of entity instances    ; 1                                                             ;
; Entity Instance               ; FskMod:FskMod_inst|pll200:pll200_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                        ;
;     -- PLL_TYPE               ; AUTO                                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                                             ;
+-------------------------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot" ;
+-------+--------+----------+-----------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                         ;
+-------+--------+----------+-----------------------------------------------------------------+
; cos_o ; Output ; Info     ; Explicitly unconnected                                          ;
+-------+--------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FskMod:FskMod_inst|fsk:u0"                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; phi_inc_i[31..30] ; Input  ; Info     ; Stuck at GND                                                                        ;
; phi_inc_i[28..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; phi_inc_i[29]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clken             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; freq_mod_i[2..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; freq_mod_i[3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FskMod:FskMod_inst"                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adda_out:adda_out_inst|sin:sin_inst"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst" ;
+------------------+-------+----------+---------------------------------------+
; Port             ; Type  ; Severity ; Details                               ;
+------------------+-------+----------+---------------------------------------+
; freqctrl[19..18] ; Input ; Info     ; Stuck at VCC                          ;
; freqctrl[12..11] ; Input ; Info     ; Stuck at VCC                          ;
; freqctrl[9..8]   ; Input ; Info     ; Stuck at VCC                          ;
; freqctrl[6..4]   ; Input ; Info     ; Stuck at VCC                          ;
; freqctrl[31..20] ; Input ; Info     ; Stuck at GND                          ;
; freqctrl[15..13] ; Input ; Info     ; Stuck at GND                          ;
; freqctrl[3..1]   ; Input ; Info     ; Stuck at GND                          ;
; freqctrl[17]     ; Input ; Info     ; Stuck at GND                          ;
; freqctrl[16]     ; Input ; Info     ; Stuck at VCC                          ;
; freqctrl[10]     ; Input ; Info     ; Stuck at GND                          ;
; freqctrl[7]      ; Input ; Info     ; Stuck at GND                          ;
; freqctrl[0]      ; Input ; Info     ; Stuck at VCC                          ;
+------------------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mult:mult_inst"                                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; result[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "add:add_inst"      ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; datab[5..4] ; Input ; Info     ; Stuck at VCC ;
; datab[1..0] ; Input ; Info     ; Stuck at GND ;
; datab[8]    ; Input ; Info     ; Stuck at GND ;
; datab[7]    ; Input ; Info     ; Stuck at VCC ;
; datab[6]    ; Input ; Info     ; Stuck at GND ;
; datab[3]    ; Input ; Info     ; Stuck at GND ;
; datab[2]    ; Input ; Info     ; Stuck at VCC ;
+-------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 18                          ;
; cycloneiii_ff         ; 242                         ;
;     CLR               ; 95                          ;
;     SCLR              ; 49                          ;
;     SLD               ; 1                           ;
;     plain             ; 97                          ;
; cycloneiii_lcell_comb ; 320                         ;
;     arith             ; 157                         ;
;         2 data inputs ; 107                         ;
;         3 data inputs ; 50                          ;
;     normal            ; 163                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 115                         ;
;         3 data inputs ; 14                          ;
;         4 data inputs ; 24                          ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 33                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.18                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Mar 03 15:24:29 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AM_ASK -c AM_ASK
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ip/mult/mult.v
    Info (12023): Found entity 1: mult File: J:/AM_ASK/ip/mult/mult.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file am_mode.v
    Info (12023): Found entity 1: AM_MODE File: J:/AM_ASK/AM_MODE.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ip/add/add.v
    Info (12023): Found entity 1: add File: J:/AM_ASK/ip/add/add.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll200/pll200.v
    Info (12023): Found entity 1: pll200 File: J:/AM_ASK/ip/pll200/pll200.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip/fsk/fsk/synthesis/fsk.v
    Info (12023): Found entity 1: fsk File: J:/AM_ASK/ip/fsk/fsk/synthesis/fsk.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ip/fsk/fsk/synthesis/submodules/sid_2c_1p.v
    Info (12023): Found entity 1: sid_2c_1p File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/sid_2c_1p.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ip/fsk/fsk/synthesis/submodules/asj_nco_fxx.v
    Info (12023): Found entity 1: asj_nco_fxx File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_fxx.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file ip/fsk/fsk/synthesis/submodules/asj_gar.v
    Info (12023): Found entity 1: asj_gar File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_gar.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ip/fsk/fsk/synthesis/submodules/asj_nco_apr_dxx.v
    Info (12023): Found entity 1: asj_nco_apr_dxx File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_apr_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file ip/fsk/fsk/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file ip/fsk/fsk/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file ip/fsk/fsk/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file ip/fsk/fsk/synthesis/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file ip/fsk/fsk/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file ip/fsk/fsk/synthesis/submodules/segment_arr_tdl.v
    Info (12023): Found entity 1: segment_arr_tdl File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/segment_arr_tdl.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file ip/fsk/fsk/synthesis/submodules/segment_sel.v
    Info (12023): Found entity 1: segment_sel File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/segment_sel.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file ip/fsk/fsk/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file ip/fsk/fsk/synthesis/submodules/asj_xnqg.v
    Info (12023): Found entity 1: asj_xnqg File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_xnqg.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file ip/fsk/fsk/synthesis/submodules/fsk_nco_ii_0.v
    Info (12023): Found entity 1: fsk_nco_ii_0 File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/fsk_nco_ii_0.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file source/fsk/fskmod.v
    Info (12023): Found entity 1: FskMod File: J:/AM_ASK/source/fsk/FskMod.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file source/mod_signal_trans.v
    Info (12023): Found entity 1: mod_signal_trans File: J:/AM_ASK/source/mod_signal_trans.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file source/adc10065.v
    Info (12023): Found entity 1: adc10065 File: J:/AM_ASK/source/adc10065.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_sim/adda_out.v
    Info (12023): Found entity 1: adda_out File: J:/AM_ASK/rom_sim/adda_out.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rom_sim/addr_ctrl.v
    Info (12023): Found entity 1: addr_ctrl File: J:/AM_ASK/rom_sim/addr_ctrl.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rom_sim/sin.v
    Info (12023): Found entity 1: sin File: J:/AM_ASK/rom_sim/sin.v Line: 39
Info (12127): Elaborating entity "AM_MODE" for the top level hierarchy
Info (12128): Elaborating entity "add" for hierarchy "add:add_inst" File: J:/AM_ASK/AM_MODE.v Line: 149
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "add:add_inst|lpm_add_sub:LPM_ADD_SUB_component" File: J:/AM_ASK/ip/add/add.v Line: 65
Info (12130): Elaborated megafunction instantiation "add:add_inst|lpm_add_sub:LPM_ADD_SUB_component" File: J:/AM_ASK/ip/add/add.v Line: 65
Info (12133): Instantiated megafunction "add:add_inst|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: J:/AM_ASK/ip/add/add.v Line: 65
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_shh.tdf
    Info (12023): Found entity 1: add_sub_shh File: J:/AM_ASK/db/add_sub_shh.tdf Line: 22
Info (12128): Elaborating entity "add_sub_shh" for hierarchy "add:add_inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_shh:auto_generated" File: d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "mult" for hierarchy "mult:mult_inst" File: J:/AM_ASK/AM_MODE.v Line: 156
Info (12128): Elaborating entity "lpm_mult" for hierarchy "mult:mult_inst|lpm_mult:lpm_mult_component" File: J:/AM_ASK/ip/mult/mult.v Line: 59
Info (12130): Elaborated megafunction instantiation "mult:mult_inst|lpm_mult:lpm_mult_component" File: J:/AM_ASK/ip/mult/mult.v Line: 59
Info (12133): Instantiated megafunction "mult:mult_inst|lpm_mult:lpm_mult_component" with the following parameter: File: J:/AM_ASK/ip/mult/mult.v Line: 59
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "6"
    Info (12134): Parameter "lpm_widthb" = "9"
    Info (12134): Parameter "lpm_widthp" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_o5n.tdf
    Info (12023): Found entity 1: mult_o5n File: J:/AM_ASK/db/mult_o5n.tdf Line: 28
Info (12128): Elaborating entity "mult_o5n" for hierarchy "mult:mult_inst|lpm_mult:lpm_mult_component|mult_o5n:auto_generated" File: d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "adda_out" for hierarchy "adda_out:adda_out_inst" File: J:/AM_ASK/AM_MODE.v Line: 164
Info (12128): Elaborating entity "addr_ctrl" for hierarchy "adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst" File: J:/AM_ASK/rom_sim/adda_out.v Line: 55
Info (12128): Elaborating entity "sin" for hierarchy "adda_out:adda_out_inst|sin:sin_inst" File: J:/AM_ASK/rom_sim/adda_out.v Line: 62
Info (12128): Elaborating entity "altsyncram" for hierarchy "adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component" File: J:/AM_ASK/rom_sim/sin.v Line: 81
Info (12130): Elaborated megafunction instantiation "adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component" File: J:/AM_ASK/rom_sim/sin.v Line: 81
Info (12133): Instantiated megafunction "adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component" with the following parameter: File: J:/AM_ASK/rom_sim/sin.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rom_sim/sin.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qr91.tdf
    Info (12023): Found entity 1: altsyncram_qr91 File: J:/AM_ASK/db/altsyncram_qr91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qr91" for hierarchy "adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated" File: d:/intelfpga/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "FskMod" for hierarchy "FskMod:FskMod_inst" File: J:/AM_ASK/AM_MODE.v Line: 176
Info (12128): Elaborating entity "fsk" for hierarchy "FskMod:FskMod_inst|fsk:u0" File: J:/AM_ASK/source/fsk/FskMod.v Line: 33
Info (12128): Elaborating entity "fsk_nco_ii_0" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0" File: J:/AM_ASK/ip/fsk/fsk/synthesis/fsk.v Line: 24
Info (12128): Elaborating entity "asj_xnqg" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_xnqg:u011" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/fsk_nco_ii_0.v Line: 332
Info (12128): Elaborating entity "segment_arr_tdl" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/fsk_nco_ii_0.v Line: 341
Info (12128): Elaborating entity "asj_nco_fxx" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/fsk_nco_ii_0.v Line: 355
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_fxx.v Line: 59
Info (12130): Elaborated megafunction instantiation "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_fxx.v Line: 59
Info (12133): Instantiated megafunction "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc" with the following parameter: File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_fxx.v Line: 59
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_88h.tdf
    Info (12023): Found entity 1: add_sub_88h File: J:/AM_ASK/db/add_sub_88h.tdf Line: 22
Info (12128): Elaborating entity "add_sub_88h" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_88h:auto_generated" File: d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/fsk_nco_ii_0.v Line: 365
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12130): Elaborated megafunction instantiation "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12133): Instantiated megafunction "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc" with the following parameter: File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_altqmcpipe.v Line: 63
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_v4i.tdf
    Info (12023): Found entity 1: add_sub_v4i File: J:/AM_ASK/db/add_sub_v4i.tdf Line: 22
Info (12128): Elaborating entity "add_sub_v4i" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated" File: d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/fsk_nco_ii_0.v Line: 383
Info (12128): Elaborating entity "asj_dxx" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/fsk_nco_ii_0.v Line: 392
Info (12128): Elaborating entity "asj_nco_apr_dxx" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/fsk_nco_ii_0.v Line: 399
Info (12128): Elaborating entity "asj_gar" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/fsk_nco_ii_0.v Line: 410
Info (12128): Elaborating entity "sid_2c_1p" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/fsk_nco_ii_0.v Line: 423
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/fsk_nco_ii_0.v Line: 431
Info (12128): Elaborating entity "altsyncram" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" with the following parameter: File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "fsk_nco_ii_0_sin.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lo91.tdf
    Info (12023): Found entity 1: altsyncram_lo91 File: J:/AM_ASK/db/altsyncram_lo91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lo91" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated" File: d:/intelfpga/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/fsk_nco_ii_0.v Line: 444
Info (12128): Elaborating entity "altsyncram" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0" with the following parameter: File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "fsk_nco_ii_0_cos.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_go91.tdf
    Info (12023): Found entity 1: altsyncram_go91 File: J:/AM_ASK/db/altsyncram_go91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_go91" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated" File: d:/intelfpga/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "segment_sel" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/fsk_nco_ii_0.v Line: 463
Info (12128): Elaborating entity "asj_nco_mob_rw" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/fsk_nco_ii_0.v Line: 472
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/fsk_nco_ii_0.v Line: 483
Info (12128): Elaborating entity "lpm_counter" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12130): Elaborated megafunction instantiation "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12133): Instantiated megafunction "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter: File: J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_isdr.v Line: 59
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_asi.tdf
    Info (12023): Found entity 1: cntr_asi File: J:/AM_ASK/db/cntr_asi.tdf Line: 25
Info (12128): Elaborating entity "cntr_asi" for hierarchy "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_asi:auto_generated" File: d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "pll200" for hierarchy "FskMod:FskMod_inst|pll200:pll200_inst" File: J:/AM_ASK/source/fsk/FskMod.v Line: 39
Info (12128): Elaborating entity "altpll" for hierarchy "FskMod:FskMod_inst|pll200:pll200_inst|altpll:altpll_component" File: J:/AM_ASK/ip/pll200/pll200.v Line: 90
Info (12130): Elaborated megafunction instantiation "FskMod:FskMod_inst|pll200:pll200_inst|altpll:altpll_component" File: J:/AM_ASK/ip/pll200/pll200.v Line: 90
Info (12133): Instantiated megafunction "FskMod:FskMod_inst|pll200:pll200_inst|altpll:altpll_component" with the following parameter: File: J:/AM_ASK/ip/pll200/pll200.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll200"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll200_altpll.v
    Info (12023): Found entity 1: pll200_altpll File: J:/AM_ASK/db/pll200_altpll.v Line: 29
Info (12128): Elaborating entity "pll200_altpll" for hierarchy "FskMod:FskMod_inst|pll200:pll200_inst|altpll:altpll_component|pll200_altpll:auto_generated" File: d:/intelfpga/intelfpga/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|q_a[0]" File: J:/AM_ASK/db/altsyncram_qr91.tdf Line: 34
Info (13000): Registers with preset signals will power-up high File: J:/AM_ASK/AM_MODE.v Line: 55
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 382 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 329 logic cells
    Info (21064): Implemented 33 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4795 megabytes
    Info: Processing ended: Thu Mar 03 15:24:46 2022
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:28


