{"indexed":{"date-parts":[[2018,5,7]],"date-time":"2018-05-07T22:03:53Z","timestamp":1525730633826},"reference-count":16,"publisher":"IEEE","isbn-type":[{"value":"9781467391405","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/vlsi-soc.2015.7314412","type":"paper-conference","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T23:01:11Z","timestamp":1446505271000},"source":"Crossref","is-referenced-by-count":1,"title":"Cost reduction of system-level tests with stressed structural tests and SVM","prefix":"10.1109","author":[{"given":"Jing-Jia","family":"Liou","sequence":"first","affiliation":[]},{"given":"Meng-Ta","family":"Hsieh","sequence":"additional","affiliation":[]},{"given":"Jun-Fei","family":"Cherng","sequence":"additional","affiliation":[]},{"given":"Harry H.","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","event":"2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","container-title":"2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7304349\/7314373\/07314412.pdf?arnumber=7314412","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T05:47:26Z","timestamp":1490420846000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"ISBN":["9781467391405"],"references-count":16,"URL":"http:\/\/dx.doi.org\/10.1109\/vlsi-soc.2015.7314412","relation":{}}