# Verilog-Example-Code
This project is to create documented Verilog examples utilizing the Yosys/IceStorm project
