verilog xil_defaultlib --include "D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" --include "../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" --include "../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" --include "../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" --include "../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" \
"../../../bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0.v" \
"../../../bd/kria_bd/ip/kria_bd_xbar_0/sim/kria_bd_xbar_0.v" \
"../../../bd/kria_bd/ip/kria_bd_xlconcat_0_0/sim/kria_bd_xlconcat_0_0.v" \
"../../../bd/kria_bd/ip/kria_bd_xlslice_0_0/sim/kria_bd_xlslice_0_0.v" \
"../../../bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/sim/kria_bd_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/kria_bd/ip/kria_bd_auto_pc_0/sim/kria_bd_auto_pc_0.v" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_0/bd_0/ip/ip_0/sim/bd_5ac1_one_0.v" \

sv xil_defaultlib --include "D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" --include "../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" --include "../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" --include "../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" --include "../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_0/bd_0/ip/ip_2/sim/bd_5ac1_s00mmu_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_0/bd_0/ip/ip_3/sim/bd_5ac1_s00tr_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_0/bd_0/ip/ip_4/sim/bd_5ac1_s00sic_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_0/bd_0/ip/ip_5/sim/bd_5ac1_s00a2s_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_0/bd_0/ip/ip_6/sim/bd_5ac1_sawn_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_0/bd_0/ip/ip_7/sim/bd_5ac1_swn_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_0/bd_0/ip/ip_8/sim/bd_5ac1_sbn_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_0/bd_0/ip/ip_9/sim/bd_5ac1_m00s2a_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_0/bd_0/ip/ip_10/sim/bd_5ac1_m00e_0.sv" \

verilog xil_defaultlib --include "D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" --include "../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" --include "../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" --include "../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" --include "../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_0/bd_0/sim/bd_5ac1.v" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_0/sim/kria_bd_axi_smc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
