Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 14 20:22:20 2019
| Host         : AsusZenBookOssi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PmodOLED_control_sets_placed.rpt
| Design       : PmodOLED
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    27 |
| Unused register locations in slices containing registers |    82 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      5 |            6 |
|      6 |            1 |
|      7 |            4 |
|      8 |            3 |
|     11 |            1 |
|     12 |            2 |
|     14 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              60 |           19 |
| Yes          | No                    | No                     |             126 |           48 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              76 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+--------------------------------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal               |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------+--------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | Init/temp_vdd_i_1_n_0                     |                                            |                1 |              1 |
|  CLK_IBUF_BUFG | Init/temp_vbat_i_1_n_0                    |                                            |                1 |              1 |
|  CLK_IBUF_BUFG | Mario/temp_spi_data[5]_i_1_n_0            | Mario/temp_spi_data[3]_i_1__0_n_0          |                2 |              2 |
|  CLK_IBUF_BUFG |                                           | Init/SPI_COMP/counter                      |                1 |              5 |
|  CLK_IBUF_BUFG |                                           | Mario/SPI_COMP/counter                     |                2 |              5 |
|  CLK_IBUF_BUFG | Init/DELAY_COMP/E[0]                      | RST_IBUF                                   |                2 |              5 |
|  CLK_IBUF_BUFG | Init/SPI_COMP/temp_sdo                    | Init/SPI_COMP/shift_counter[3]_i_1__0_n_0  |                1 |              5 |
|  CLK_IBUF_BUFG | Init/g0_b0__3_n_0                         |                                            |                1 |              5 |
|  CLK_IBUF_BUFG | Mario/SPI_COMP/temp_sdo                   | Mario/SPI_COMP/SR[0]                       |                2 |              5 |
|  CLK_IBUF_BUFG | Mario/temp_spi_data[5]_i_1_n_0            |                                            |                3 |              6 |
|  CLK_IBUF_BUFG | Mario/temp_page[1]_i_1_n_0                |                                            |                4 |              7 |
|  CLK_IBUF_BUFG | Mario/temp_delay_ms[11]_i_1_n_0           |                                            |                1 |              7 |
|  CLK_IBUF_BUFG | Mario/after_state[6]_i_1_n_0              |                                            |                3 |              7 |
|  CLK_IBUF_BUFG | Mario/current_screen_reg[3,0]_i_1_n_0     | Mario/current_screen[3,13][0]_i_1_n_0      |                2 |              7 |
|  CLK_IBUF_BUFG | Init/SPI_COMP/shift_register_0            |                                            |                1 |              8 |
|  CLK_IBUF_BUFG | Init/g0_b0__4_n_0                         |                                            |                1 |              8 |
|  CLK_IBUF_BUFG | Mario/SPI_COMP/shift_register             |                                            |                1 |              8 |
|  CLK_IBUF_BUFG | Mario/temp_addr[10]_i_1_n_0               |                                            |                2 |             11 |
|  CLK_IBUF_BUFG | Init/DELAY_COMP/ms_counter[0]_i_2_n_0     | Init/DELAY_COMP/ms_counter                 |                3 |             12 |
|  CLK_IBUF_BUFG | Mario/DELAY_COMP/ms_counter[0]_i_2__0_n_0 | Mario/DELAY_COMP/ms_counter                |                3 |             12 |
|  CLK_IBUF_BUFG | Mario/temp_index[3]_i_1_n_0               |                                            |                8 |             14 |
|  CLK_IBUF_BUFG |                                           | RST_IBUF                                   |                6 |             16 |
|  CLK_IBUF_BUFG |                                           | Init/DELAY_COMP/clk_counter[0]_i_1_n_0     |                5 |             17 |
|  CLK_IBUF_BUFG |                                           | Mario/DELAY_COMP/clk_counter[0]_i_1__0_n_0 |                5 |             17 |
|  CLK_IBUF_BUFG |                                           |                                            |               16 |             24 |
|  CLK_IBUF_BUFG | Mario/DELAY_COMP/BTNALLCHARS              | BTNALLCHARS_IBUF                           |                7 |             28 |
|  CLK_IBUF_BUFG | Mario/current_screen_reg[3,0]_i_1_n_0     |                                            |               21 |             43 |
+----------------+-------------------------------------------+--------------------------------------------+------------------+----------------+


