test_lib_bench_cache_sim::bench_cache_sim::bench_with_cache_sim with_10:setup_worst_case_array(10)
  Instructions:                            |N/A                  (*********)
  L1 Hits:                                 |N/A                  (*********)
  L2 Hits:                                 |N/A                  (*********)
  RAM Hits:                                |N/A                  (*********)
  Total read+write:                        |N/A                  (*********)
  Estimated Cycles:                        |N/A                  (*********)
test_lib_bench_cache_sim::bench_cache_sim::bench_without_cache_sim with_10:setup_worst_case_array(10)
  Instructions:                            |N/A                  (*********)
