[connectivity]
sp=fuzzy_kernel_1_1.buf_in:PLRAM[0]
sp=fuzzy_kernel_1_1.csv_part0:bank0
sp=fuzzy_kernel_1_1.csv_part1:bank0
sp=fuzzy_kernel_1_1.csv_part2:bank0
sp=fuzzy_kernel_1_1.csv_part3:bank0
sp=fuzzy_kernel_1_1.csv_part4:bank0
sp=fuzzy_kernel_1_1.csv_part5:bank0
sp=fuzzy_kernel_1_1.csv_part6:bank0
sp=fuzzy_kernel_1_1.csv_part7:bank0
sp=fuzzy_kernel_1_1.buf_out:PLRAM[0]
sp=fuzzy_kernel_2_1.buf_in:PLRAM[1]
sp=fuzzy_kernel_2_1.csv_part0:bank1
sp=fuzzy_kernel_2_1.csv_part1:bank1
sp=fuzzy_kernel_2_1.csv_part2:bank1
sp=fuzzy_kernel_2_1.csv_part3:bank1
sp=fuzzy_kernel_2_1.csv_part4:bank1
sp=fuzzy_kernel_2_1.csv_part5:bank1
sp=fuzzy_kernel_2_1.csv_part6:bank1
sp=fuzzy_kernel_2_1.csv_part7:bank1
sp=fuzzy_kernel_2_1.buf_out:PLRAM[1]
sp=fuzzy_kernel_3_1.buf_in:PLRAM[2]
sp=fuzzy_kernel_3_1.csv_part0:bank2
sp=fuzzy_kernel_3_1.csv_part1:bank2
sp=fuzzy_kernel_3_1.csv_part2:bank2
sp=fuzzy_kernel_3_1.csv_part3:bank2
sp=fuzzy_kernel_3_1.csv_part4:bank2
sp=fuzzy_kernel_3_1.csv_part5:bank2
sp=fuzzy_kernel_3_1.csv_part6:bank2
sp=fuzzy_kernel_3_1.csv_part7:bank2
sp=fuzzy_kernel_3_1.buf_out:PLRAM[2]
sp=fuzzy_kernel_4_1.buf_in:PLRAM[3]
sp=fuzzy_kernel_4_1.csv_part0:bank3
sp=fuzzy_kernel_4_1.csv_part1:bank3
sp=fuzzy_kernel_4_1.csv_part2:bank3
sp=fuzzy_kernel_4_1.csv_part3:bank3
sp=fuzzy_kernel_4_1.csv_part4:bank3
sp=fuzzy_kernel_4_1.csv_part5:bank3
sp=fuzzy_kernel_4_1.csv_part6:bank3
sp=fuzzy_kernel_4_1.csv_part7:bank3
sp=fuzzy_kernel_4_1.buf_out:PLRAM[3]

[vivado]
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=ExtraNetDelay_low
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=ExploreWithAggressiveHoldFix
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true
