// Seed: 1240217995
module module_0 (
    output wor id_0
);
  tri1 id_2 = 1'b0;
  logic [7:0] id_3;
  module_3(
      id_2, id_2, id_2, id_2
  );
  initial
  `define pp_4 0
  wire id_5;
  assign id_3[1] = 1;
  wire id_6;
endmodule
module module_1 (
    output tri id_0
);
  wire id_3;
  wire id_4;
  module_0(
      id_0
  );
endmodule : id_5
module module_2 (
    input  wire  id_0,
    output uwire id_1,
    output tri   id_2
);
  always_comb disable id_4;
  module_0(
      id_2
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6, id_7;
  supply0 id_8 = 1'd0, id_9;
  assign id_1 = 1;
  assign id_1 = 1;
  assign id_8 = id_4;
endmodule
