$date
	Thu Oct 16 19:02:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! L $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ w0 $end
$var reg 1 % w1 $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ w0 $end
$var wire 1 % w1 $end
$var wire 1 ! L $end
$var parameter 2 & S0 $end
$var parameter 2 ' S1 $end
$var parameter 2 ( S2 $end
$var parameter 2 ) S3 $end
$var reg 2 * next_state [1:0] $end
$var reg 2 + state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 )
b10 (
b1 '
b0 &
$end
#0
$dumpvars
b0 +
b0 *
0%
0$
0#
0"
0!
$end
#5
1"
#10
b1 *
0"
1$
1#
#15
b1 +
1"
#20
0"
0$
#25
1"
#30
b10 *
0"
1%
#35
b11 *
b10 +
1"
#40
b10 *
0"
0%
#45
1"
#50
b11 *
0"
1%
#55
b0 *
1!
b11 +
1"
#60
b11 *
0"
0%
#65
1"
#70
b1 *
0"
1$
#75
0!
b1 +
1"
#80
0"
0$
#85
1"
#90
b10 *
0"
1%
#95
b11 *
b10 +
1"
#100
b10 *
0"
0%
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
b11 *
0"
1%
#135
b0 *
1!
b11 +
1"
#140
0"
#145
0!
b0 +
1"
#150
0"
#155
1"
#160
0"
0%
#165
1"
#170
0"
1%
#175
1"
#180
0"
0%
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
