/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [6:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~((in_data[6] | in_data[46]) & celloutsig_0_0z);
  assign celloutsig_1_1z = ~((in_data[152] | in_data[100]) & celloutsig_1_0z);
  assign celloutsig_0_8z = ~(celloutsig_0_2z ^ celloutsig_0_0z);
  assign celloutsig_1_5z = ~(celloutsig_1_0z ^ in_data[134]);
  assign celloutsig_0_12z = { celloutsig_0_9z[7:4], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_2z } & celloutsig_0_9z[6:0];
  assign celloutsig_0_13z = { celloutsig_0_9z[5:3], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z } & { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_1_4z = { in_data[167:157], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } & { in_data[173:162], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_7z[5:2] && { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_6z = { celloutsig_0_4z[5:0], celloutsig_0_0z, celloutsig_0_2z } || in_data[85:78];
  assign celloutsig_1_2z = in_data[151:143] || in_data[136:128];
  assign celloutsig_1_11z = in_data[145:138] || in_data[143:136];
  assign celloutsig_0_2z = { in_data[28], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } || in_data[57:54];
  assign celloutsig_0_3z = { in_data[5:0], celloutsig_0_0z, celloutsig_0_0z } < { in_data[55:51], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_3z = in_data[155:149] < { in_data[179:176], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_4z[1], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_18z } < { celloutsig_1_4z[5:1], celloutsig_1_0z };
  assign celloutsig_0_11z = celloutsig_0_5z[4] & ~(celloutsig_0_4z[0]);
  assign celloutsig_1_0z = in_data[173] & ~(in_data[182]);
  assign celloutsig_1_6z = celloutsig_1_5z & ~(celloutsig_1_2z);
  assign celloutsig_1_18z = celloutsig_1_14z[2] & ~(celloutsig_1_8z);
  assign celloutsig_0_7z = { in_data[43:33], celloutsig_0_0z, celloutsig_0_0z } * { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_9z = celloutsig_0_7z[10:3] * { celloutsig_0_4z[3:2], celloutsig_0_5z };
  assign celloutsig_0_5z = - celloutsig_0_4z[6:1];
  assign celloutsig_1_14z = - { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_0_0z = in_data[92] & in_data[1];
  assign celloutsig_1_8z = ^ { in_data[132:124], celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_13z = ^ in_data[160:154];
  always_latch
    if (!clkin_data[32]) celloutsig_0_4z = 7'h00;
    else if (!celloutsig_1_19z) celloutsig_0_4z = in_data[92:86];
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 8'h00;
    else if (!clkin_data[0]) celloutsig_1_7z = { celloutsig_1_4z[6:0], celloutsig_1_3z };
  assign { out_data[128], out_data[96], out_data[38:32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
