
wire kernel_monitor_reset;
wire kernel_monitor_clock;
wire kernel_monitor_report;
assign kernel_monitor_reset = ~ap_rst_n;
assign kernel_monitor_clock = ap_clk;
assign kernel_monitor_report = 1'b0;
wire [9:0] axis_block_sigs;
wire [36:0] inst_idle_sigs;
wire [20:0] inst_block_sigs;
wire kernel_block;

assign axis_block_sigs[0] = ~grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_1_U0.grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162.s_axis_video_TDATA_blk_n;
assign axis_block_sigs[1] = ~grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_1_U0.grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182.s_axis_video_TDATA_blk_n;
assign axis_block_sigs[2] = ~grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_1_U0.grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210.s_axis_video_TDATA_blk_n;
assign axis_block_sigs[3] = ~grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_5_U0.grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180.s_axis_video1_TDATA_blk_n;
assign axis_block_sigs[4] = ~grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_5_U0.grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200.s_axis_video1_TDATA_blk_n;
assign axis_block_sigs[5] = ~grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_5_U0.grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228.s_axis_video1_TDATA_blk_n;
assign axis_block_sigs[6] = ~grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_U0.grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180.s_axis_video2_TDATA_blk_n;
assign axis_block_sigs[7] = ~grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_U0.grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200.s_axis_video2_TDATA_blk_n;
assign axis_block_sigs[8] = ~grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_U0.grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228.s_axis_video2_TDATA_blk_n;
assign axis_block_sigs[9] = ~grp_VMixHlsDataFlowFunction_fu_476.MultiPixStream2AXIvideo_U0.grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98.m_axis_video_TDATA_blk_n;

assign inst_idle_sigs[0] = grp_VMixHlsDataFlowFunction_fu_476.entry_proc_U0.ap_idle;
assign inst_block_sigs[0] = (grp_VMixHlsDataFlowFunction_fu_476.entry_proc_U0.ap_done & ~grp_VMixHlsDataFlowFunction_fu_476.entry_proc_U0.ap_continue) | ~grp_VMixHlsDataFlowFunction_fu_476.entry_proc_U0.HwReg_layerEnable_val16_c12_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.entry_proc_U0.HwReg_layerStartX_1_val17_c_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.entry_proc_U0.HwReg_layerStartX_2_val18_c_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.entry_proc_U0.HwReg_layerStartY_1_val19_c_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.entry_proc_U0.HwReg_layerStartY_2_val20_c_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.entry_proc_U0.HwReg_layerScaleFactor_1_val25_c_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.entry_proc_U0.HwReg_layerScaleFactor_2_val26_c_blk_n;
assign inst_idle_sigs[1] = grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_1_U0.ap_idle;
assign inst_block_sigs[1] = (grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_1_U0.ap_done & ~grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_1_U0.ap_continue) | ~grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_1_U0.grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182.srcLayer0_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_1_U0.HwReg_layerEnableFlag_0_val_c14_blk_n;
assign inst_idle_sigs[2] = grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_2_U0.ap_idle;
assign inst_block_sigs[2] = (grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_2_U0.ap_done & ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_2_U0.ap_continue) | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_2_U0.grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94.srcLayer0_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_2_U0.layerEnableFlag_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_2_U0.grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94.srcLayer0Yuv422_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_2_U0.HwReg_layerEnableFlag_0_val_c13_blk_n;
assign inst_idle_sigs[3] = grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_3_U0.ap_idle;
assign inst_block_sigs[3] = (grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_3_U0.ap_done & ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_3_U0.ap_continue) | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_3_U0.grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94.srcLayer0Yuv422_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_3_U0.layerEnableFlag_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_3_U0.grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94.srcLayer0Yuv_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_3_U0.HwReg_layerEnableFlag_0_val_c_blk_n;
assign inst_idle_sigs[4] = grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_4_U0.ap_idle;
assign inst_block_sigs[4] = (grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_4_U0.ap_done & ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_4_U0.ap_continue) | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_4_U0.grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82.srcLayer0Yuv_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_4_U0.layerEnableFlag_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_4_U0.grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82.outLayer0_blk_n;
assign inst_idle_sigs[5] = grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_5_U0.ap_idle;
assign inst_block_sigs[5] = (grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_5_U0.ap_done & ~grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_5_U0.ap_continue) | ~grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_5_U0.grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200.srcLayer1_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_5_U0.HwReg_layerEnableFlag_1_val_c17_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_5_U0.HwReg_layerWidth_1_val_c24_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_5_U0.HwReg_layerHeight_1_val_c32_blk_n;
assign inst_idle_sigs[6] = grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_6_U0.ap_idle;
assign inst_block_sigs[6] = (grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_6_U0.ap_done & ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_6_U0.ap_continue) | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_6_U0.grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110.srcLayer1_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_6_U0.HwReg_layerHeight_1_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_6_U0.HwReg_layerWidth_1_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_6_U0.HwReg_layerEnableFlag_1_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_6_U0.grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110.srcLayer1Yuv422_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_6_U0.HwReg_layerEnableFlag_1_val_c16_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_6_U0.HwReg_layerWidth_1_val_c23_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_6_U0.HwReg_layerHeight_1_val_c31_blk_n;
assign inst_idle_sigs[7] = grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_7_U0.ap_idle;
assign inst_block_sigs[7] = (grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_7_U0.ap_done & ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_7_U0.ap_continue) | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_7_U0.grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110.srcLayer1Yuv422_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_7_U0.HwReg_layerHeight_1_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_7_U0.HwReg_layerWidth_1_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_7_U0.HwReg_layerEnableFlag_1_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_7_U0.grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110.srcLayer1Yuv_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_7_U0.HwReg_layerEnableFlag_1_val_c15_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_7_U0.HwReg_layerWidth_1_val_c22_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_7_U0.HwReg_layerHeight_1_val_c30_blk_n;
assign inst_idle_sigs[8] = grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_8_U0.ap_idle;
assign inst_block_sigs[8] = (grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_8_U0.ap_done & ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_8_U0.ap_continue) | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_8_U0.grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110.srcLayer1Yuv_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_8_U0.HwReg_layerHeight_1_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_8_U0.HwReg_layerWidth_1_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_8_U0.HwReg_layerEnableFlag_1_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_8_U0.grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110.srcLayer1Rgb_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_8_U0.HwReg_layerEnableFlag_1_val_c_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_8_U0.HwReg_layerWidth_1_val_c21_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_8_U0.HwReg_layerHeight_1_val_c29_blk_n;
assign inst_idle_sigs[9] = grp_VMixHlsDataFlowFunction_fu_476.v_mix_upsample_false_9_U0.ap_idle;
assign inst_block_sigs[9] = (grp_VMixHlsDataFlowFunction_fu_476.v_mix_upsample_false_9_U0.ap_done & ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_upsample_false_9_U0.ap_continue) | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_upsample_false_9_U0.grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98.srcLayer1Rgb_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_upsample_false_9_U0.HwReg_layerHeight_1_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_upsample_false_9_U0.HwReg_layerWidth_1_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_upsample_false_9_U0.HwReg_layerEnableFlag_1_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_upsample_false_9_U0.grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98.srcLayer1x_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_upsample_false_9_U0.HwReg_layerWidth_1_val_c_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_upsample_false_9_U0.HwReg_layerHeight_1_val_c_blk_n;
assign inst_idle_sigs[10] = grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_U0.ap_idle;
assign inst_block_sigs[10] = (grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_U0.ap_done & ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_U0.ap_continue) | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_U0.grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170.outLayer0_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_U0.grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170.srcLayer1x_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_U0.HwReg_layerEnable_val16_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_U0.HwReg_layerStartX_1_val17_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_U0.HwReg_layerStartY_1_val19_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_U0.HwReg_layerWidth_1_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_U0.HwReg_layerHeight_1_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_U0.HwReg_layerScaleFactor_1_val25_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_U0.grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170.outLayer1_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_U0.HwReg_layerEnable_val16_c_blk_n;
assign inst_idle_sigs[11] = grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_U0.ap_idle;
assign inst_block_sigs[11] = (grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_U0.ap_done & ~grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_U0.ap_continue) | ~grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_U0.grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200.srcLayer2_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_U0.HwReg_layerEnableFlag_2_val_c20_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_U0.HwReg_layerWidth_2_val_c28_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_U0.HwReg_layerHeight_2_val_c36_blk_n;
assign inst_idle_sigs[12] = grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_U0.ap_idle;
assign inst_block_sigs[12] = (grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_U0.ap_done & ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_U0.ap_continue) | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_U0.grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110.srcLayer2_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_U0.HwReg_layerHeight_2_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_U0.HwReg_layerWidth_2_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_U0.HwReg_layerEnableFlag_2_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_U0.grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110.srcLayer2Yuv422_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_U0.HwReg_layerEnableFlag_2_val_c19_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_U0.HwReg_layerWidth_2_val_c27_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_420_to_422_false_U0.HwReg_layerHeight_2_val_c35_blk_n;
assign inst_idle_sigs[13] = grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_U0.ap_idle;
assign inst_block_sigs[13] = (grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_U0.ap_done & ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_U0.ap_continue) | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_U0.grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110.srcLayer2Yuv422_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_U0.HwReg_layerHeight_2_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_U0.HwReg_layerWidth_2_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_U0.HwReg_layerEnableFlag_2_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_U0.grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110.srcLayer2Yuv_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_U0.HwReg_layerEnableFlag_2_val_c18_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_U0.HwReg_layerWidth_2_val_c26_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_444_false_U0.HwReg_layerHeight_2_val_c34_blk_n;
assign inst_idle_sigs[14] = grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_U0.ap_idle;
assign inst_block_sigs[14] = (grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_U0.ap_done & ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_U0.ap_continue) | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_U0.grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110.srcLayer2Yuv_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_U0.HwReg_layerHeight_2_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_U0.HwReg_layerWidth_2_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_U0.HwReg_layerEnableFlag_2_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_U0.grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110.srcLayer2Rgb_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_U0.HwReg_layerEnableFlag_2_val_c_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_U0.HwReg_layerWidth_2_val_c25_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_yuv2rgb_false_U0.HwReg_layerHeight_2_val_c33_blk_n;
assign inst_idle_sigs[15] = grp_VMixHlsDataFlowFunction_fu_476.v_mix_upsample_false_U0.ap_idle;
assign inst_block_sigs[15] = (grp_VMixHlsDataFlowFunction_fu_476.v_mix_upsample_false_U0.ap_done & ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_upsample_false_U0.ap_continue) | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_upsample_false_U0.grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98.srcLayer2Rgb_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_upsample_false_U0.HwReg_layerHeight_2_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_upsample_false_U0.HwReg_layerWidth_2_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_upsample_false_U0.HwReg_layerEnableFlag_2_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_upsample_false_U0.grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98.srcLayer2x_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_upsample_false_U0.HwReg_layerWidth_2_val_c_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_upsample_false_U0.HwReg_layerHeight_2_val_c_blk_n;
assign inst_idle_sigs[16] = grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_10_U0.ap_idle;
assign inst_block_sigs[16] = (grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_10_U0.ap_done & ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_10_U0.ap_continue) | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_10_U0.grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132.outLayer1_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_10_U0.grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132.srcLayer2x_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_10_U0.hwReg_6_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_10_U0.hwReg_9_2_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_10_U0.hwReg_10_2_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_10_U0.hwReg_11_2_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_10_U0.hwReg_12_2_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_10_U0.hwReg_13_2_val_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_core_alpha_false_false_10_U0.grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132.outLayer2_blk_n;
assign inst_idle_sigs[17] = grp_VMixHlsDataFlowFunction_fu_476.v_mix_rgb2yuv_false_U0.ap_idle;
assign inst_block_sigs[17] = (grp_VMixHlsDataFlowFunction_fu_476.v_mix_rgb2yuv_false_U0.ap_done & ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_rgb2yuv_false_U0.ap_continue) | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_rgb2yuv_false_U0.grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62.outLayer2_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_rgb2yuv_false_U0.grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62.outYuv_blk_n;
assign inst_idle_sigs[18] = grp_VMixHlsDataFlowFunction_fu_476.v_mix_444_to_422_false_U0.ap_idle;
assign inst_block_sigs[18] = (grp_VMixHlsDataFlowFunction_fu_476.v_mix_444_to_422_false_U0.ap_done & ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_444_to_422_false_U0.ap_continue) | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_444_to_422_false_U0.grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62.outYuv_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_444_to_422_false_U0.grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62.out422_blk_n;
assign inst_idle_sigs[19] = grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_420_false_U0.ap_idle;
assign inst_block_sigs[19] = (grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_420_false_U0.ap_done & ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_420_false_U0.ap_continue) | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_420_false_U0.grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62.out422_blk_n | ~grp_VMixHlsDataFlowFunction_fu_476.v_mix_422_to_420_false_U0.grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62.out420_blk_n;
assign inst_idle_sigs[20] = grp_VMixHlsDataFlowFunction_fu_476.MultiPixStream2AXIvideo_U0.ap_idle;
assign inst_block_sigs[20] = (grp_VMixHlsDataFlowFunction_fu_476.MultiPixStream2AXIvideo_U0.ap_done & ~grp_VMixHlsDataFlowFunction_fu_476.MultiPixStream2AXIvideo_U0.ap_continue) | ~grp_VMixHlsDataFlowFunction_fu_476.MultiPixStream2AXIvideo_U0.grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98.out420_blk_n;

assign inst_idle_sigs[21] = 1'b0;
assign inst_idle_sigs[22] = grp_VMixHlsDataFlowFunction_fu_476.ap_idle;
assign inst_idle_sigs[23] = grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_1_U0.ap_idle;
assign inst_idle_sigs[24] = grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_1_U0.grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162.ap_idle;
assign inst_idle_sigs[25] = grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_1_U0.grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182.ap_idle;
assign inst_idle_sigs[26] = grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_1_U0.grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210.ap_idle;
assign inst_idle_sigs[27] = grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_5_U0.ap_idle;
assign inst_idle_sigs[28] = grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_5_U0.grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180.ap_idle;
assign inst_idle_sigs[29] = grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_5_U0.grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200.ap_idle;
assign inst_idle_sigs[30] = grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_5_U0.grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228.ap_idle;
assign inst_idle_sigs[31] = grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_U0.ap_idle;
assign inst_idle_sigs[32] = grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_U0.grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180.ap_idle;
assign inst_idle_sigs[33] = grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_U0.grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200.ap_idle;
assign inst_idle_sigs[34] = grp_VMixHlsDataFlowFunction_fu_476.AXIvideo2MultiPixStream_U0.grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228.ap_idle;
assign inst_idle_sigs[35] = grp_VMixHlsDataFlowFunction_fu_476.MultiPixStream2AXIvideo_U0.ap_idle;
assign inst_idle_sigs[36] = grp_VMixHlsDataFlowFunction_fu_476.MultiPixStream2AXIvideo_U0.grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98.ap_idle;

main_design_v_mix_0_0_hls_deadlock_idx0_monitor main_design_v_mix_0_0_hls_deadlock_idx0_monitor_U (
    .clock(kernel_monitor_clock),
    .reset(kernel_monitor_reset),
    .axis_block_sigs(axis_block_sigs),
    .inst_idle_sigs(inst_idle_sigs),
    .inst_block_sigs(inst_block_sigs),
    .block(kernel_block)
);


always @ (kernel_block or kernel_monitor_reset) begin
    if (kernel_block == 1'b1 && kernel_monitor_reset == 1'b0) begin
        find_kernel_block = 1'b1;
    end
    else begin
        find_kernel_block = 1'b0;
    end
end
