[Setting]
XILINX_VIVADO=
XILINX=
GenPinLayoutFile=1
Board=VeriEnterprise for Xilinx A7(Artix7 XC7A200T)
ProjectDir=C:\Users\Harry\Desktop\vl
ListFile=FileList.lst
PinLayoutFile=
XilinxCompile=1
BinaryFile=fir.bit
