module audio_spdif
(
    input           clk_i,
    input           rst_i,
    input           audio_clk_i,
    input  [ 31:0]  inport_tdata_i,
    output          outport_tready_o,
    output          spdif_o
);

wire bit_clock_w = audio_clk_i;

//-----------------------------------------------------------------
// Core SPDIF
//-----------------------------------------------------------------
spdif_core u_core (
    .clk_i(clk_i),
    .rst_i(rst_i),
    .bit_out_en_i(bit_clock_w),
    .spdif_o(spdif_o),
    .sample_i(inport_tdata_i),
    .sample_req_o(outport_tready_o)
);

endmodule 