// Seed: 2648344911
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3
);
  type_6(
      id_1, 1, 1'b0
  );
  initial SystemTFIdentifier(id_1, id_2);
  logic id_4 = 1;
  logic id_5;
endmodule
