Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr  6 21:37:02 2021
| Host         : LAPTOP-PGKK1HS3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_top_level_wrapper_timing_summary_routed.rpt -pb system_top_level_wrapper_timing_summary_routed.pb -rpx system_top_level_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_top_level_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (10)
7. checking multiple_clock (5388)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (5388)
---------------------------------
 There are 5388 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.588        0.000                      0                 9687        0.012        0.000                      0                 9671        2.000        0.000                       0                  5878  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
pin_clk125mhz                                                                               {0.000 4.000}        8.000           125.000         
  clk_out1_system_top_level_clk_wiz_0_1                                                     {0.000 10.000}       20.000          50.000          
  clk_out2_system_top_level_clk_wiz_0_1                                                     {0.000 40.690}       81.379          12.288          
  clkfbout_system_top_level_clk_wiz_0_1                                                     {0.000 20.000}       40.000          25.000          
sys_clk_pin                                                                                 {0.000 4.000}        8.000           125.000         
  clk_out1_system_top_level_clk_wiz_0_1_1                                                   {0.000 10.000}       20.000          50.000          
  clk_out2_system_top_level_clk_wiz_0_1_1                                                   {0.000 40.690}       81.379          12.288          
  clkfbout_system_top_level_clk_wiz_0_1_1                                                   {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.043        0.000                      0                  928        0.087        0.000                      0                  928       15.250        0.000                       0                   483  
pin_clk125mhz                                                                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_system_top_level_clk_wiz_0_1                                                           7.588        0.000                      0                 8363        0.098        0.000                      0                 8363        8.750        0.000                       0                  5236  
  clk_out2_system_top_level_clk_wiz_0_1                                                          76.577        0.000                      0                  175        0.159        0.000                      0                  175       40.190        0.000                       0                   156  
  clkfbout_system_top_level_clk_wiz_0_1                                                                                                                                                                                                      12.633        0.000                       0                     2  
sys_clk_pin                                                                                                                                                                                                                                   2.000        0.000                       0                     1  
  clk_out1_system_top_level_clk_wiz_0_1_1                                                         7.590        0.000                      0                 8363        0.098        0.000                      0                 8363        8.750        0.000                       0                  5236  
  clk_out2_system_top_level_clk_wiz_0_1_1                                                        76.583        0.000                      0                  175        0.159        0.000                      0                  175       40.190        0.000                       0                   156  
  clkfbout_system_top_level_clk_wiz_0_1_1                                                                                                                                                                                                    12.633        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_top_level_clk_wiz_0_1                                                       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.731        0.000                      0                    8                                                                        
clk_out1_system_top_level_clk_wiz_0_1_1                                                     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.731        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_system_top_level_clk_wiz_0_1                                                            31.724        0.000                      0                    8                                                                        
clk_out1_system_top_level_clk_wiz_0_1_1                                                     clk_out1_system_top_level_clk_wiz_0_1                                                             7.588        0.000                      0                 8363        0.012        0.000                      0                 8363  
clk_out2_system_top_level_clk_wiz_0_1_1                                                     clk_out2_system_top_level_clk_wiz_0_1                                                            76.577        0.000                      0                  175        0.053        0.000                      0                  175  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_system_top_level_clk_wiz_0_1_1                                                          31.724        0.000                      0                    8                                                                        
clk_out1_system_top_level_clk_wiz_0_1                                                       clk_out1_system_top_level_clk_wiz_0_1_1                                                           7.588        0.000                      0                 8363        0.012        0.000                      0                 8363  
clk_out2_system_top_level_clk_wiz_0_1                                                       clk_out2_system_top_level_clk_wiz_0_1_1                                                          76.577        0.000                      0                  175        0.053        0.000                      0                  175  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_system_top_level_clk_wiz_0_1                                                       clk_out1_system_top_level_clk_wiz_0_1                                                            17.081        0.000                      0                  105        0.384        0.000                      0                  105  
**async_default**                                                                           clk_out1_system_top_level_clk_wiz_0_1_1                                                     clk_out1_system_top_level_clk_wiz_0_1                                                            17.081        0.000                      0                  105        0.298        0.000                      0                  105  
**async_default**                                                                           clk_out1_system_top_level_clk_wiz_0_1                                                       clk_out1_system_top_level_clk_wiz_0_1_1                                                          17.081        0.000                      0                  105        0.298        0.000                      0                  105  
**async_default**                                                                           clk_out1_system_top_level_clk_wiz_0_1_1                                                     clk_out1_system_top_level_clk_wiz_0_1_1                                                          17.082        0.000                      0                  105        0.384        0.000                      0                  105  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.703        0.000                      0                  100        0.331        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.043ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.924ns  (logic 1.721ns (24.855%)  route 5.203ns (75.145%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDRE (Prop_fdre_C_Q)         0.419     4.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.047     6.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X62Y141        LUT4 (Prop_lut4_I1_O)        0.296     7.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           1.268     8.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X59Y140        LUT6 (Prop_lut6_I3_O)        0.124     8.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     8.468    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X59Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.229    10.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X65Y138        LUT5 (Prop_lut5_I1_O)        0.149    10.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.660    10.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X64Y137        LUT3 (Prop_lut3_I1_O)        0.332    11.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X64Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.714    36.799    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.489    37.288    
                         clock uncertainty           -0.035    37.253    
    SLICE_X64Y137        FDRE (Setup_fdre_C_D)        0.029    37.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.282    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                 26.043    

Slack (MET) :             26.057ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 1.721ns (24.895%)  route 5.192ns (75.105%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDRE (Prop_fdre_C_Q)         0.419     4.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.047     6.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X62Y141        LUT4 (Prop_lut4_I1_O)        0.296     7.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           1.268     8.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X59Y140        LUT6 (Prop_lut6_I3_O)        0.124     8.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     8.468    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X59Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.229    10.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X65Y138        LUT5 (Prop_lut5_I1_O)        0.149    10.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.648    10.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X64Y137        LUT3 (Prop_lut3_I1_O)        0.332    11.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X64Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.714    36.799    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.489    37.288    
                         clock uncertainty           -0.035    37.253    
    SLICE_X64Y137        FDRE (Setup_fdre_C_D)        0.031    37.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.284    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                 26.057    

Slack (MET) :             26.196ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 1.721ns (25.310%)  route 5.079ns (74.690%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDRE (Prop_fdre_C_Q)         0.419     4.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.047     6.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X62Y141        LUT4 (Prop_lut4_I1_O)        0.296     7.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           1.268     8.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X59Y140        LUT6 (Prop_lut6_I3_O)        0.124     8.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     8.468    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X59Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.229    10.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X65Y138        LUT5 (Prop_lut5_I1_O)        0.149    10.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.535    10.781    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X64Y138        LUT6 (Prop_lut6_I2_O)        0.332    11.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.715    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.514    37.314    
                         clock uncertainty           -0.035    37.279    
    SLICE_X64Y138        FDRE (Setup_fdre_C_D)        0.031    37.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.310    
                         arrival time                         -11.113    
  -------------------------------------------------------------------
                         slack                                 26.196    

Slack (MET) :             26.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 1.721ns (25.511%)  route 5.025ns (74.489%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDRE (Prop_fdre_C_Q)         0.419     4.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.047     6.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X62Y141        LUT4 (Prop_lut4_I1_O)        0.296     7.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           1.268     8.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X59Y140        LUT6 (Prop_lut6_I3_O)        0.124     8.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     8.468    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X59Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.229    10.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X65Y138        LUT5 (Prop_lut5_I1_O)        0.149    10.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.481    10.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X65Y138        LUT3 (Prop_lut3_I1_O)        0.332    11.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    11.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X65Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.715    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.492    37.292    
                         clock uncertainty           -0.035    37.257    
    SLICE_X65Y138        FDRE (Setup_fdre_C_D)        0.029    37.286    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.286    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                 26.226    

Slack (MET) :             26.230ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.744ns  (logic 1.721ns (25.519%)  route 5.023ns (74.481%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDRE (Prop_fdre_C_Q)         0.419     4.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.047     6.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X62Y141        LUT4 (Prop_lut4_I1_O)        0.296     7.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           1.268     8.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X59Y140        LUT6 (Prop_lut6_I3_O)        0.124     8.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     8.468    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X59Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.229    10.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X65Y138        LUT5 (Prop_lut5_I1_O)        0.149    10.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.479    10.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X65Y138        LUT3 (Prop_lut3_I1_O)        0.332    11.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    11.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X65Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.715    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.492    37.292    
                         clock uncertainty           -0.035    37.257    
    SLICE_X65Y138        FDRE (Setup_fdre_C_D)        0.031    37.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.288    
                         arrival time                         -11.058    
  -------------------------------------------------------------------
                         slack                                 26.230    

Slack (MET) :             26.297ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.699ns  (logic 1.488ns (22.214%)  route 5.211ns (77.786%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDRE (Prop_fdre_C_Q)         0.419     4.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.047     6.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X62Y141        LUT4 (Prop_lut4_I1_O)        0.296     7.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           1.268     8.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X59Y140        LUT6 (Prop_lut6_I3_O)        0.124     8.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     8.468    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X59Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.229    10.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y138        LUT6 (Prop_lut6_I5_O)        0.124    10.221 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.667    10.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X64Y138        LUT6 (Prop_lut6_I5_O)        0.124    11.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.012    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.715    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.514    37.314    
                         clock uncertainty           -0.035    37.279    
    SLICE_X64Y138        FDRE (Setup_fdre_C_D)        0.031    37.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.310    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                 26.297    

Slack (MET) :             26.329ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 1.721ns (25.913%)  route 4.921ns (74.087%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDRE (Prop_fdre_C_Q)         0.419     4.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.047     6.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X62Y141        LUT4 (Prop_lut4_I1_O)        0.296     7.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           1.268     8.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X59Y140        LUT6 (Prop_lut6_I3_O)        0.124     8.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     8.468    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X59Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.229    10.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X65Y138        LUT5 (Prop_lut5_I1_O)        0.149    10.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.377    10.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X64Y137        LUT3 (Prop_lut3_I1_O)        0.332    10.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.955    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X64Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.714    36.799    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.489    37.288    
                         clock uncertainty           -0.035    37.253    
    SLICE_X64Y137        FDRE (Setup_fdre_C_D)        0.032    37.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.285    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                 26.329    

Slack (MET) :             26.331ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.638ns  (logic 1.721ns (25.925%)  route 4.917ns (74.075%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDRE (Prop_fdre_C_Q)         0.419     4.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.047     6.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X62Y141        LUT4 (Prop_lut4_I1_O)        0.296     7.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           1.268     8.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X59Y140        LUT6 (Prop_lut6_I3_O)        0.124     8.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     8.468    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X59Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.229    10.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X65Y138        LUT5 (Prop_lut5_I1_O)        0.149    10.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.374    10.620    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X64Y137        LUT3 (Prop_lut3_I1_O)        0.332    10.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X64Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.714    36.799    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.489    37.288    
                         clock uncertainty           -0.035    37.253    
    SLICE_X64Y137        FDRE (Setup_fdre_C_D)        0.031    37.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.284    
                         arrival time                         -10.952    
  -------------------------------------------------------------------
                         slack                                 26.331    

Slack (MET) :             26.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 1.488ns (23.636%)  route 4.807ns (76.364%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDRE (Prop_fdre_C_Q)         0.419     4.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.047     6.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X62Y141        LUT4 (Prop_lut4_I1_O)        0.296     7.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           1.268     8.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X59Y140        LUT6 (Prop_lut6_I3_O)        0.124     8.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     8.468    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X59Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.071     9.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X63Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.064 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.422    10.485    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X64Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.715    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.514    37.314    
                         clock uncertainty           -0.035    37.279    
    SLICE_X64Y138        FDRE (Setup_fdre_C_D)        0.029    37.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.308    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                 26.698    

Slack (MET) :             26.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 0.854ns (16.492%)  route 4.324ns (83.508%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.734ns = ( 36.734 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDRE (Prop_fdre_C_Q)         0.456     4.770 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.159     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X58Y136        LUT5 (Prop_lut5_I2_O)        0.124     7.053 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.756     7.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X56Y136        LUT4 (Prop_lut4_I1_O)        0.124     7.933 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.644     8.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X55Y136        LUT5 (Prop_lut5_I4_O)        0.150     8.727 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.765     9.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X49Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.649    36.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X49Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.354    37.088    
                         clock uncertainty           -0.035    37.052    
    SLICE_X49Y136        FDRE (Setup_fdre_C_R)       -0.631    36.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.421    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                 26.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.630%)  route 0.127ns (47.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.664     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X80Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y137        FDCE (Prop_fdce_C_Q)         0.141     1.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.127     1.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X82Y137        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.936     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X82Y137        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.373     1.752    
    SLICE_X82Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.665     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDCE (Prop_fdce_C_Q)         0.141     1.860 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.125     1.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X82Y138        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.938     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y138        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.395     1.732    
    SLICE_X82Y138        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.665     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDCE (Prop_fdce_C_Q)         0.141     1.860 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.124     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X82Y139        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.938     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y139        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.395     1.732    
    SLICE_X82Y139        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.429%)  route 0.128ns (47.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.664     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X80Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y137        FDCE (Prop_fdce_C_Q)         0.141     1.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.128     1.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X82Y137        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.936     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X82Y137        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.373     1.752    
    SLICE_X82Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.658     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X59Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y137        FDRE (Prop_fdre_C_Q)         0.141     1.853 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.068     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X58Y137        LUT6 (Prop_lut6_I1_O)        0.045     1.966 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.000     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1_n_0
    SLICE_X58Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.931     2.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X58Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism             -0.395     1.725    
    SLICE_X58Y137        FDRE (Hold_fdre_C_D)         0.120     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.666     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X83Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X83Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.939     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X83Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.408     1.720    
    SLICE_X83Y142        FDCE (Hold_fdce_C_D)         0.075     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.666     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X85Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X85Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.939     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X85Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.408     1.720    
    SLICE_X85Y141        FDCE (Hold_fdce_C_D)         0.075     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.656     1.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X67Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDRE (Prop_fdre_C_Q)         0.141     1.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.056     1.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X67Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.927     2.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X67Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                         clock pessimism             -0.406     1.710    
    SLICE_X67Y131        FDRE (Hold_fdre_C_D)         0.075     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.667     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y143        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y143        FDPE (Prop_fdpe_C_Q)         0.141     1.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X81Y143        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.940     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y143        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.408     1.721    
    SLICE_X81Y143        FDPE (Hold_fdpe_C_D)         0.075     1.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.623     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y125        FDPE (Prop_fdpe_C_Q)         0.141     1.818 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X53Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.892     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.404     1.677    
    SLICE_X53Y125        FDPE (Hold_fdpe_C_D)         0.075     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X63Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X60Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X57Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X57Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y139  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y139  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y139  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y139  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y139  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y139  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y139  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y139  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y139  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y139  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pin_clk125mhz
  To Clock:  pin_clk125mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pin_clk125mhz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pin_clk125mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_level_clk_wiz_0_1
  To Clock:  clk_out1_system_top_level_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.284ns  (logic 0.642ns (5.227%)  route 11.642ns (94.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns = ( 26.446 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.518     7.572 r  <hidden>
                         net (fo=81, routed)         11.642    19.213    <hidden>
    SLICE_X65Y121        LUT6 (Prop_lut6_I1_O)        0.124    19.337 r  <hidden>
                         net (fo=1, routed)           0.000    19.337    <hidden>
    SLICE_X65Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.703    26.446    <hidden>
    SLICE_X65Y121        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.981    
                         clock uncertainty           -0.086    26.895    
    SLICE_X65Y121        FDRE (Setup_fdre_C_D)        0.031    26.926    <hidden>
  -------------------------------------------------------------------
                         required time                         26.926    
                         arrival time                         -19.337    
  -------------------------------------------------------------------
                         slack                                  7.588    

Slack (MET) :             7.625ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.247ns  (logic 0.642ns (5.242%)  route 11.605ns (94.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns = ( 26.446 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.518     7.572 r  <hidden>
                         net (fo=81, routed)         11.605    19.176    <hidden>
    SLICE_X61Y120        LUT6 (Prop_lut6_I1_O)        0.124    19.300 r  <hidden>
                         net (fo=1, routed)           0.000    19.300    <hidden>
    SLICE_X61Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.703    26.446    <hidden>
    SLICE_X61Y120        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.981    
                         clock uncertainty           -0.086    26.895    
    SLICE_X61Y120        FDRE (Setup_fdre_C_D)        0.031    26.926    <hidden>
  -------------------------------------------------------------------
                         required time                         26.926    
                         arrival time                         -19.300    
  -------------------------------------------------------------------
                         slack                                  7.625    

Slack (MET) :             7.766ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.103ns  (logic 0.642ns (5.305%)  route 11.461ns (94.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.443ns = ( 26.443 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.518     7.572 r  <hidden>
                         net (fo=81, routed)         11.461    19.032    <hidden>
    SLICE_X56Y120        LUT6 (Prop_lut6_I1_O)        0.124    19.156 r  <hidden>
                         net (fo=1, routed)           0.000    19.156    <hidden>
    SLICE_X56Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.700    26.443    <hidden>
    SLICE_X56Y120        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.978    
                         clock uncertainty           -0.086    26.892    
    SLICE_X56Y120        FDRE (Setup_fdre_C_D)        0.031    26.923    <hidden>
  -------------------------------------------------------------------
                         required time                         26.923    
                         arrival time                         -19.156    
  -------------------------------------------------------------------
                         slack                                  7.766    

Slack (MET) :             7.856ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.063ns  (logic 0.773ns (6.408%)  route 11.290ns (93.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.443ns = ( 26.443 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.478     7.532 r  <hidden>
                         net (fo=81, routed)         11.290    18.822    <hidden>
    SLICE_X66Y123        LUT6 (Prop_lut6_I1_O)        0.295    19.117 r  <hidden>
                         net (fo=1, routed)           0.000    19.117    <hidden>
    SLICE_X66Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.700    26.443    <hidden>
    SLICE_X66Y123        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.978    
                         clock uncertainty           -0.086    26.892    
    SLICE_X66Y123        FDRE (Setup_fdre_C_D)        0.081    26.973    <hidden>
  -------------------------------------------------------------------
                         required time                         26.973    
                         arrival time                         -19.117    
  -------------------------------------------------------------------
                         slack                                  7.856    

Slack (MET) :             8.005ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.921ns  (logic 0.580ns (4.865%)  route 11.341ns (95.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.447ns = ( 26.447 - 20.000 ) 
    Source Clock Delay      (SCD):    7.051ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.905     7.051    <hidden>
    SLICE_X83Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y133        FDRE (Prop_fdre_C_Q)         0.456     7.507 r  <hidden>
                         net (fo=81, routed)         11.341    18.848    <hidden>
    SLICE_X66Y120        LUT6 (Prop_lut6_I1_O)        0.124    18.972 r  <hidden>
                         net (fo=1, routed)           0.000    18.972    <hidden>
    SLICE_X66Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.704    26.447    <hidden>
    SLICE_X66Y120        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.982    
                         clock uncertainty           -0.086    26.896    
    SLICE_X66Y120        FDRE (Setup_fdre_C_D)        0.081    26.977    <hidden>
  -------------------------------------------------------------------
                         required time                         26.977    
                         arrival time                         -18.972    
  -------------------------------------------------------------------
                         slack                                  8.005    

Slack (MET) :             8.040ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.832ns  (logic 0.580ns (4.902%)  route 11.252ns (95.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.445ns = ( 26.445 - 20.000 ) 
    Source Clock Delay      (SCD):    7.051ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.905     7.051    <hidden>
    SLICE_X83Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y133        FDRE (Prop_fdre_C_Q)         0.456     7.507 r  <hidden>
                         net (fo=81, routed)         11.252    18.758    <hidden>
    SLICE_X61Y121        LUT6 (Prop_lut6_I1_O)        0.124    18.882 r  <hidden>
                         net (fo=1, routed)           0.000    18.882    <hidden>
    SLICE_X61Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.702    26.445    <hidden>
    SLICE_X61Y121        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.980    
                         clock uncertainty           -0.086    26.894    
    SLICE_X61Y121        FDRE (Setup_fdre_C_D)        0.029    26.923    <hidden>
  -------------------------------------------------------------------
                         required time                         26.923    
                         arrival time                         -18.882    
  -------------------------------------------------------------------
                         slack                                  8.040    

Slack (MET) :             8.069ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.803ns  (logic 0.642ns (5.439%)  route 11.161ns (94.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.448ns = ( 26.448 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.518     7.572 r  <hidden>
                         net (fo=81, routed)         11.161    18.732    <hidden>
    SLICE_X64Y118        LUT6 (Prop_lut6_I1_O)        0.124    18.856 r  <hidden>
                         net (fo=1, routed)           0.000    18.856    <hidden>
    SLICE_X64Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.705    26.448    <hidden>
    SLICE_X64Y118        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.983    
                         clock uncertainty           -0.086    26.897    
    SLICE_X64Y118        FDRE (Setup_fdre_C_D)        0.029    26.926    <hidden>
  -------------------------------------------------------------------
                         required time                         26.926    
                         arrival time                         -18.856    
  -------------------------------------------------------------------
                         slack                                  8.069    

Slack (MET) :             8.078ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.792ns  (logic 0.776ns (6.581%)  route 11.016ns (93.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.443ns = ( 26.443 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.478     7.532 r  <hidden>
                         net (fo=81, routed)         11.016    18.547    <hidden>
    SLICE_X64Y123        LUT6 (Prop_lut6_I1_O)        0.298    18.845 r  <hidden>
                         net (fo=1, routed)           0.000    18.845    <hidden>
    SLICE_X64Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.700    26.443    <hidden>
    SLICE_X64Y123        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.978    
                         clock uncertainty           -0.086    26.892    
    SLICE_X64Y123        FDRE (Setup_fdre_C_D)        0.032    26.924    <hidden>
  -------------------------------------------------------------------
                         required time                         26.924    
                         arrival time                         -18.845    
  -------------------------------------------------------------------
                         slack                                  8.078    

Slack (MET) :             8.428ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.498ns  (logic 0.642ns (5.584%)  route 10.856ns (94.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 26.450 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.518     7.572 r  <hidden>
                         net (fo=81, routed)         10.856    18.428    <hidden>
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.124    18.552 r  <hidden>
                         net (fo=1, routed)           0.000    18.552    <hidden>
    SLICE_X62Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.707    26.450    <hidden>
    SLICE_X62Y116        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.985    
                         clock uncertainty           -0.086    26.899    
    SLICE_X62Y116        FDRE (Setup_fdre_C_D)        0.081    26.980    <hidden>
  -------------------------------------------------------------------
                         required time                         26.980    
                         arrival time                         -18.552    
  -------------------------------------------------------------------
                         slack                                  8.428    

Slack (MET) :             8.435ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.483ns  (logic 0.580ns (5.051%)  route 10.903ns (94.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.443ns = ( 26.443 - 20.000 ) 
    Source Clock Delay      (SCD):    7.051ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.905     7.051    <hidden>
    SLICE_X83Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y133        FDRE (Prop_fdre_C_Q)         0.456     7.507 r  <hidden>
                         net (fo=81, routed)         10.903    18.409    <hidden>
    SLICE_X58Y119        LUT6 (Prop_lut6_I1_O)        0.124    18.533 r  <hidden>
                         net (fo=1, routed)           0.000    18.533    <hidden>
    SLICE_X58Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.700    26.443    <hidden>
    SLICE_X58Y119        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.978    
                         clock uncertainty           -0.086    26.892    
    SLICE_X58Y119        FDRE (Setup_fdre_C_D)        0.077    26.969    <hidden>
  -------------------------------------------------------------------
                         required time                         26.969    
                         arrival time                         -18.533    
  -------------------------------------------------------------------
                         slack                                  8.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.648     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X67Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y124        FDRE (Prop_fdre_C_Q)         0.141     2.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.116     2.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X66Y124        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y124        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.548     2.108    
    SLICE_X66Y124        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.506%)  route 0.434ns (67.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.608     2.054    <hidden>
    SLICE_X94Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y99         FDRE (Prop_fdre_C_Q)         0.164     2.218 r  <hidden>
                         net (fo=1, routed)           0.163     2.381    <hidden>
    SLICE_X94Y99         LUT3 (Prop_lut3_I0_O)        0.045     2.426 r  <hidden>
                         net (fo=2, routed)           0.271     2.697    <hidden>
    SLICE_X92Y103        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.962     2.699    <hidden>
    SLICE_X92Y103        SRLC32E                                      r  <hidden>
                         clock pessimism             -0.296     2.403    
    SLICE_X92Y103        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.586    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.506%)  route 0.434ns (67.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.608     2.054    <hidden>
    SLICE_X94Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y99         FDRE (Prop_fdre_C_Q)         0.164     2.218 r  <hidden>
                         net (fo=1, routed)           0.163     2.381    <hidden>
    SLICE_X94Y99         LUT3 (Prop_lut3_I0_O)        0.045     2.426 r  <hidden>
                         net (fo=2, routed)           0.271     2.697    <hidden>
    SLICE_X92Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.962     2.699    <hidden>
    SLICE_X92Y103        SRL16E                                       r  <hidden>
                         clock pessimism             -0.296     2.403    
    SLICE_X92Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.586    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.649     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X67Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y126        FDRE (Prop_fdre_C_Q)         0.141     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/Q
                         net (fo=1, routed)           0.112     2.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X66Y126        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.919     2.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X66Y126        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.548     2.109    
    SLICE_X66Y126        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.690     2.137    <hidden>
    SLICE_X97Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y102        FDRE (Prop_fdre_C_Q)         0.141     2.278 r  <hidden>
                         net (fo=1, routed)           0.056     2.333    <hidden>
    SLICE_X97Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.964     2.701    <hidden>
    SLICE_X97Y102        FDRE                                         r  <hidden>
                         clock pessimism             -0.565     2.137    
    SLICE_X97Y102        FDRE (Hold_fdre_C_D)         0.076     2.213    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.606     2.052    <hidden>
    SLICE_X97Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y91         FDRE (Prop_fdre_C_Q)         0.141     2.193 r  <hidden>
                         net (fo=1, routed)           0.056     2.249    <hidden>
    SLICE_X97Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.876     2.613    <hidden>
    SLICE_X97Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.561     2.052    
    SLICE_X97Y91         FDRE (Hold_fdre_C_D)         0.076     2.128    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.661     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y143        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y143        FDPE (Prop_fdpe_C_Q)         0.141     2.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     2.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X67Y143        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.934     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y143        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.564     2.108    
    SLICE_X67Y143        FDPE (Hold_fdpe_C_D)         0.075     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.661     2.108    <hidden>
    SLICE_X67Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141     2.249 r  <hidden>
                         net (fo=1, routed)           0.056     2.304    <hidden>
    SLICE_X67Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.934     2.671    <hidden>
    SLICE_X67Y104        FDRE                                         r  <hidden>
                         clock pessimism             -0.564     2.108    
    SLICE_X67Y104        FDRE (Hold_fdre_C_D)         0.075     2.183    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.651     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141     2.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/Q
                         net (fo=1, routed)           0.056     2.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1[0]
    SLICE_X65Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.922     2.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
                         clock pessimism             -0.562     2.098    
    SLICE_X65Y128        FDRE (Hold_fdre_C_D)         0.075     2.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.649     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X55Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y129        FDRE (Prop_fdre_C_Q)         0.141     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/Q
                         net (fo=1, routed)           0.056     2.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1[0]
    SLICE_X55Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.920     2.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X55Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1]/C
                         clock pessimism             -0.562     2.096    
    SLICE_X55Y129        FDRE (Hold_fdre_C_D)         0.075     2.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_top_level_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y36    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y36    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X4Y19    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X4Y19    <hidden>
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  system_top_level_i/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         20.000      17.845     BUFHCE_X0Y24    system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y128   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y128   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y128   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y124   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y124   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y124   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y124   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y124   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y124   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y124   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y124   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y126   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y126   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y126   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y126   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y126   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y126   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y126   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y126   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y126   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y126   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y124   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y124   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_top_level_clk_wiz_0_1
  To Clock:  clk_out2_system_top_level_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       76.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.577ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.391ns (32.696%)  route 2.863ns (67.304%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           0.694    10.058    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.361    10.419 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.810    11.229    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X4Y18          FDPE (Setup_fdpe_C_CE)      -0.376    87.806    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]
  -------------------------------------------------------------------
                         required time                         87.806    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 76.577    

Slack (MET) :             76.577ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.391ns (32.696%)  route 2.863ns (67.304%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           0.694    10.058    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.361    10.419 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.810    11.229    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X4Y18          FDPE (Setup_fdpe_C_CE)      -0.376    87.806    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]
  -------------------------------------------------------------------
                         required time                         87.806    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 76.577    

Slack (MET) :             76.577ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.391ns (32.696%)  route 2.863ns (67.304%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           0.694    10.058    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.361    10.419 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.810    11.229    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X4Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X4Y18          FDCE (Setup_fdce_C_CE)      -0.376    87.806    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]
  -------------------------------------------------------------------
                         required time                         87.806    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 76.577    

Slack (MET) :             76.745ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 1.368ns (30.194%)  route 3.163ns (69.806%))
  Logic Levels:           5  (LUT4=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.392ns = ( 87.771 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     7.431 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[4]/Q
                         net (fo=7, routed)           1.118     8.549    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[4]
    SLICE_X1Y17          LUT4 (Prop_lut4_I2_O)        0.124     8.673 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_32/O
                         net (fo=16, routed)          1.196     9.868    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_32_n_0
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     9.992 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_17/O
                         net (fo=1, routed)           0.000     9.992    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_17_n_0
    SLICE_X2Y18          MUXF7 (Prop_muxf7_I1_O)      0.247    10.239 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg_i_8/O
                         net (fo=1, routed)           0.000    10.239    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg_i_8_n_0
    SLICE_X2Y18          MUXF8 (Prop_muxf8_I0_O)      0.098    10.337 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg_i_4/O
                         net (fo=1, routed)           0.849    11.186    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg_i_4_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.319    11.505 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_2/O
                         net (fo=1, routed)           0.000    11.505    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_2_n_0
    SLICE_X3Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.649    87.771    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X3Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg/C
                         clock pessimism              0.557    88.328    
                         clock uncertainty           -0.106    88.222    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)        0.029    88.251    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg
  -------------------------------------------------------------------
                         required time                         88.251    
                         arrival time                         -11.505    
  -------------------------------------------------------------------
                         slack                                 76.745    

Slack (MET) :             76.869ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.391ns (35.429%)  route 2.535ns (64.571%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           0.694    10.058    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.361    10.419 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.481    10.901    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X5Y18          FDPE (Setup_fdpe_C_CE)      -0.412    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]
  -------------------------------------------------------------------
                         required time                         87.770    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                 76.869    

Slack (MET) :             76.869ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.391ns (35.429%)  route 2.535ns (64.571%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           0.694    10.058    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.361    10.419 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.481    10.901    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X5Y18          FDPE (Setup_fdpe_C_CE)      -0.412    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]
  -------------------------------------------------------------------
                         required time                         87.770    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                 76.869    

Slack (MET) :             77.514ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 1.362ns (36.595%)  route 2.360ns (63.405%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           1.000    10.364    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.332    10.696 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[0]_i_1/O
                         net (fo=1, routed)           0.000    10.696    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[0]_i_1_n_0
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X5Y18          FDPE (Setup_fdpe_C_D)        0.029    88.211    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]
  -------------------------------------------------------------------
                         required time                         88.211    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                 77.514    

Slack (MET) :             77.532ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 1.390ns (37.069%)  route 2.360ns (62.931%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           1.000    10.364    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.360    10.724 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[1]_i_1/O
                         net (fo=1, routed)           0.000    10.724    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/p_0_in__1[1]
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X5Y18          FDPE (Setup_fdpe_C_D)        0.075    88.257    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]
  -------------------------------------------------------------------
                         required time                         88.257    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                 77.532    

Slack (MET) :             77.547ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 1.362ns (36.448%)  route 2.375ns (63.552%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           1.015    10.379    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.332    10.711 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[2]_i_1/O
                         net (fo=1, routed)           0.000    10.711    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/p_0_in__1[2]
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X4Y18          FDPE (Setup_fdpe_C_D)        0.077    88.259    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]
  -------------------------------------------------------------------
                         required time                         88.259    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                 77.547    

Slack (MET) :             77.561ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 1.362ns (36.546%)  route 2.365ns (63.454%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           1.005    10.369    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.332    10.701 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_2/O
                         net (fo=1, routed)           0.000    10.701    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/p_0_in__1[4]
    SLICE_X4Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X4Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.081    88.263    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]
  -------------------------------------------------------------------
                         required time                         88.263    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                 77.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.613     2.059    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     2.200 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[14]/Q
                         net (fo=1, routed)           0.054     2.254    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[14]
    SLICE_X2Y23          LUT2 (Prop_lut2_I1_O)        0.045     2.299 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[15]_i_3/O
                         net (fo=1, routed)           0.000     2.299    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[15]_i_3_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.365 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.365    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_i_1_n_6
    SLICE_X2Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.880     2.617    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[14]/C
                         clock pessimism             -0.545     2.072    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.134     2.206    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.616     2.062    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     2.203 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[2]/Q
                         net (fo=1, routed)           0.054     2.257    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[2]
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.045     2.302 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[4]_i_4/O
                         net (fo=1, routed)           0.000     2.302    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[4]_i_4_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.368 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.368    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[4]_i_1_n_6
    SLICE_X2Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.884     2.621    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[2]/C
                         clock pessimism             -0.546     2.075    
    SLICE_X2Y20          FDCE (Hold_fdce_C_D)         0.134     2.209    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.615     2.061    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[6]/Q
                         net (fo=1, routed)           0.054     2.256    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[6]
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.045     2.301 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[8]_i_4/O
                         net (fo=1, routed)           0.000     2.301    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[8]_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.367 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.367    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[8]_i_1_n_6
    SLICE_X2Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.883     2.620    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[6]/C
                         clock pessimism             -0.546     2.074    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.134     2.208    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.615     2.061    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[10]/Q
                         net (fo=1, routed)           0.054     2.256    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[10]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.045     2.301 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[12]_i_4/O
                         net (fo=1, routed)           0.000     2.301    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[12]_i_4_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.367 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.367    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[12]_i_1_n_6
    SLICE_X2Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.882     2.619    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[10]/C
                         clock pessimism             -0.545     2.074    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.134     2.208    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.616     2.062    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     2.203 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[0]/Q
                         net (fo=1, routed)           0.110     2.313    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[0]
    SLICE_X3Y19          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.885     2.622    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X3Y19          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[0]/C
                         clock pessimism             -0.545     2.077    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.075     2.152    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     1.606    system_top_level_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.525     1.423    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)        -0.006     1.417    system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.801%)  route 0.089ns (26.199%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.616     2.062    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     2.203 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[3]/Q
                         net (fo=1, routed)           0.089     2.292    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[3]
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.045     2.337 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[4]_i_3/O
                         net (fo=1, routed)           0.000     2.337    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[4]_i_3_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.402 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.402    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[4]_i_1_n_5
    SLICE_X2Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.884     2.621    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[3]/C
                         clock pessimism             -0.546     2.075    
    SLICE_X2Y20          FDCE (Hold_fdce_C_D)         0.134     2.209    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.801%)  route 0.089ns (26.199%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.615     2.061    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[7]/Q
                         net (fo=1, routed)           0.089     2.291    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[7]
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.045     2.336 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[8]_i_3/O
                         net (fo=1, routed)           0.000     2.336    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[8]_i_3_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.401 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.401    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[8]_i_1_n_5
    SLICE_X2Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.883     2.620    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[7]/C
                         clock pessimism             -0.546     2.074    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.134     2.208    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.801%)  route 0.089ns (26.199%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.615     2.061    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[11]/Q
                         net (fo=1, routed)           0.089     2.291    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[11]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.045     2.336 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[12]_i_3/O
                         net (fo=1, routed)           0.000     2.336    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[12]_i_3_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.401 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.401    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[12]_i_1_n_5
    SLICE_X2Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.882     2.619    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[11]/C
                         clock pessimism             -0.545     2.074    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.134     2.208    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.801%)  route 0.089ns (26.199%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.613     2.059    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     2.200 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[15]/Q
                         net (fo=1, routed)           0.089     2.289    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[15]
    SLICE_X2Y23          LUT2 (Prop_lut2_I1_O)        0.045     2.334 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[15]_i_2/O
                         net (fo=1, routed)           0.000     2.334    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[15]_i_2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.399 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.399    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_i_1_n_5
    SLICE_X2Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.880     2.617    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]/C
                         clock pessimism             -0.545     2.072    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.134     2.206    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_top_level_clk_wiz_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         81.379      79.224     BUFGCTRL_X0Y16  system_top_level_i/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         81.379      79.224     BUFHCE_X0Y25    system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         81.379      80.379     SLICE_X4Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_counter_r_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.379      80.379     SLICE_X4Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_counter_r_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.379      80.379     SLICE_X4Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         81.379      80.379     SLICE_X5Y18     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         81.379      80.379     SLICE_X5Y18     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/C
Min Period        n/a     FDPE/C             n/a            1.000         81.379      80.379     SLICE_X4Y18     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/C
Min Period        n/a     FDPE/C             n/a            1.000         81.379      80.379     SLICE_X4Y18     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       81.379      78.621     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X3Y18     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X1Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X1Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X1Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X2Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X3Y26     system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_1/result_r_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X3Y26     system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_1/result_r_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X3Y26     system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_1/result_r_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X3Y26     system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_1/result_r_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X3Y24     system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_1/result_r_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X3Y24     system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_1/result_r_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X3Y24     system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_1/result_r_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X3Y25     system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_1/result_r_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X3Y25     system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_1/result_r_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X3Y25     system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_1/result_r_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_top_level_clk_wiz_0_1
  To Clock:  clkfbout_system_top_level_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_top_level_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pin_clk125mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_level_clk_wiz_0_1_1
  To Clock:  clk_out1_system_top_level_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        7.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        12.284ns  (logic 0.642ns (5.227%)  route 11.642ns (94.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns = ( 26.446 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.518     7.572 r  <hidden>
                         net (fo=81, routed)         11.642    19.213    <hidden>
    SLICE_X65Y121        LUT6 (Prop_lut6_I1_O)        0.124    19.337 r  <hidden>
                         net (fo=1, routed)           0.000    19.337    <hidden>
    SLICE_X65Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.703    26.446    <hidden>
    SLICE_X65Y121        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.981    
                         clock uncertainty           -0.084    26.896    
    SLICE_X65Y121        FDRE (Setup_fdre_C_D)        0.031    26.927    <hidden>
  -------------------------------------------------------------------
                         required time                         26.927    
                         arrival time                         -19.337    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        12.247ns  (logic 0.642ns (5.242%)  route 11.605ns (94.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns = ( 26.446 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.518     7.572 r  <hidden>
                         net (fo=81, routed)         11.605    19.176    <hidden>
    SLICE_X61Y120        LUT6 (Prop_lut6_I1_O)        0.124    19.300 r  <hidden>
                         net (fo=1, routed)           0.000    19.300    <hidden>
    SLICE_X61Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.703    26.446    <hidden>
    SLICE_X61Y120        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.981    
                         clock uncertainty           -0.084    26.896    
    SLICE_X61Y120        FDRE (Setup_fdre_C_D)        0.031    26.927    <hidden>
  -------------------------------------------------------------------
                         required time                         26.927    
                         arrival time                         -19.300    
  -------------------------------------------------------------------
                         slack                                  7.627    

Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        12.103ns  (logic 0.642ns (5.305%)  route 11.461ns (94.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.443ns = ( 26.443 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.518     7.572 r  <hidden>
                         net (fo=81, routed)         11.461    19.032    <hidden>
    SLICE_X56Y120        LUT6 (Prop_lut6_I1_O)        0.124    19.156 r  <hidden>
                         net (fo=1, routed)           0.000    19.156    <hidden>
    SLICE_X56Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.700    26.443    <hidden>
    SLICE_X56Y120        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.978    
                         clock uncertainty           -0.084    26.893    
    SLICE_X56Y120        FDRE (Setup_fdre_C_D)        0.031    26.924    <hidden>
  -------------------------------------------------------------------
                         required time                         26.924    
                         arrival time                         -19.156    
  -------------------------------------------------------------------
                         slack                                  7.768    

Slack (MET) :             7.857ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        12.063ns  (logic 0.773ns (6.408%)  route 11.290ns (93.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.443ns = ( 26.443 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.478     7.532 r  <hidden>
                         net (fo=81, routed)         11.290    18.822    <hidden>
    SLICE_X66Y123        LUT6 (Prop_lut6_I1_O)        0.295    19.117 r  <hidden>
                         net (fo=1, routed)           0.000    19.117    <hidden>
    SLICE_X66Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.700    26.443    <hidden>
    SLICE_X66Y123        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.978    
                         clock uncertainty           -0.084    26.893    
    SLICE_X66Y123        FDRE (Setup_fdre_C_D)        0.081    26.974    <hidden>
  -------------------------------------------------------------------
                         required time                         26.974    
                         arrival time                         -19.117    
  -------------------------------------------------------------------
                         slack                                  7.857    

Slack (MET) :             8.007ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.921ns  (logic 0.580ns (4.865%)  route 11.341ns (95.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.447ns = ( 26.447 - 20.000 ) 
    Source Clock Delay      (SCD):    7.051ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.905     7.051    <hidden>
    SLICE_X83Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y133        FDRE (Prop_fdre_C_Q)         0.456     7.507 r  <hidden>
                         net (fo=81, routed)         11.341    18.848    <hidden>
    SLICE_X66Y120        LUT6 (Prop_lut6_I1_O)        0.124    18.972 r  <hidden>
                         net (fo=1, routed)           0.000    18.972    <hidden>
    SLICE_X66Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.704    26.447    <hidden>
    SLICE_X66Y120        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.982    
                         clock uncertainty           -0.084    26.897    
    SLICE_X66Y120        FDRE (Setup_fdre_C_D)        0.081    26.978    <hidden>
  -------------------------------------------------------------------
                         required time                         26.978    
                         arrival time                         -18.972    
  -------------------------------------------------------------------
                         slack                                  8.007    

Slack (MET) :             8.042ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.832ns  (logic 0.580ns (4.902%)  route 11.252ns (95.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.445ns = ( 26.445 - 20.000 ) 
    Source Clock Delay      (SCD):    7.051ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.905     7.051    <hidden>
    SLICE_X83Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y133        FDRE (Prop_fdre_C_Q)         0.456     7.507 r  <hidden>
                         net (fo=81, routed)         11.252    18.758    <hidden>
    SLICE_X61Y121        LUT6 (Prop_lut6_I1_O)        0.124    18.882 r  <hidden>
                         net (fo=1, routed)           0.000    18.882    <hidden>
    SLICE_X61Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.702    26.445    <hidden>
    SLICE_X61Y121        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.980    
                         clock uncertainty           -0.084    26.895    
    SLICE_X61Y121        FDRE (Setup_fdre_C_D)        0.029    26.924    <hidden>
  -------------------------------------------------------------------
                         required time                         26.924    
                         arrival time                         -18.882    
  -------------------------------------------------------------------
                         slack                                  8.042    

Slack (MET) :             8.071ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.803ns  (logic 0.642ns (5.439%)  route 11.161ns (94.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.448ns = ( 26.448 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.518     7.572 r  <hidden>
                         net (fo=81, routed)         11.161    18.732    <hidden>
    SLICE_X64Y118        LUT6 (Prop_lut6_I1_O)        0.124    18.856 r  <hidden>
                         net (fo=1, routed)           0.000    18.856    <hidden>
    SLICE_X64Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.705    26.448    <hidden>
    SLICE_X64Y118        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.983    
                         clock uncertainty           -0.084    26.898    
    SLICE_X64Y118        FDRE (Setup_fdre_C_D)        0.029    26.927    <hidden>
  -------------------------------------------------------------------
                         required time                         26.927    
                         arrival time                         -18.856    
  -------------------------------------------------------------------
                         slack                                  8.071    

Slack (MET) :             8.080ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.792ns  (logic 0.776ns (6.581%)  route 11.016ns (93.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.443ns = ( 26.443 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.478     7.532 r  <hidden>
                         net (fo=81, routed)         11.016    18.547    <hidden>
    SLICE_X64Y123        LUT6 (Prop_lut6_I1_O)        0.298    18.845 r  <hidden>
                         net (fo=1, routed)           0.000    18.845    <hidden>
    SLICE_X64Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.700    26.443    <hidden>
    SLICE_X64Y123        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.978    
                         clock uncertainty           -0.084    26.893    
    SLICE_X64Y123        FDRE (Setup_fdre_C_D)        0.032    26.925    <hidden>
  -------------------------------------------------------------------
                         required time                         26.925    
                         arrival time                         -18.845    
  -------------------------------------------------------------------
                         slack                                  8.080    

Slack (MET) :             8.430ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.498ns  (logic 0.642ns (5.584%)  route 10.856ns (94.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 26.450 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.518     7.572 r  <hidden>
                         net (fo=81, routed)         10.856    18.428    <hidden>
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.124    18.552 r  <hidden>
                         net (fo=1, routed)           0.000    18.552    <hidden>
    SLICE_X62Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.707    26.450    <hidden>
    SLICE_X62Y116        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.985    
                         clock uncertainty           -0.084    26.900    
    SLICE_X62Y116        FDRE (Setup_fdre_C_D)        0.081    26.981    <hidden>
  -------------------------------------------------------------------
                         required time                         26.981    
                         arrival time                         -18.552    
  -------------------------------------------------------------------
                         slack                                  8.430    

Slack (MET) :             8.437ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.483ns  (logic 0.580ns (5.051%)  route 10.903ns (94.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.443ns = ( 26.443 - 20.000 ) 
    Source Clock Delay      (SCD):    7.051ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.905     7.051    <hidden>
    SLICE_X83Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y133        FDRE (Prop_fdre_C_Q)         0.456     7.507 r  <hidden>
                         net (fo=81, routed)         10.903    18.409    <hidden>
    SLICE_X58Y119        LUT6 (Prop_lut6_I1_O)        0.124    18.533 r  <hidden>
                         net (fo=1, routed)           0.000    18.533    <hidden>
    SLICE_X58Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.700    26.443    <hidden>
    SLICE_X58Y119        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.978    
                         clock uncertainty           -0.084    26.893    
    SLICE_X58Y119        FDRE (Setup_fdre_C_D)        0.077    26.970    <hidden>
  -------------------------------------------------------------------
                         required time                         26.970    
                         arrival time                         -18.533    
  -------------------------------------------------------------------
                         slack                                  8.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.648     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X67Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y124        FDRE (Prop_fdre_C_Q)         0.141     2.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.116     2.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X66Y124        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y124        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.548     2.108    
    SLICE_X66Y124        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.506%)  route 0.434ns (67.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.608     2.054    <hidden>
    SLICE_X94Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y99         FDRE (Prop_fdre_C_Q)         0.164     2.218 r  <hidden>
                         net (fo=1, routed)           0.163     2.381    <hidden>
    SLICE_X94Y99         LUT3 (Prop_lut3_I0_O)        0.045     2.426 r  <hidden>
                         net (fo=2, routed)           0.271     2.697    <hidden>
    SLICE_X92Y103        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.962     2.699    <hidden>
    SLICE_X92Y103        SRLC32E                                      r  <hidden>
                         clock pessimism             -0.296     2.403    
    SLICE_X92Y103        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.586    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.506%)  route 0.434ns (67.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.608     2.054    <hidden>
    SLICE_X94Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y99         FDRE (Prop_fdre_C_Q)         0.164     2.218 r  <hidden>
                         net (fo=1, routed)           0.163     2.381    <hidden>
    SLICE_X94Y99         LUT3 (Prop_lut3_I0_O)        0.045     2.426 r  <hidden>
                         net (fo=2, routed)           0.271     2.697    <hidden>
    SLICE_X92Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.962     2.699    <hidden>
    SLICE_X92Y103        SRL16E                                       r  <hidden>
                         clock pessimism             -0.296     2.403    
    SLICE_X92Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.586    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.649     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X67Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y126        FDRE (Prop_fdre_C_Q)         0.141     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/Q
                         net (fo=1, routed)           0.112     2.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X66Y126        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.919     2.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X66Y126        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.548     2.109    
    SLICE_X66Y126        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.690     2.137    <hidden>
    SLICE_X97Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y102        FDRE (Prop_fdre_C_Q)         0.141     2.278 r  <hidden>
                         net (fo=1, routed)           0.056     2.333    <hidden>
    SLICE_X97Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.964     2.701    <hidden>
    SLICE_X97Y102        FDRE                                         r  <hidden>
                         clock pessimism             -0.565     2.137    
    SLICE_X97Y102        FDRE (Hold_fdre_C_D)         0.076     2.213    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.606     2.052    <hidden>
    SLICE_X97Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y91         FDRE (Prop_fdre_C_Q)         0.141     2.193 r  <hidden>
                         net (fo=1, routed)           0.056     2.249    <hidden>
    SLICE_X97Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.876     2.613    <hidden>
    SLICE_X97Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.561     2.052    
    SLICE_X97Y91         FDRE (Hold_fdre_C_D)         0.076     2.128    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.661     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y143        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y143        FDPE (Prop_fdpe_C_Q)         0.141     2.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     2.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X67Y143        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.934     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y143        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.564     2.108    
    SLICE_X67Y143        FDPE (Hold_fdpe_C_D)         0.075     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.661     2.108    <hidden>
    SLICE_X67Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141     2.249 r  <hidden>
                         net (fo=1, routed)           0.056     2.304    <hidden>
    SLICE_X67Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.934     2.671    <hidden>
    SLICE_X67Y104        FDRE                                         r  <hidden>
                         clock pessimism             -0.564     2.108    
    SLICE_X67Y104        FDRE (Hold_fdre_C_D)         0.075     2.183    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.651     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141     2.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/Q
                         net (fo=1, routed)           0.056     2.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1[0]
    SLICE_X65Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.922     2.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
                         clock pessimism             -0.562     2.098    
    SLICE_X65Y128        FDRE (Hold_fdre_C_D)         0.075     2.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.649     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X55Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y129        FDRE (Prop_fdre_C_Q)         0.141     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/Q
                         net (fo=1, routed)           0.056     2.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1[0]
    SLICE_X55Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.920     2.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X55Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1]/C
                         clock pessimism             -0.562     2.096    
    SLICE_X55Y129        FDRE (Hold_fdre_C_D)         0.075     2.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_top_level_clk_wiz_0_1_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y36    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y36    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X4Y19    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X4Y19    <hidden>
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  system_top_level_i/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         20.000      17.845     BUFHCE_X0Y24    system_top_level_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y128   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y128   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X65Y128   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y124   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y124   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y124   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y124   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y124   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y124   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y124   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y124   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y126   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y126   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y126   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y126   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y126   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y126   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y126   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y126   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y126   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y126   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y124   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y124   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_top_level_clk_wiz_0_1_1
  To Clock:  clk_out2_system_top_level_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       76.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.583ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.391ns (32.696%)  route 2.863ns (67.304%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           0.694    10.058    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.361    10.419 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.810    11.229    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.100    88.188    
    SLICE_X4Y18          FDPE (Setup_fdpe_C_CE)      -0.376    87.812    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]
  -------------------------------------------------------------------
                         required time                         87.812    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 76.583    

Slack (MET) :             76.583ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.391ns (32.696%)  route 2.863ns (67.304%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           0.694    10.058    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.361    10.419 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.810    11.229    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.100    88.188    
    SLICE_X4Y18          FDPE (Setup_fdpe_C_CE)      -0.376    87.812    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]
  -------------------------------------------------------------------
                         required time                         87.812    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 76.583    

Slack (MET) :             76.583ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.391ns (32.696%)  route 2.863ns (67.304%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           0.694    10.058    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.361    10.419 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.810    11.229    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X4Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.100    88.188    
    SLICE_X4Y18          FDCE (Setup_fdce_C_CE)      -0.376    87.812    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]
  -------------------------------------------------------------------
                         required time                         87.812    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 76.583    

Slack (MET) :             76.752ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 1.368ns (30.194%)  route 3.163ns (69.806%))
  Logic Levels:           5  (LUT4=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.392ns = ( 87.771 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     7.431 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[4]/Q
                         net (fo=7, routed)           1.118     8.549    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[4]
    SLICE_X1Y17          LUT4 (Prop_lut4_I2_O)        0.124     8.673 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_32/O
                         net (fo=16, routed)          1.196     9.868    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_32_n_0
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     9.992 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_17/O
                         net (fo=1, routed)           0.000     9.992    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_17_n_0
    SLICE_X2Y18          MUXF7 (Prop_muxf7_I1_O)      0.247    10.239 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg_i_8/O
                         net (fo=1, routed)           0.000    10.239    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg_i_8_n_0
    SLICE_X2Y18          MUXF8 (Prop_muxf8_I0_O)      0.098    10.337 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg_i_4/O
                         net (fo=1, routed)           0.849    11.186    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg_i_4_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.319    11.505 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_2/O
                         net (fo=1, routed)           0.000    11.505    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_2_n_0
    SLICE_X3Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.649    87.771    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X3Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg/C
                         clock pessimism              0.557    88.328    
                         clock uncertainty           -0.100    88.228    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)        0.029    88.257    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg
  -------------------------------------------------------------------
                         required time                         88.257    
                         arrival time                         -11.505    
  -------------------------------------------------------------------
                         slack                                 76.752    

Slack (MET) :             76.875ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.391ns (35.429%)  route 2.535ns (64.571%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           0.694    10.058    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.361    10.419 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.481    10.901    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.100    88.188    
    SLICE_X5Y18          FDPE (Setup_fdpe_C_CE)      -0.412    87.776    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]
  -------------------------------------------------------------------
                         required time                         87.776    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                 76.875    

Slack (MET) :             76.875ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.391ns (35.429%)  route 2.535ns (64.571%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           0.694    10.058    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.361    10.419 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.481    10.901    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.100    88.188    
    SLICE_X5Y18          FDPE (Setup_fdpe_C_CE)      -0.412    87.776    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]
  -------------------------------------------------------------------
                         required time                         87.776    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                 76.875    

Slack (MET) :             77.521ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 1.362ns (36.595%)  route 2.360ns (63.405%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           1.000    10.364    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.332    10.696 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[0]_i_1/O
                         net (fo=1, routed)           0.000    10.696    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[0]_i_1_n_0
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.100    88.188    
    SLICE_X5Y18          FDPE (Setup_fdpe_C_D)        0.029    88.217    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]
  -------------------------------------------------------------------
                         required time                         88.217    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                 77.521    

Slack (MET) :             77.539ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 1.390ns (37.069%)  route 2.360ns (62.931%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           1.000    10.364    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.360    10.724 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[1]_i_1/O
                         net (fo=1, routed)           0.000    10.724    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/p_0_in__1[1]
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.100    88.188    
    SLICE_X5Y18          FDPE (Setup_fdpe_C_D)        0.075    88.263    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]
  -------------------------------------------------------------------
                         required time                         88.263    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                 77.539    

Slack (MET) :             77.554ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 1.362ns (36.448%)  route 2.375ns (63.552%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           1.015    10.379    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.332    10.711 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[2]_i_1/O
                         net (fo=1, routed)           0.000    10.711    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/p_0_in__1[2]
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.100    88.188    
    SLICE_X4Y18          FDPE (Setup_fdpe_C_D)        0.077    88.265    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]
  -------------------------------------------------------------------
                         required time                         88.265    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                 77.554    

Slack (MET) :             77.568ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 1.362ns (36.546%)  route 2.365ns (63.454%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           1.005    10.369    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.332    10.701 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_2/O
                         net (fo=1, routed)           0.000    10.701    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/p_0_in__1[4]
    SLICE_X4Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X4Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.100    88.188    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.081    88.269    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]
  -------------------------------------------------------------------
                         required time                         88.269    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                 77.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.613     2.059    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     2.200 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[14]/Q
                         net (fo=1, routed)           0.054     2.254    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[14]
    SLICE_X2Y23          LUT2 (Prop_lut2_I1_O)        0.045     2.299 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[15]_i_3/O
                         net (fo=1, routed)           0.000     2.299    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[15]_i_3_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.365 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.365    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_i_1_n_6
    SLICE_X2Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.880     2.617    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[14]/C
                         clock pessimism             -0.545     2.072    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.134     2.206    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.616     2.062    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     2.203 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[2]/Q
                         net (fo=1, routed)           0.054     2.257    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[2]
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.045     2.302 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[4]_i_4/O
                         net (fo=1, routed)           0.000     2.302    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[4]_i_4_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.368 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.368    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[4]_i_1_n_6
    SLICE_X2Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.884     2.621    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[2]/C
                         clock pessimism             -0.546     2.075    
    SLICE_X2Y20          FDCE (Hold_fdce_C_D)         0.134     2.209    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.615     2.061    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[6]/Q
                         net (fo=1, routed)           0.054     2.256    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[6]
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.045     2.301 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[8]_i_4/O
                         net (fo=1, routed)           0.000     2.301    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[8]_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.367 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.367    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[8]_i_1_n_6
    SLICE_X2Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.883     2.620    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[6]/C
                         clock pessimism             -0.546     2.074    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.134     2.208    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.615     2.061    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[10]/Q
                         net (fo=1, routed)           0.054     2.256    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[10]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.045     2.301 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[12]_i_4/O
                         net (fo=1, routed)           0.000     2.301    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[12]_i_4_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.367 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.367    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[12]_i_1_n_6
    SLICE_X2Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.882     2.619    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[10]/C
                         clock pessimism             -0.545     2.074    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.134     2.208    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.616     2.062    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     2.203 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[0]/Q
                         net (fo=1, routed)           0.110     2.313    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[0]
    SLICE_X3Y19          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.885     2.622    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X3Y19          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[0]/C
                         clock pessimism             -0.545     2.077    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.075     2.152    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     1.606    system_top_level_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.525     1.423    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)        -0.006     1.417    system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.801%)  route 0.089ns (26.199%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.616     2.062    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     2.203 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[3]/Q
                         net (fo=1, routed)           0.089     2.292    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[3]
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.045     2.337 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[4]_i_3/O
                         net (fo=1, routed)           0.000     2.337    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[4]_i_3_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.402 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.402    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[4]_i_1_n_5
    SLICE_X2Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.884     2.621    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[3]/C
                         clock pessimism             -0.546     2.075    
    SLICE_X2Y20          FDCE (Hold_fdce_C_D)         0.134     2.209    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.801%)  route 0.089ns (26.199%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.615     2.061    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[7]/Q
                         net (fo=1, routed)           0.089     2.291    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[7]
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.045     2.336 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[8]_i_3/O
                         net (fo=1, routed)           0.000     2.336    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[8]_i_3_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.401 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.401    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[8]_i_1_n_5
    SLICE_X2Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.883     2.620    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[7]/C
                         clock pessimism             -0.546     2.074    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.134     2.208    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.801%)  route 0.089ns (26.199%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.615     2.061    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[11]/Q
                         net (fo=1, routed)           0.089     2.291    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[11]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.045     2.336 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[12]_i_3/O
                         net (fo=1, routed)           0.000     2.336    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[12]_i_3_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.401 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.401    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[12]_i_1_n_5
    SLICE_X2Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.882     2.619    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[11]/C
                         clock pessimism             -0.545     2.074    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.134     2.208    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.801%)  route 0.089ns (26.199%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.613     2.059    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     2.200 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[15]/Q
                         net (fo=1, routed)           0.089     2.289    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[15]
    SLICE_X2Y23          LUT2 (Prop_lut2_I1_O)        0.045     2.334 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[15]_i_2/O
                         net (fo=1, routed)           0.000     2.334    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[15]_i_2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.399 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.399    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_i_1_n_5
    SLICE_X2Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.880     2.617    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]/C
                         clock pessimism             -0.545     2.072    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.134     2.206    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_top_level_clk_wiz_0_1_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         81.379      79.224     BUFGCTRL_X0Y16  system_top_level_i/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         81.379      79.224     BUFHCE_X0Y25    system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         81.379      80.379     SLICE_X4Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_counter_r_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.379      80.379     SLICE_X4Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_counter_r_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.379      80.379     SLICE_X4Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         81.379      80.379     SLICE_X5Y18     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         81.379      80.379     SLICE_X5Y18     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/C
Min Period        n/a     FDPE/C             n/a            1.000         81.379      80.379     SLICE_X4Y18     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/C
Min Period        n/a     FDPE/C             n/a            1.000         81.379      80.379     SLICE_X4Y18     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       81.379      78.621     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X3Y18     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X1Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X0Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X1Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X1Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X2Y17     system_top_level_i/synthesizer_0/U0/i_audio_ctrl/right_sample_r_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X3Y26     system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_1/result_r_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X3Y26     system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_1/result_r_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X3Y26     system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_1/result_r_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X3Y26     system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_1/result_r_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X3Y24     system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_1/result_r_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X3Y24     system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_1/result_r_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X3Y24     system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_1/result_r_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X3Y25     system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_1/result_r_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X3Y25     system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_1/result_r_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.690      40.190     SLICE_X3Y25     system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_1/result_r_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_top_level_clk_wiz_0_1_1
  To Clock:  clkfbout_system_top_level_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_top_level_clk_wiz_0_1_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_level_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.731ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.719%)  route 0.585ns (58.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y124                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X57Y124        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.585     1.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X56Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X56Y124        FDCE (Setup_fdce_C_D)       -0.265    19.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                 18.731    

Slack (MET) :             18.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.992ns  (logic 0.419ns (42.252%)  route 0.573ns (57.748%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X83Y141        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.573     0.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X85Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X85Y141        FDCE (Setup_fdce_C_D)       -0.267    19.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.733    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                 18.741    

Slack (MET) :             18.789ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.946ns  (logic 0.478ns (50.525%)  route 0.468ns (49.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X58Y125        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.468     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X56Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X56Y125        FDCE (Setup_fdce_C_D)       -0.265    19.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                 18.789    

Slack (MET) :             18.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.055ns  (logic 0.456ns (43.209%)  route 0.599ns (56.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X83Y141        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.599     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X85Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X85Y141        FDCE (Setup_fdce_C_D)       -0.093    19.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 18.852    

Slack (MET) :             18.860ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.870ns  (logic 0.419ns (48.164%)  route 0.451ns (51.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X83Y141        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.451     0.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X83Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X83Y142        FDCE (Setup_fdce_C_D)       -0.270    19.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                 18.860    

Slack (MET) :             18.864ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.822%)  route 0.585ns (56.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y124                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X57Y124        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.585     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X56Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X56Y124        FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 18.864    

Slack (MET) :             18.880ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.025ns  (logic 0.518ns (50.542%)  route 0.507ns (49.458%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X58Y125        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.507     1.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X56Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X56Y125        FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                 18.880    

Slack (MET) :             18.975ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.932ns  (logic 0.456ns (48.944%)  route 0.476ns (51.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X83Y141        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.476     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X83Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X83Y142        FDCE (Setup_fdce_C_D)       -0.093    19.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 18.975    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_level_clk_wiz_0_1_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.731ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.719%)  route 0.585ns (58.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y124                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X57Y124        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.585     1.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X56Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X56Y124        FDCE (Setup_fdce_C_D)       -0.265    19.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                 18.731    

Slack (MET) :             18.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.992ns  (logic 0.419ns (42.252%)  route 0.573ns (57.748%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X83Y141        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.573     0.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X85Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X85Y141        FDCE (Setup_fdce_C_D)       -0.267    19.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.733    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                 18.741    

Slack (MET) :             18.789ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.946ns  (logic 0.478ns (50.525%)  route 0.468ns (49.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X58Y125        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.468     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X56Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X56Y125        FDCE (Setup_fdce_C_D)       -0.265    19.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                 18.789    

Slack (MET) :             18.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.055ns  (logic 0.456ns (43.209%)  route 0.599ns (56.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X83Y141        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.599     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X85Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X85Y141        FDCE (Setup_fdce_C_D)       -0.093    19.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 18.852    

Slack (MET) :             18.860ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.870ns  (logic 0.419ns (48.164%)  route 0.451ns (51.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X83Y141        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.451     0.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X83Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X83Y142        FDCE (Setup_fdce_C_D)       -0.270    19.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                 18.860    

Slack (MET) :             18.864ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.822%)  route 0.585ns (56.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y124                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X57Y124        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.585     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X56Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X56Y124        FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 18.864    

Slack (MET) :             18.880ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.025ns  (logic 0.518ns (50.542%)  route 0.507ns (49.458%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X58Y125        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.507     1.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X56Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X56Y125        FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                 18.880    

Slack (MET) :             18.975ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.932ns  (logic 0.456ns (48.944%)  route 0.476ns (51.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X83Y141        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.476     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X83Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X83Y142        FDCE (Setup_fdce_C_D)       -0.093    19.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 18.975    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_system_top_level_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.724ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.724ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.565%)  route 0.589ns (58.435%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y125                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X56Y125        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.589     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X57Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y125        FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 31.724    

Slack (MET) :             31.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.935ns  (logic 0.478ns (51.125%)  route 0.457ns (48.875%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X82Y142        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.457     0.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X81Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X81Y141        FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 31.799    

Slack (MET) :             31.803ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.927ns  (logic 0.419ns (45.193%)  route 0.508ns (54.807%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y123                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X57Y123        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.508     0.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X57Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y124        FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                 31.803    

Slack (MET) :             31.827ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.128ns  (logic 0.518ns (45.917%)  route 0.610ns (54.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X82Y142        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.610     1.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X82Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X82Y141        FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                 31.827    

Slack (MET) :             31.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.873ns  (logic 0.419ns (47.999%)  route 0.454ns (52.001%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X84Y141        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.454     0.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X82Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X82Y141        FDCE (Setup_fdce_C_D)       -0.218    32.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                 31.909    

Slack (MET) :             31.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.970ns  (logic 0.456ns (46.993%)  route 0.514ns (53.007%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y125                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X56Y125        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.514     0.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X58Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y125        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                 31.983    

Slack (MET) :             32.026ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.927ns  (logic 0.456ns (49.212%)  route 0.471ns (50.788%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X84Y141        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.471     0.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X82Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X82Y141        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                 32.026    

Slack (MET) :             32.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.897ns  (logic 0.456ns (50.843%)  route 0.441ns (49.157%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y125                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X56Y125        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.441     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X58Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y125        FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                 32.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_level_clk_wiz_0_1_1
  To Clock:  clk_out1_system_top_level_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        12.284ns  (logic 0.642ns (5.227%)  route 11.642ns (94.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns = ( 26.446 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.518     7.572 r  <hidden>
                         net (fo=81, routed)         11.642    19.213    <hidden>
    SLICE_X65Y121        LUT6 (Prop_lut6_I1_O)        0.124    19.337 r  <hidden>
                         net (fo=1, routed)           0.000    19.337    <hidden>
    SLICE_X65Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.703    26.446    <hidden>
    SLICE_X65Y121        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.981    
                         clock uncertainty           -0.086    26.895    
    SLICE_X65Y121        FDRE (Setup_fdre_C_D)        0.031    26.926    <hidden>
  -------------------------------------------------------------------
                         required time                         26.926    
                         arrival time                         -19.337    
  -------------------------------------------------------------------
                         slack                                  7.588    

Slack (MET) :             7.625ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        12.247ns  (logic 0.642ns (5.242%)  route 11.605ns (94.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns = ( 26.446 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.518     7.572 r  <hidden>
                         net (fo=81, routed)         11.605    19.176    <hidden>
    SLICE_X61Y120        LUT6 (Prop_lut6_I1_O)        0.124    19.300 r  <hidden>
                         net (fo=1, routed)           0.000    19.300    <hidden>
    SLICE_X61Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.703    26.446    <hidden>
    SLICE_X61Y120        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.981    
                         clock uncertainty           -0.086    26.895    
    SLICE_X61Y120        FDRE (Setup_fdre_C_D)        0.031    26.926    <hidden>
  -------------------------------------------------------------------
                         required time                         26.926    
                         arrival time                         -19.300    
  -------------------------------------------------------------------
                         slack                                  7.625    

Slack (MET) :             7.766ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        12.103ns  (logic 0.642ns (5.305%)  route 11.461ns (94.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.443ns = ( 26.443 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.518     7.572 r  <hidden>
                         net (fo=81, routed)         11.461    19.032    <hidden>
    SLICE_X56Y120        LUT6 (Prop_lut6_I1_O)        0.124    19.156 r  <hidden>
                         net (fo=1, routed)           0.000    19.156    <hidden>
    SLICE_X56Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.700    26.443    <hidden>
    SLICE_X56Y120        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.978    
                         clock uncertainty           -0.086    26.892    
    SLICE_X56Y120        FDRE (Setup_fdre_C_D)        0.031    26.923    <hidden>
  -------------------------------------------------------------------
                         required time                         26.923    
                         arrival time                         -19.156    
  -------------------------------------------------------------------
                         slack                                  7.766    

Slack (MET) :             7.856ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        12.063ns  (logic 0.773ns (6.408%)  route 11.290ns (93.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.443ns = ( 26.443 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.478     7.532 r  <hidden>
                         net (fo=81, routed)         11.290    18.822    <hidden>
    SLICE_X66Y123        LUT6 (Prop_lut6_I1_O)        0.295    19.117 r  <hidden>
                         net (fo=1, routed)           0.000    19.117    <hidden>
    SLICE_X66Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.700    26.443    <hidden>
    SLICE_X66Y123        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.978    
                         clock uncertainty           -0.086    26.892    
    SLICE_X66Y123        FDRE (Setup_fdre_C_D)        0.081    26.973    <hidden>
  -------------------------------------------------------------------
                         required time                         26.973    
                         arrival time                         -19.117    
  -------------------------------------------------------------------
                         slack                                  7.856    

Slack (MET) :             8.005ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.921ns  (logic 0.580ns (4.865%)  route 11.341ns (95.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.447ns = ( 26.447 - 20.000 ) 
    Source Clock Delay      (SCD):    7.051ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.905     7.051    <hidden>
    SLICE_X83Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y133        FDRE (Prop_fdre_C_Q)         0.456     7.507 r  <hidden>
                         net (fo=81, routed)         11.341    18.848    <hidden>
    SLICE_X66Y120        LUT6 (Prop_lut6_I1_O)        0.124    18.972 r  <hidden>
                         net (fo=1, routed)           0.000    18.972    <hidden>
    SLICE_X66Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.704    26.447    <hidden>
    SLICE_X66Y120        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.982    
                         clock uncertainty           -0.086    26.896    
    SLICE_X66Y120        FDRE (Setup_fdre_C_D)        0.081    26.977    <hidden>
  -------------------------------------------------------------------
                         required time                         26.977    
                         arrival time                         -18.972    
  -------------------------------------------------------------------
                         slack                                  8.005    

Slack (MET) :             8.040ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.832ns  (logic 0.580ns (4.902%)  route 11.252ns (95.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.445ns = ( 26.445 - 20.000 ) 
    Source Clock Delay      (SCD):    7.051ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.905     7.051    <hidden>
    SLICE_X83Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y133        FDRE (Prop_fdre_C_Q)         0.456     7.507 r  <hidden>
                         net (fo=81, routed)         11.252    18.758    <hidden>
    SLICE_X61Y121        LUT6 (Prop_lut6_I1_O)        0.124    18.882 r  <hidden>
                         net (fo=1, routed)           0.000    18.882    <hidden>
    SLICE_X61Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.702    26.445    <hidden>
    SLICE_X61Y121        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.980    
                         clock uncertainty           -0.086    26.894    
    SLICE_X61Y121        FDRE (Setup_fdre_C_D)        0.029    26.923    <hidden>
  -------------------------------------------------------------------
                         required time                         26.923    
                         arrival time                         -18.882    
  -------------------------------------------------------------------
                         slack                                  8.040    

Slack (MET) :             8.069ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.803ns  (logic 0.642ns (5.439%)  route 11.161ns (94.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.448ns = ( 26.448 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.518     7.572 r  <hidden>
                         net (fo=81, routed)         11.161    18.732    <hidden>
    SLICE_X64Y118        LUT6 (Prop_lut6_I1_O)        0.124    18.856 r  <hidden>
                         net (fo=1, routed)           0.000    18.856    <hidden>
    SLICE_X64Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.705    26.448    <hidden>
    SLICE_X64Y118        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.983    
                         clock uncertainty           -0.086    26.897    
    SLICE_X64Y118        FDRE (Setup_fdre_C_D)        0.029    26.926    <hidden>
  -------------------------------------------------------------------
                         required time                         26.926    
                         arrival time                         -18.856    
  -------------------------------------------------------------------
                         slack                                  8.069    

Slack (MET) :             8.078ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.792ns  (logic 0.776ns (6.581%)  route 11.016ns (93.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.443ns = ( 26.443 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.478     7.532 r  <hidden>
                         net (fo=81, routed)         11.016    18.547    <hidden>
    SLICE_X64Y123        LUT6 (Prop_lut6_I1_O)        0.298    18.845 r  <hidden>
                         net (fo=1, routed)           0.000    18.845    <hidden>
    SLICE_X64Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.700    26.443    <hidden>
    SLICE_X64Y123        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.978    
                         clock uncertainty           -0.086    26.892    
    SLICE_X64Y123        FDRE (Setup_fdre_C_D)        0.032    26.924    <hidden>
  -------------------------------------------------------------------
                         required time                         26.924    
                         arrival time                         -18.845    
  -------------------------------------------------------------------
                         slack                                  8.078    

Slack (MET) :             8.428ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.498ns  (logic 0.642ns (5.584%)  route 10.856ns (94.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 26.450 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.518     7.572 r  <hidden>
                         net (fo=81, routed)         10.856    18.428    <hidden>
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.124    18.552 r  <hidden>
                         net (fo=1, routed)           0.000    18.552    <hidden>
    SLICE_X62Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.707    26.450    <hidden>
    SLICE_X62Y116        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.985    
                         clock uncertainty           -0.086    26.899    
    SLICE_X62Y116        FDRE (Setup_fdre_C_D)        0.081    26.980    <hidden>
  -------------------------------------------------------------------
                         required time                         26.980    
                         arrival time                         -18.552    
  -------------------------------------------------------------------
                         slack                                  8.428    

Slack (MET) :             8.435ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        11.483ns  (logic 0.580ns (5.051%)  route 10.903ns (94.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.443ns = ( 26.443 - 20.000 ) 
    Source Clock Delay      (SCD):    7.051ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.905     7.051    <hidden>
    SLICE_X83Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y133        FDRE (Prop_fdre_C_Q)         0.456     7.507 r  <hidden>
                         net (fo=81, routed)         10.903    18.409    <hidden>
    SLICE_X58Y119        LUT6 (Prop_lut6_I1_O)        0.124    18.533 r  <hidden>
                         net (fo=1, routed)           0.000    18.533    <hidden>
    SLICE_X58Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.700    26.443    <hidden>
    SLICE_X58Y119        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.978    
                         clock uncertainty           -0.086    26.892    
    SLICE_X58Y119        FDRE (Setup_fdre_C_D)        0.077    26.969    <hidden>
  -------------------------------------------------------------------
                         required time                         26.969    
                         arrival time                         -18.533    
  -------------------------------------------------------------------
                         slack                                  8.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.648     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X67Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y124        FDRE (Prop_fdre_C_Q)         0.141     2.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.116     2.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X66Y124        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y124        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.548     2.108    
                         clock uncertainty            0.086     2.194    
    SLICE_X66Y124        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.506%)  route 0.434ns (67.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.608     2.054    <hidden>
    SLICE_X94Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y99         FDRE (Prop_fdre_C_Q)         0.164     2.218 r  <hidden>
                         net (fo=1, routed)           0.163     2.381    <hidden>
    SLICE_X94Y99         LUT3 (Prop_lut3_I0_O)        0.045     2.426 r  <hidden>
                         net (fo=2, routed)           0.271     2.697    <hidden>
    SLICE_X92Y103        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.962     2.699    <hidden>
    SLICE_X92Y103        SRLC32E                                      r  <hidden>
                         clock pessimism             -0.296     2.403    
                         clock uncertainty            0.086     2.490    
    SLICE_X92Y103        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.673    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.506%)  route 0.434ns (67.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.608     2.054    <hidden>
    SLICE_X94Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y99         FDRE (Prop_fdre_C_Q)         0.164     2.218 r  <hidden>
                         net (fo=1, routed)           0.163     2.381    <hidden>
    SLICE_X94Y99         LUT3 (Prop_lut3_I0_O)        0.045     2.426 r  <hidden>
                         net (fo=2, routed)           0.271     2.697    <hidden>
    SLICE_X92Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.962     2.699    <hidden>
    SLICE_X92Y103        SRL16E                                       r  <hidden>
                         clock pessimism             -0.296     2.403    
                         clock uncertainty            0.086     2.490    
    SLICE_X92Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.673    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.649     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X67Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y126        FDRE (Prop_fdre_C_Q)         0.141     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/Q
                         net (fo=1, routed)           0.112     2.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X66Y126        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.919     2.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X66Y126        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.548     2.109    
                         clock uncertainty            0.086     2.195    
    SLICE_X66Y126        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.690     2.137    <hidden>
    SLICE_X97Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y102        FDRE (Prop_fdre_C_Q)         0.141     2.278 r  <hidden>
                         net (fo=1, routed)           0.056     2.333    <hidden>
    SLICE_X97Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.964     2.701    <hidden>
    SLICE_X97Y102        FDRE                                         r  <hidden>
                         clock pessimism             -0.565     2.137    
                         clock uncertainty            0.086     2.223    
    SLICE_X97Y102        FDRE (Hold_fdre_C_D)         0.076     2.299    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.606     2.052    <hidden>
    SLICE_X97Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y91         FDRE (Prop_fdre_C_Q)         0.141     2.193 r  <hidden>
                         net (fo=1, routed)           0.056     2.249    <hidden>
    SLICE_X97Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.876     2.613    <hidden>
    SLICE_X97Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.561     2.052    
                         clock uncertainty            0.086     2.138    
    SLICE_X97Y91         FDRE (Hold_fdre_C_D)         0.076     2.214    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.661     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y143        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y143        FDPE (Prop_fdpe_C_Q)         0.141     2.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     2.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X67Y143        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.934     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y143        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.564     2.108    
                         clock uncertainty            0.086     2.194    
    SLICE_X67Y143        FDPE (Hold_fdpe_C_D)         0.075     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.688     2.135    <hidden>
    SLICE_X93Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y103        FDRE (Prop_fdre_C_Q)         0.141     2.276 r  <hidden>
                         net (fo=1, routed)           0.056     2.331    <hidden>
    SLICE_X93Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.962     2.699    <hidden>
    SLICE_X93Y103        FDRE                                         r  <hidden>
                         clock pessimism             -0.565     2.135    
                         clock uncertainty            0.086     2.221    
    SLICE_X93Y103        FDRE (Hold_fdre_C_D)         0.075     2.296    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.661     2.108    <hidden>
    SLICE_X67Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141     2.249 r  <hidden>
                         net (fo=1, routed)           0.056     2.304    <hidden>
    SLICE_X67Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.934     2.671    <hidden>
    SLICE_X67Y104        FDRE                                         r  <hidden>
                         clock pessimism             -0.564     2.108    
                         clock uncertainty            0.086     2.194    
    SLICE_X67Y104        FDRE (Hold_fdre_C_D)         0.075     2.269    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.651     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141     2.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/Q
                         net (fo=1, routed)           0.056     2.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1[0]
    SLICE_X65Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.922     2.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
                         clock pessimism             -0.562     2.098    
                         clock uncertainty            0.086     2.184    
    SLICE_X65Y128        FDRE (Hold_fdre_C_D)         0.075     2.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.036    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_top_level_clk_wiz_0_1_1
  To Clock:  clk_out2_system_top_level_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       76.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.577ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.391ns (32.696%)  route 2.863ns (67.304%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           0.694    10.058    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.361    10.419 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.810    11.229    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X4Y18          FDPE (Setup_fdpe_C_CE)      -0.376    87.806    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]
  -------------------------------------------------------------------
                         required time                         87.806    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 76.577    

Slack (MET) :             76.577ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.391ns (32.696%)  route 2.863ns (67.304%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           0.694    10.058    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.361    10.419 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.810    11.229    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X4Y18          FDPE (Setup_fdpe_C_CE)      -0.376    87.806    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]
  -------------------------------------------------------------------
                         required time                         87.806    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 76.577    

Slack (MET) :             76.577ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.391ns (32.696%)  route 2.863ns (67.304%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           0.694    10.058    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.361    10.419 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.810    11.229    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X4Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X4Y18          FDCE (Setup_fdce_C_CE)      -0.376    87.806    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]
  -------------------------------------------------------------------
                         required time                         87.806    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 76.577    

Slack (MET) :             76.745ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 1.368ns (30.194%)  route 3.163ns (69.806%))
  Logic Levels:           5  (LUT4=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.392ns = ( 87.771 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     7.431 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[4]/Q
                         net (fo=7, routed)           1.118     8.549    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[4]
    SLICE_X1Y17          LUT4 (Prop_lut4_I2_O)        0.124     8.673 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_32/O
                         net (fo=16, routed)          1.196     9.868    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_32_n_0
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     9.992 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_17/O
                         net (fo=1, routed)           0.000     9.992    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_17_n_0
    SLICE_X2Y18          MUXF7 (Prop_muxf7_I1_O)      0.247    10.239 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg_i_8/O
                         net (fo=1, routed)           0.000    10.239    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg_i_8_n_0
    SLICE_X2Y18          MUXF8 (Prop_muxf8_I0_O)      0.098    10.337 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg_i_4/O
                         net (fo=1, routed)           0.849    11.186    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg_i_4_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.319    11.505 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_2/O
                         net (fo=1, routed)           0.000    11.505    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_2_n_0
    SLICE_X3Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.649    87.771    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X3Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg/C
                         clock pessimism              0.557    88.328    
                         clock uncertainty           -0.106    88.222    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)        0.029    88.251    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg
  -------------------------------------------------------------------
                         required time                         88.251    
                         arrival time                         -11.505    
  -------------------------------------------------------------------
                         slack                                 76.745    

Slack (MET) :             76.869ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.391ns (35.429%)  route 2.535ns (64.571%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           0.694    10.058    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.361    10.419 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.481    10.901    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X5Y18          FDPE (Setup_fdpe_C_CE)      -0.412    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]
  -------------------------------------------------------------------
                         required time                         87.770    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                 76.869    

Slack (MET) :             76.869ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.391ns (35.429%)  route 2.535ns (64.571%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           0.694    10.058    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.361    10.419 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.481    10.901    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X5Y18          FDPE (Setup_fdpe_C_CE)      -0.412    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]
  -------------------------------------------------------------------
                         required time                         87.770    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                 76.869    

Slack (MET) :             77.514ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 1.362ns (36.595%)  route 2.360ns (63.405%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           1.000    10.364    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.332    10.696 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[0]_i_1/O
                         net (fo=1, routed)           0.000    10.696    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[0]_i_1_n_0
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X5Y18          FDPE (Setup_fdpe_C_D)        0.029    88.211    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]
  -------------------------------------------------------------------
                         required time                         88.211    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                 77.514    

Slack (MET) :             77.532ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 1.390ns (37.069%)  route 2.360ns (62.931%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           1.000    10.364    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.360    10.724 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[1]_i_1/O
                         net (fo=1, routed)           0.000    10.724    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/p_0_in__1[1]
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X5Y18          FDPE (Setup_fdpe_C_D)        0.075    88.257    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]
  -------------------------------------------------------------------
                         required time                         88.257    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                 77.532    

Slack (MET) :             77.547ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 1.362ns (36.448%)  route 2.375ns (63.552%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           1.015    10.379    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.332    10.711 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[2]_i_1/O
                         net (fo=1, routed)           0.000    10.711    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/p_0_in__1[2]
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X4Y18          FDPE (Setup_fdpe_C_D)        0.077    88.259    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]
  -------------------------------------------------------------------
                         required time                         88.259    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                 77.547    

Slack (MET) :             77.561ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 1.362ns (36.546%)  route 2.365ns (63.454%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           1.005    10.369    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.332    10.701 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_2/O
                         net (fo=1, routed)           0.000    10.701    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/p_0_in__1[4]
    SLICE_X4Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X4Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.081    88.263    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]
  -------------------------------------------------------------------
                         required time                         88.263    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                 77.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.613     2.059    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     2.200 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[14]/Q
                         net (fo=1, routed)           0.054     2.254    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[14]
    SLICE_X2Y23          LUT2 (Prop_lut2_I1_O)        0.045     2.299 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[15]_i_3/O
                         net (fo=1, routed)           0.000     2.299    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[15]_i_3_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.365 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.365    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_i_1_n_6
    SLICE_X2Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.880     2.617    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[14]/C
                         clock pessimism             -0.545     2.072    
                         clock uncertainty            0.106     2.178    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.134     2.312    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.616     2.062    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     2.203 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[2]/Q
                         net (fo=1, routed)           0.054     2.257    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[2]
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.045     2.302 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[4]_i_4/O
                         net (fo=1, routed)           0.000     2.302    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[4]_i_4_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.368 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.368    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[4]_i_1_n_6
    SLICE_X2Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.884     2.621    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[2]/C
                         clock pessimism             -0.546     2.075    
                         clock uncertainty            0.106     2.181    
    SLICE_X2Y20          FDCE (Hold_fdce_C_D)         0.134     2.315    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.615     2.061    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[6]/Q
                         net (fo=1, routed)           0.054     2.256    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[6]
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.045     2.301 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[8]_i_4/O
                         net (fo=1, routed)           0.000     2.301    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[8]_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.367 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.367    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[8]_i_1_n_6
    SLICE_X2Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.883     2.620    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[6]/C
                         clock pessimism             -0.546     2.074    
                         clock uncertainty            0.106     2.180    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.134     2.314    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.615     2.061    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[10]/Q
                         net (fo=1, routed)           0.054     2.256    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[10]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.045     2.301 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[12]_i_4/O
                         net (fo=1, routed)           0.000     2.301    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[12]_i_4_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.367 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.367    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[12]_i_1_n_6
    SLICE_X2Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.882     2.619    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[10]/C
                         clock pessimism             -0.545     2.074    
                         clock uncertainty            0.106     2.180    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.134     2.314    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.616     2.062    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     2.203 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[0]/Q
                         net (fo=1, routed)           0.110     2.313    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[0]
    SLICE_X3Y19          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.885     2.622    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X3Y19          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[0]/C
                         clock pessimism             -0.545     2.077    
                         clock uncertainty            0.106     2.183    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.075     2.258    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     1.606    system_top_level_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.525     1.423    
                         clock uncertainty            0.106     1.529    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)        -0.006     1.523    system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.801%)  route 0.089ns (26.199%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.616     2.062    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     2.203 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[3]/Q
                         net (fo=1, routed)           0.089     2.292    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[3]
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.045     2.337 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[4]_i_3/O
                         net (fo=1, routed)           0.000     2.337    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[4]_i_3_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.402 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.402    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[4]_i_1_n_5
    SLICE_X2Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.884     2.621    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[3]/C
                         clock pessimism             -0.546     2.075    
                         clock uncertainty            0.106     2.181    
    SLICE_X2Y20          FDCE (Hold_fdce_C_D)         0.134     2.315    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.801%)  route 0.089ns (26.199%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.615     2.061    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[7]/Q
                         net (fo=1, routed)           0.089     2.291    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[7]
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.045     2.336 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[8]_i_3/O
                         net (fo=1, routed)           0.000     2.336    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[8]_i_3_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.401 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.401    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[8]_i_1_n_5
    SLICE_X2Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.883     2.620    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[7]/C
                         clock pessimism             -0.546     2.074    
                         clock uncertainty            0.106     2.180    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.134     2.314    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.801%)  route 0.089ns (26.199%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.615     2.061    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[11]/Q
                         net (fo=1, routed)           0.089     2.291    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[11]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.045     2.336 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[12]_i_3/O
                         net (fo=1, routed)           0.000     2.336    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[12]_i_3_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.401 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.401    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[12]_i_1_n_5
    SLICE_X2Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.882     2.619    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[11]/C
                         clock pessimism             -0.545     2.074    
                         clock uncertainty            0.106     2.180    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.134     2.314    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.801%)  route 0.089ns (26.199%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.613     2.059    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     2.200 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[15]/Q
                         net (fo=1, routed)           0.089     2.289    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[15]
    SLICE_X2Y23          LUT2 (Prop_lut2_I1_O)        0.045     2.334 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[15]_i_2/O
                         net (fo=1, routed)           0.000     2.334    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[15]_i_2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.399 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.399    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_i_1_n_5
    SLICE_X2Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.880     2.617    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]/C
                         clock pessimism             -0.545     2.072    
                         clock uncertainty            0.106     2.178    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.134     2.312    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_system_top_level_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       31.724ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.724ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.565%)  route 0.589ns (58.435%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y125                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X56Y125        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.589     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X57Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y125        FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 31.724    

Slack (MET) :             31.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.935ns  (logic 0.478ns (51.125%)  route 0.457ns (48.875%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X82Y142        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.457     0.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X81Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X81Y141        FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 31.799    

Slack (MET) :             31.803ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.927ns  (logic 0.419ns (45.193%)  route 0.508ns (54.807%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y123                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X57Y123        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.508     0.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X57Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y124        FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                 31.803    

Slack (MET) :             31.827ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.128ns  (logic 0.518ns (45.917%)  route 0.610ns (54.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X82Y142        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.610     1.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X82Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X82Y141        FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                 31.827    

Slack (MET) :             31.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.873ns  (logic 0.419ns (47.999%)  route 0.454ns (52.001%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X84Y141        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.454     0.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X82Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X82Y141        FDCE (Setup_fdce_C_D)       -0.218    32.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                 31.909    

Slack (MET) :             31.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.970ns  (logic 0.456ns (46.993%)  route 0.514ns (53.007%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y125                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X56Y125        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.514     0.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X58Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y125        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                 31.983    

Slack (MET) :             32.026ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.927ns  (logic 0.456ns (49.212%)  route 0.471ns (50.788%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X84Y141        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.471     0.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X82Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X82Y141        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                 32.026    

Slack (MET) :             32.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.897ns  (logic 0.456ns (50.843%)  route 0.441ns (49.157%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y125                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X56Y125        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.441     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X58Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y125        FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                 32.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_level_clk_wiz_0_1
  To Clock:  clk_out1_system_top_level_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        7.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.284ns  (logic 0.642ns (5.227%)  route 11.642ns (94.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns = ( 26.446 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.518     7.572 r  <hidden>
                         net (fo=81, routed)         11.642    19.213    <hidden>
    SLICE_X65Y121        LUT6 (Prop_lut6_I1_O)        0.124    19.337 r  <hidden>
                         net (fo=1, routed)           0.000    19.337    <hidden>
    SLICE_X65Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.703    26.446    <hidden>
    SLICE_X65Y121        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.981    
                         clock uncertainty           -0.086    26.895    
    SLICE_X65Y121        FDRE (Setup_fdre_C_D)        0.031    26.926    <hidden>
  -------------------------------------------------------------------
                         required time                         26.926    
                         arrival time                         -19.337    
  -------------------------------------------------------------------
                         slack                                  7.588    

Slack (MET) :             7.625ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.247ns  (logic 0.642ns (5.242%)  route 11.605ns (94.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns = ( 26.446 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.518     7.572 r  <hidden>
                         net (fo=81, routed)         11.605    19.176    <hidden>
    SLICE_X61Y120        LUT6 (Prop_lut6_I1_O)        0.124    19.300 r  <hidden>
                         net (fo=1, routed)           0.000    19.300    <hidden>
    SLICE_X61Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.703    26.446    <hidden>
    SLICE_X61Y120        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.981    
                         clock uncertainty           -0.086    26.895    
    SLICE_X61Y120        FDRE (Setup_fdre_C_D)        0.031    26.926    <hidden>
  -------------------------------------------------------------------
                         required time                         26.926    
                         arrival time                         -19.300    
  -------------------------------------------------------------------
                         slack                                  7.625    

Slack (MET) :             7.766ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.103ns  (logic 0.642ns (5.305%)  route 11.461ns (94.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.443ns = ( 26.443 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.518     7.572 r  <hidden>
                         net (fo=81, routed)         11.461    19.032    <hidden>
    SLICE_X56Y120        LUT6 (Prop_lut6_I1_O)        0.124    19.156 r  <hidden>
                         net (fo=1, routed)           0.000    19.156    <hidden>
    SLICE_X56Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.700    26.443    <hidden>
    SLICE_X56Y120        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.978    
                         clock uncertainty           -0.086    26.892    
    SLICE_X56Y120        FDRE (Setup_fdre_C_D)        0.031    26.923    <hidden>
  -------------------------------------------------------------------
                         required time                         26.923    
                         arrival time                         -19.156    
  -------------------------------------------------------------------
                         slack                                  7.766    

Slack (MET) :             7.856ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.063ns  (logic 0.773ns (6.408%)  route 11.290ns (93.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.443ns = ( 26.443 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.478     7.532 r  <hidden>
                         net (fo=81, routed)         11.290    18.822    <hidden>
    SLICE_X66Y123        LUT6 (Prop_lut6_I1_O)        0.295    19.117 r  <hidden>
                         net (fo=1, routed)           0.000    19.117    <hidden>
    SLICE_X66Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.700    26.443    <hidden>
    SLICE_X66Y123        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.978    
                         clock uncertainty           -0.086    26.892    
    SLICE_X66Y123        FDRE (Setup_fdre_C_D)        0.081    26.973    <hidden>
  -------------------------------------------------------------------
                         required time                         26.973    
                         arrival time                         -19.117    
  -------------------------------------------------------------------
                         slack                                  7.856    

Slack (MET) :             8.005ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.921ns  (logic 0.580ns (4.865%)  route 11.341ns (95.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.447ns = ( 26.447 - 20.000 ) 
    Source Clock Delay      (SCD):    7.051ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.905     7.051    <hidden>
    SLICE_X83Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y133        FDRE (Prop_fdre_C_Q)         0.456     7.507 r  <hidden>
                         net (fo=81, routed)         11.341    18.848    <hidden>
    SLICE_X66Y120        LUT6 (Prop_lut6_I1_O)        0.124    18.972 r  <hidden>
                         net (fo=1, routed)           0.000    18.972    <hidden>
    SLICE_X66Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.704    26.447    <hidden>
    SLICE_X66Y120        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.982    
                         clock uncertainty           -0.086    26.896    
    SLICE_X66Y120        FDRE (Setup_fdre_C_D)        0.081    26.977    <hidden>
  -------------------------------------------------------------------
                         required time                         26.977    
                         arrival time                         -18.972    
  -------------------------------------------------------------------
                         slack                                  8.005    

Slack (MET) :             8.040ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.832ns  (logic 0.580ns (4.902%)  route 11.252ns (95.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.445ns = ( 26.445 - 20.000 ) 
    Source Clock Delay      (SCD):    7.051ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.905     7.051    <hidden>
    SLICE_X83Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y133        FDRE (Prop_fdre_C_Q)         0.456     7.507 r  <hidden>
                         net (fo=81, routed)         11.252    18.758    <hidden>
    SLICE_X61Y121        LUT6 (Prop_lut6_I1_O)        0.124    18.882 r  <hidden>
                         net (fo=1, routed)           0.000    18.882    <hidden>
    SLICE_X61Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.702    26.445    <hidden>
    SLICE_X61Y121        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.980    
                         clock uncertainty           -0.086    26.894    
    SLICE_X61Y121        FDRE (Setup_fdre_C_D)        0.029    26.923    <hidden>
  -------------------------------------------------------------------
                         required time                         26.923    
                         arrival time                         -18.882    
  -------------------------------------------------------------------
                         slack                                  8.040    

Slack (MET) :             8.069ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.803ns  (logic 0.642ns (5.439%)  route 11.161ns (94.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.448ns = ( 26.448 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.518     7.572 r  <hidden>
                         net (fo=81, routed)         11.161    18.732    <hidden>
    SLICE_X64Y118        LUT6 (Prop_lut6_I1_O)        0.124    18.856 r  <hidden>
                         net (fo=1, routed)           0.000    18.856    <hidden>
    SLICE_X64Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.705    26.448    <hidden>
    SLICE_X64Y118        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.983    
                         clock uncertainty           -0.086    26.897    
    SLICE_X64Y118        FDRE (Setup_fdre_C_D)        0.029    26.926    <hidden>
  -------------------------------------------------------------------
                         required time                         26.926    
                         arrival time                         -18.856    
  -------------------------------------------------------------------
                         slack                                  8.069    

Slack (MET) :             8.078ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.792ns  (logic 0.776ns (6.581%)  route 11.016ns (93.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.443ns = ( 26.443 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.478     7.532 r  <hidden>
                         net (fo=81, routed)         11.016    18.547    <hidden>
    SLICE_X64Y123        LUT6 (Prop_lut6_I1_O)        0.298    18.845 r  <hidden>
                         net (fo=1, routed)           0.000    18.845    <hidden>
    SLICE_X64Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.700    26.443    <hidden>
    SLICE_X64Y123        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.978    
                         clock uncertainty           -0.086    26.892    
    SLICE_X64Y123        FDRE (Setup_fdre_C_D)        0.032    26.924    <hidden>
  -------------------------------------------------------------------
                         required time                         26.924    
                         arrival time                         -18.845    
  -------------------------------------------------------------------
                         slack                                  8.078    

Slack (MET) :             8.428ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.498ns  (logic 0.642ns (5.584%)  route 10.856ns (94.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 26.450 - 20.000 ) 
    Source Clock Delay      (SCD):    7.054ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.908     7.054    <hidden>
    SLICE_X82Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_fdre_C_Q)         0.518     7.572 r  <hidden>
                         net (fo=81, routed)         10.856    18.428    <hidden>
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.124    18.552 r  <hidden>
                         net (fo=1, routed)           0.000    18.552    <hidden>
    SLICE_X62Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.707    26.450    <hidden>
    SLICE_X62Y116        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.985    
                         clock uncertainty           -0.086    26.899    
    SLICE_X62Y116        FDRE (Setup_fdre_C_D)        0.081    26.980    <hidden>
  -------------------------------------------------------------------
                         required time                         26.980    
                         arrival time                         -18.552    
  -------------------------------------------------------------------
                         slack                                  8.428    

Slack (MET) :             8.435ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.483ns  (logic 0.580ns (5.051%)  route 10.903ns (94.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.443ns = ( 26.443 - 20.000 ) 
    Source Clock Delay      (SCD):    7.051ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.905     7.051    <hidden>
    SLICE_X83Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y133        FDRE (Prop_fdre_C_Q)         0.456     7.507 r  <hidden>
                         net (fo=81, routed)         10.903    18.409    <hidden>
    SLICE_X58Y119        LUT6 (Prop_lut6_I1_O)        0.124    18.533 r  <hidden>
                         net (fo=1, routed)           0.000    18.533    <hidden>
    SLICE_X58Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.700    26.443    <hidden>
    SLICE_X58Y119        FDRE                                         r  <hidden>
                         clock pessimism              0.535    26.978    
                         clock uncertainty           -0.086    26.892    
    SLICE_X58Y119        FDRE (Setup_fdre_C_D)        0.077    26.969    <hidden>
  -------------------------------------------------------------------
                         required time                         26.969    
                         arrival time                         -18.533    
  -------------------------------------------------------------------
                         slack                                  8.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.648     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X67Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y124        FDRE (Prop_fdre_C_Q)         0.141     2.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.116     2.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X66Y124        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y124        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.548     2.108    
                         clock uncertainty            0.086     2.194    
    SLICE_X66Y124        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.506%)  route 0.434ns (67.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.608     2.054    <hidden>
    SLICE_X94Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y99         FDRE (Prop_fdre_C_Q)         0.164     2.218 r  <hidden>
                         net (fo=1, routed)           0.163     2.381    <hidden>
    SLICE_X94Y99         LUT3 (Prop_lut3_I0_O)        0.045     2.426 r  <hidden>
                         net (fo=2, routed)           0.271     2.697    <hidden>
    SLICE_X92Y103        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.962     2.699    <hidden>
    SLICE_X92Y103        SRLC32E                                      r  <hidden>
                         clock pessimism             -0.296     2.403    
                         clock uncertainty            0.086     2.490    
    SLICE_X92Y103        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.673    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.506%)  route 0.434ns (67.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.608     2.054    <hidden>
    SLICE_X94Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y99         FDRE (Prop_fdre_C_Q)         0.164     2.218 r  <hidden>
                         net (fo=1, routed)           0.163     2.381    <hidden>
    SLICE_X94Y99         LUT3 (Prop_lut3_I0_O)        0.045     2.426 r  <hidden>
                         net (fo=2, routed)           0.271     2.697    <hidden>
    SLICE_X92Y103        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.962     2.699    <hidden>
    SLICE_X92Y103        SRL16E                                       r  <hidden>
                         clock pessimism             -0.296     2.403    
                         clock uncertainty            0.086     2.490    
    SLICE_X92Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.673    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.649     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X67Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y126        FDRE (Prop_fdre_C_Q)         0.141     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/Q
                         net (fo=1, routed)           0.112     2.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X66Y126        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.919     2.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X66Y126        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.548     2.109    
                         clock uncertainty            0.086     2.195    
    SLICE_X66Y126        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.690     2.137    <hidden>
    SLICE_X97Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y102        FDRE (Prop_fdre_C_Q)         0.141     2.278 r  <hidden>
                         net (fo=1, routed)           0.056     2.333    <hidden>
    SLICE_X97Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.964     2.701    <hidden>
    SLICE_X97Y102        FDRE                                         r  <hidden>
                         clock pessimism             -0.565     2.137    
                         clock uncertainty            0.086     2.223    
    SLICE_X97Y102        FDRE (Hold_fdre_C_D)         0.076     2.299    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.606     2.052    <hidden>
    SLICE_X97Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y91         FDRE (Prop_fdre_C_Q)         0.141     2.193 r  <hidden>
                         net (fo=1, routed)           0.056     2.249    <hidden>
    SLICE_X97Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.876     2.613    <hidden>
    SLICE_X97Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.561     2.052    
                         clock uncertainty            0.086     2.138    
    SLICE_X97Y91         FDRE (Hold_fdre_C_D)         0.076     2.214    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.661     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y143        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y143        FDPE (Prop_fdpe_C_Q)         0.141     2.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     2.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X67Y143        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.934     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y143        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.564     2.108    
                         clock uncertainty            0.086     2.194    
    SLICE_X67Y143        FDPE (Hold_fdpe_C_D)         0.075     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.688     2.135    <hidden>
    SLICE_X93Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y103        FDRE (Prop_fdre_C_Q)         0.141     2.276 r  <hidden>
                         net (fo=1, routed)           0.056     2.331    <hidden>
    SLICE_X93Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.962     2.699    <hidden>
    SLICE_X93Y103        FDRE                                         r  <hidden>
                         clock pessimism             -0.565     2.135    
                         clock uncertainty            0.086     2.221    
    SLICE_X93Y103        FDRE (Hold_fdre_C_D)         0.075     2.296    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.661     2.108    <hidden>
    SLICE_X67Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141     2.249 r  <hidden>
                         net (fo=1, routed)           0.056     2.304    <hidden>
    SLICE_X67Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.934     2.671    <hidden>
    SLICE_X67Y104        FDRE                                         r  <hidden>
                         clock pessimism             -0.564     2.108    
                         clock uncertainty            0.086     2.194    
    SLICE_X67Y104        FDRE (Hold_fdre_C_D)         0.075     2.269    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.651     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141     2.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/Q
                         net (fo=1, routed)           0.056     2.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1[0]
    SLICE_X65Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.922     2.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
                         clock pessimism             -0.562     2.098    
                         clock uncertainty            0.086     2.184    
    SLICE_X65Y128        FDRE (Hold_fdre_C_D)         0.075     2.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.036    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_top_level_clk_wiz_0_1
  To Clock:  clk_out2_system_top_level_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       76.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.577ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.391ns (32.696%)  route 2.863ns (67.304%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           0.694    10.058    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.361    10.419 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.810    11.229    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X4Y18          FDPE (Setup_fdpe_C_CE)      -0.376    87.806    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]
  -------------------------------------------------------------------
                         required time                         87.806    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 76.577    

Slack (MET) :             76.577ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.391ns (32.696%)  route 2.863ns (67.304%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           0.694    10.058    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.361    10.419 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.810    11.229    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X4Y18          FDPE (Setup_fdpe_C_CE)      -0.376    87.806    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[3]
  -------------------------------------------------------------------
                         required time                         87.806    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 76.577    

Slack (MET) :             76.577ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.391ns (32.696%)  route 2.863ns (67.304%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           0.694    10.058    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.361    10.419 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.810    11.229    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X4Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X4Y18          FDCE (Setup_fdce_C_CE)      -0.376    87.806    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]
  -------------------------------------------------------------------
                         required time                         87.806    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 76.577    

Slack (MET) :             76.745ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 1.368ns (30.194%)  route 3.163ns (69.806%))
  Logic Levels:           5  (LUT4=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.392ns = ( 87.771 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X1Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     7.431 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[4]/Q
                         net (fo=7, routed)           1.118     8.549    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[4]
    SLICE_X1Y17          LUT4 (Prop_lut4_I2_O)        0.124     8.673 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_32/O
                         net (fo=16, routed)          1.196     9.868    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_32_n_0
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     9.992 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_17/O
                         net (fo=1, routed)           0.000     9.992    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_17_n_0
    SLICE_X2Y18          MUXF7 (Prop_muxf7_I1_O)      0.247    10.239 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg_i_8/O
                         net (fo=1, routed)           0.000    10.239    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg_i_8_n_0
    SLICE_X2Y18          MUXF8 (Prop_muxf8_I0_O)      0.098    10.337 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg_i_4/O
                         net (fo=1, routed)           0.849    11.186    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg_i_4_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.319    11.505 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_2/O
                         net (fo=1, routed)           0.000    11.505    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_i_2_n_0
    SLICE_X3Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.649    87.771    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X3Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg/C
                         clock pessimism              0.557    88.328    
                         clock uncertainty           -0.106    88.222    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)        0.029    88.251    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/data_out_r_reg
  -------------------------------------------------------------------
                         required time                         88.251    
                         arrival time                         -11.505    
  -------------------------------------------------------------------
                         slack                                 76.745    

Slack (MET) :             76.869ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.391ns (35.429%)  route 2.535ns (64.571%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           0.694    10.058    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.361    10.419 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.481    10.901    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X5Y18          FDPE (Setup_fdpe_C_CE)      -0.412    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]
  -------------------------------------------------------------------
                         required time                         87.770    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                 76.869    

Slack (MET) :             76.869ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.391ns (35.429%)  route 2.535ns (64.571%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           0.694    10.058    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.361    10.419 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1/O
                         net (fo=5, routed)           0.481    10.901    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_1_n_0
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X5Y18          FDPE (Setup_fdpe_C_CE)      -0.412    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]
  -------------------------------------------------------------------
                         required time                         87.770    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                 76.869    

Slack (MET) :             77.514ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 1.362ns (36.595%)  route 2.360ns (63.405%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           1.000    10.364    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.332    10.696 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[0]_i_1/O
                         net (fo=1, routed)           0.000    10.696    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[0]_i_1_n_0
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X5Y18          FDPE (Setup_fdpe_C_D)        0.029    88.211    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[0]
  -------------------------------------------------------------------
                         required time                         88.211    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                 77.514    

Slack (MET) :             77.532ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 1.390ns (37.069%)  route 2.360ns (62.931%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           1.000    10.364    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.360    10.724 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[1]_i_1/O
                         net (fo=1, routed)           0.000    10.724    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/p_0_in__1[1]
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X5Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X5Y18          FDPE (Setup_fdpe_C_D)        0.075    88.257    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[1]
  -------------------------------------------------------------------
                         required time                         88.257    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                 77.532    

Slack (MET) :             77.547ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 1.362ns (36.448%)  route 2.375ns (63.552%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           1.015    10.379    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.332    10.711 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[2]_i_1/O
                         net (fo=1, routed)           0.000    10.711    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/p_0_in__1[2]
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X4Y18          FDPE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X4Y18          FDPE (Setup_fdpe_C_D)        0.077    88.259    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[2]
  -------------------------------------------------------------------
                         required time                         88.259    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                 77.547    

Slack (MET) :             77.561ns  (required time - arrival time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@81.379ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 1.362ns (36.546%)  route 2.365ns (63.454%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 87.770 - 81.379 ) 
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.829     6.975    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X0Y17          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     7.493 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]/Q
                         net (fo=7, routed)           0.827     8.320    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_counter_r_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.153     8.473 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2/O
                         net (fo=20, routed)          0.533     9.006    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/lrclk_r_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.359     9.365 f  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3/O
                         net (fo=9, routed)           1.005    10.369    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bclk_r_i_3_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.332    10.701 r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r[4]_i_2/O
                         net (fo=1, routed)           0.000    10.701    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/p_0_in__1[4]
    SLICE_X4Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     81.379    81.379 r  
    H16                                               0.000    81.379 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    81.379    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    82.760 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    84.024 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    86.031    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    86.122 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         1.648    87.770    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/clk
    SLICE_X4Y18          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]/C
                         clock pessimism              0.518    88.288    
                         clock uncertainty           -0.106    88.182    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.081    88.263    system_top_level_i/synthesizer_0/U0/i_audio_ctrl/bit_index_r_reg[4]
  -------------------------------------------------------------------
                         required time                         88.263    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                 77.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.613     2.059    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     2.200 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[14]/Q
                         net (fo=1, routed)           0.054     2.254    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[14]
    SLICE_X2Y23          LUT2 (Prop_lut2_I1_O)        0.045     2.299 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[15]_i_3/O
                         net (fo=1, routed)           0.000     2.299    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[15]_i_3_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.365 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.365    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_i_1_n_6
    SLICE_X2Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.880     2.617    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[14]/C
                         clock pessimism             -0.545     2.072    
                         clock uncertainty            0.106     2.178    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.134     2.312    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.616     2.062    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     2.203 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[2]/Q
                         net (fo=1, routed)           0.054     2.257    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[2]
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.045     2.302 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[4]_i_4/O
                         net (fo=1, routed)           0.000     2.302    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[4]_i_4_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.368 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.368    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[4]_i_1_n_6
    SLICE_X2Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.884     2.621    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[2]/C
                         clock pessimism             -0.546     2.075    
                         clock uncertainty            0.106     2.181    
    SLICE_X2Y20          FDCE (Hold_fdce_C_D)         0.134     2.315    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.615     2.061    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[6]/Q
                         net (fo=1, routed)           0.054     2.256    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[6]
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.045     2.301 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[8]_i_4/O
                         net (fo=1, routed)           0.000     2.301    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[8]_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.367 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.367    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[8]_i_1_n_6
    SLICE_X2Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.883     2.620    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[6]/C
                         clock pessimism             -0.546     2.074    
                         clock uncertainty            0.106     2.180    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.134     2.314    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.615     2.061    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[10]/Q
                         net (fo=1, routed)           0.054     2.256    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[10]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.045     2.301 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[12]_i_4/O
                         net (fo=1, routed)           0.000     2.301    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[12]_i_4_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.367 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.367    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[12]_i_1_n_6
    SLICE_X2Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.882     2.619    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[10]/C
                         clock pessimism             -0.545     2.074    
                         clock uncertainty            0.106     2.180    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.134     2.314    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.616     2.062    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     2.203 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[0]/Q
                         net (fo=1, routed)           0.110     2.313    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[0]
    SLICE_X3Y19          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.885     2.622    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X3Y19          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[0]/C
                         clock pessimism             -0.545     2.077    
                         clock uncertainty            0.106     2.183    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.075     2.258    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424     1.133    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020     1.153 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     1.423    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.128     1.551 r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     1.606    system_top_level_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470     1.410    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043     1.453 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495     1.948    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1_en_clk
    SLICE_X49Y100        FDRE                                         r  system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.525     1.423    
                         clock uncertainty            0.106     1.529    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)        -0.006     1.523    system_top_level_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.801%)  route 0.089ns (26.199%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.616     2.062    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     2.203 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[3]/Q
                         net (fo=1, routed)           0.089     2.292    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[3]
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.045     2.337 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[4]_i_3/O
                         net (fo=1, routed)           0.000     2.337    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[4]_i_3_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.402 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.402    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[4]_i_1_n_5
    SLICE_X2Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.884     2.621    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y20          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[3]/C
                         clock pessimism             -0.546     2.075    
                         clock uncertainty            0.106     2.181    
    SLICE_X2Y20          FDCE (Hold_fdce_C_D)         0.134     2.315    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.801%)  route 0.089ns (26.199%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.615     2.061    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[7]/Q
                         net (fo=1, routed)           0.089     2.291    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[7]
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.045     2.336 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[8]_i_3/O
                         net (fo=1, routed)           0.000     2.336    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[8]_i_3_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.401 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.401    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[8]_i_1_n_5
    SLICE_X2Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.883     2.620    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y21          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[7]/C
                         clock pessimism             -0.546     2.074    
                         clock uncertainty            0.106     2.180    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.134     2.314    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.801%)  route 0.089ns (26.199%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.615     2.061    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[11]/Q
                         net (fo=1, routed)           0.089     2.291    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[11]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.045     2.336 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[12]_i_3/O
                         net (fo=1, routed)           0.000     2.336    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[12]_i_3_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.401 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.401    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[12]_i_1_n_5
    SLICE_X2Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.882     2.619    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y22          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[11]/C
                         clock pessimism             -0.545     2.074    
                         clock uncertainty            0.106     2.180    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.134     2.314    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out2_system_top_level_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out2_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.801%)  route 0.089ns (26.199%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.613     2.059    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/clk
    SLICE_X3Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     2.200 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_2/result_r_reg[15]/Q
                         net (fo=1, routed)           0.089     2.289    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_1[15]
    SLICE_X2Y23          LUT2 (Prop_lut2_I1_O)        0.045     2.334 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[15]_i_2/O
                         net (fo=1, routed)           0.000     2.334    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r[15]_i_2_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.399 r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.399    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]_i_1_n_5
    SLICE_X2Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out2_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=146, routed)         0.880     2.617    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/clk
    SLICE_X2Y23          FDCE                                         r  system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]/C
                         clock pessimism             -0.545     2.072    
                         clock uncertainty            0.106     2.178    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.134     2.312    system_top_level_i/synthesizer_0/U0/i_multi_port_adder/add_3/result_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_top_level_clk_wiz_0_1
  To Clock:  clk_out1_system_top_level_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.081ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.456ns (19.206%)  route 1.918ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 26.451 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.918     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.708    26.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.535    26.986    
                         clock uncertainty           -0.086    26.900    
    SLICE_X60Y134        FDCE (Recov_fdce_C_CLR)     -0.405    26.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         26.495    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 17.081    

Slack (MET) :             17.081ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.456ns (19.206%)  route 1.918ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 26.451 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.918     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.708    26.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism              0.535    26.986    
                         clock uncertainty           -0.086    26.900    
    SLICE_X60Y134        FDCE (Recov_fdce_C_CLR)     -0.405    26.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                         26.495    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 17.081    

Slack (MET) :             17.081ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.456ns (19.206%)  route 1.918ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 26.451 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.918     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.708    26.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.535    26.986    
                         clock uncertainty           -0.086    26.900    
    SLICE_X60Y134        FDCE (Recov_fdce_C_CLR)     -0.405    26.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         26.495    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 17.081    

Slack (MET) :             17.081ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.456ns (19.206%)  route 1.918ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 26.451 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.918     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.708    26.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.535    26.986    
                         clock uncertainty           -0.086    26.900    
    SLICE_X60Y134        FDCE (Recov_fdce_C_CLR)     -0.405    26.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         26.495    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 17.081    

Slack (MET) :             17.127ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.456ns (19.206%)  route 1.918ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 26.451 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.918     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y134        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.708    26.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y134        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.535    26.986    
                         clock uncertainty           -0.086    26.900    
    SLICE_X60Y134        FDPE (Recov_fdpe_C_PRE)     -0.359    26.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         26.541    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 17.127    

Slack (MET) :             17.218ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.456ns (20.395%)  route 1.780ns (79.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 26.450 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.780     9.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.707    26.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.535    26.985    
                         clock uncertainty           -0.086    26.899    
    SLICE_X60Y133        FDCE (Recov_fdce_C_CLR)     -0.405    26.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         26.494    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                 17.218    

Slack (MET) :             17.218ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.456ns (20.395%)  route 1.780ns (79.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 26.450 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.780     9.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.707    26.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.535    26.985    
                         clock uncertainty           -0.086    26.899    
    SLICE_X60Y133        FDCE (Recov_fdce_C_CLR)     -0.405    26.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         26.494    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                 17.218    

Slack (MET) :             17.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.456ns (20.434%)  route 1.776ns (79.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 26.450 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.776     9.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.707    26.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism              0.535    26.985    
                         clock uncertainty           -0.086    26.899    
    SLICE_X61Y133        FDCE (Recov_fdce_C_CLR)     -0.405    26.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         26.494    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                 17.222    

Slack (MET) :             17.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.456ns (20.434%)  route 1.776ns (79.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 26.450 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.776     9.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.707    26.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.535    26.985    
                         clock uncertainty           -0.086    26.899    
    SLICE_X61Y133        FDCE (Recov_fdce_C_CLR)     -0.405    26.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         26.494    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                 17.222    

Slack (MET) :             17.295ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.773ns (34.616%)  route 1.460ns (65.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.457ns = ( 26.457 - 20.000 ) 
    Source Clock Delay      (SCD):    7.052ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.906     7.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X66Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y142        FDRE (Prop_fdre_C_Q)         0.478     7.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     8.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X66Y142        LUT2 (Prop_lut2_I1_O)        0.295     8.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.607     9.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X66Y141        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.714    26.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y141        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.570    27.027    
                         clock uncertainty           -0.086    26.941    
    SLICE_X66Y141        FDPE (Recov_fdpe_C_PRE)     -0.361    26.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.580    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                 17.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.184     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.529     2.127    
    SLICE_X61Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.184     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.529     2.127    
    SLICE_X61Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.184     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.529     2.127    
    SLICE_X61Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.184     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.529     2.127    
    SLICE_X61Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.796%)  route 0.188ns (57.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.529     2.127    
    SLICE_X60Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.796%)  route 0.188ns (57.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.529     2.127    
    SLICE_X60Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.796%)  route 0.188ns (57.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.529     2.127    
    SLICE_X60Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.796%)  route 0.188ns (57.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.529     2.127    
    SLICE_X60Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.186%)  route 0.193ns (57.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X58Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.917     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X58Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.549     2.106    
    SLICE_X58Y125        FDCE (Remov_fdce_C_CLR)     -0.067     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.186%)  route 0.193ns (57.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X58Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.917     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X58Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.549     2.106    
    SLICE_X58Y125        FDCE (Remov_fdce_C_CLR)     -0.067     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.389    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_top_level_clk_wiz_0_1_1
  To Clock:  clk_out1_system_top_level_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.081ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.456ns (19.206%)  route 1.918ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 26.451 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.918     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.708    26.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.535    26.986    
                         clock uncertainty           -0.086    26.900    
    SLICE_X60Y134        FDCE (Recov_fdce_C_CLR)     -0.405    26.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         26.495    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 17.081    

Slack (MET) :             17.081ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.456ns (19.206%)  route 1.918ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 26.451 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.918     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.708    26.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism              0.535    26.986    
                         clock uncertainty           -0.086    26.900    
    SLICE_X60Y134        FDCE (Recov_fdce_C_CLR)     -0.405    26.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                         26.495    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 17.081    

Slack (MET) :             17.081ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.456ns (19.206%)  route 1.918ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 26.451 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.918     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.708    26.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.535    26.986    
                         clock uncertainty           -0.086    26.900    
    SLICE_X60Y134        FDCE (Recov_fdce_C_CLR)     -0.405    26.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         26.495    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 17.081    

Slack (MET) :             17.081ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.456ns (19.206%)  route 1.918ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 26.451 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.918     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.708    26.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.535    26.986    
                         clock uncertainty           -0.086    26.900    
    SLICE_X60Y134        FDCE (Recov_fdce_C_CLR)     -0.405    26.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         26.495    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 17.081    

Slack (MET) :             17.127ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.456ns (19.206%)  route 1.918ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 26.451 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.918     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y134        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.708    26.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y134        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.535    26.986    
                         clock uncertainty           -0.086    26.900    
    SLICE_X60Y134        FDPE (Recov_fdpe_C_PRE)     -0.359    26.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         26.541    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 17.127    

Slack (MET) :             17.218ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.456ns (20.395%)  route 1.780ns (79.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 26.450 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.780     9.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.707    26.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.535    26.985    
                         clock uncertainty           -0.086    26.899    
    SLICE_X60Y133        FDCE (Recov_fdce_C_CLR)     -0.405    26.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         26.494    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                 17.218    

Slack (MET) :             17.218ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.456ns (20.395%)  route 1.780ns (79.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 26.450 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.780     9.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.707    26.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.535    26.985    
                         clock uncertainty           -0.086    26.899    
    SLICE_X60Y133        FDCE (Recov_fdce_C_CLR)     -0.405    26.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         26.494    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                 17.218    

Slack (MET) :             17.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.456ns (20.434%)  route 1.776ns (79.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 26.450 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.776     9.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.707    26.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism              0.535    26.985    
                         clock uncertainty           -0.086    26.899    
    SLICE_X61Y133        FDCE (Recov_fdce_C_CLR)     -0.405    26.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         26.494    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                 17.222    

Slack (MET) :             17.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.456ns (20.434%)  route 1.776ns (79.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 26.450 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.776     9.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.707    26.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.535    26.985    
                         clock uncertainty           -0.086    26.899    
    SLICE_X61Y133        FDCE (Recov_fdce_C_CLR)     -0.405    26.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         26.494    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                 17.222    

Slack (MET) :             17.295ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.773ns (34.616%)  route 1.460ns (65.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.457ns = ( 26.457 - 20.000 ) 
    Source Clock Delay      (SCD):    7.052ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.906     7.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X66Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y142        FDRE (Prop_fdre_C_Q)         0.478     7.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     8.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X66Y142        LUT2 (Prop_lut2_I1_O)        0.295     8.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.607     9.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X66Y141        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.714    26.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y141        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.570    27.027    
                         clock uncertainty           -0.086    26.941    
    SLICE_X66Y141        FDPE (Recov_fdpe_C_PRE)     -0.361    26.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.580    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                 17.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.184     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.529     2.127    
                         clock uncertainty            0.086     2.213    
    SLICE_X61Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.184     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.529     2.127    
                         clock uncertainty            0.086     2.213    
    SLICE_X61Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.184     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.529     2.127    
                         clock uncertainty            0.086     2.213    
    SLICE_X61Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.184     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.529     2.127    
                         clock uncertainty            0.086     2.213    
    SLICE_X61Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.796%)  route 0.188ns (57.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.529     2.127    
                         clock uncertainty            0.086     2.213    
    SLICE_X60Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.796%)  route 0.188ns (57.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.529     2.127    
                         clock uncertainty            0.086     2.213    
    SLICE_X60Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.796%)  route 0.188ns (57.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.529     2.127    
                         clock uncertainty            0.086     2.213    
    SLICE_X60Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.796%)  route 0.188ns (57.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.529     2.127    
                         clock uncertainty            0.086     2.213    
    SLICE_X60Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.186%)  route 0.193ns (57.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X58Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.917     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X58Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.549     2.106    
                         clock uncertainty            0.086     2.192    
    SLICE_X58Y125        FDCE (Remov_fdce_C_CLR)     -0.067     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.186%)  route 0.193ns (57.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X58Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.917     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X58Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.549     2.106    
                         clock uncertainty            0.086     2.192    
    SLICE_X58Y125        FDCE (Remov_fdce_C_CLR)     -0.067     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.303    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_top_level_clk_wiz_0_1
  To Clock:  clk_out1_system_top_level_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       17.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.081ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.456ns (19.206%)  route 1.918ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 26.451 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.918     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.708    26.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.535    26.986    
                         clock uncertainty           -0.086    26.900    
    SLICE_X60Y134        FDCE (Recov_fdce_C_CLR)     -0.405    26.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         26.495    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 17.081    

Slack (MET) :             17.081ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.456ns (19.206%)  route 1.918ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 26.451 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.918     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.708    26.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism              0.535    26.986    
                         clock uncertainty           -0.086    26.900    
    SLICE_X60Y134        FDCE (Recov_fdce_C_CLR)     -0.405    26.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                         26.495    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 17.081    

Slack (MET) :             17.081ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.456ns (19.206%)  route 1.918ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 26.451 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.918     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.708    26.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.535    26.986    
                         clock uncertainty           -0.086    26.900    
    SLICE_X60Y134        FDCE (Recov_fdce_C_CLR)     -0.405    26.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         26.495    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 17.081    

Slack (MET) :             17.081ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.456ns (19.206%)  route 1.918ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 26.451 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.918     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.708    26.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.535    26.986    
                         clock uncertainty           -0.086    26.900    
    SLICE_X60Y134        FDCE (Recov_fdce_C_CLR)     -0.405    26.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         26.495    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 17.081    

Slack (MET) :             17.127ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.456ns (19.206%)  route 1.918ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 26.451 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.918     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y134        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.708    26.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y134        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.535    26.986    
                         clock uncertainty           -0.086    26.900    
    SLICE_X60Y134        FDPE (Recov_fdpe_C_PRE)     -0.359    26.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         26.541    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 17.127    

Slack (MET) :             17.218ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.456ns (20.395%)  route 1.780ns (79.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 26.450 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.780     9.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.707    26.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.535    26.985    
                         clock uncertainty           -0.086    26.899    
    SLICE_X60Y133        FDCE (Recov_fdce_C_CLR)     -0.405    26.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         26.494    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                 17.218    

Slack (MET) :             17.218ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.456ns (20.395%)  route 1.780ns (79.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 26.450 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.780     9.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.707    26.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.535    26.985    
                         clock uncertainty           -0.086    26.899    
    SLICE_X60Y133        FDCE (Recov_fdce_C_CLR)     -0.405    26.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         26.494    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                 17.218    

Slack (MET) :             17.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.456ns (20.434%)  route 1.776ns (79.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 26.450 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.776     9.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.707    26.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism              0.535    26.985    
                         clock uncertainty           -0.086    26.899    
    SLICE_X61Y133        FDCE (Recov_fdce_C_CLR)     -0.405    26.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         26.494    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                 17.222    

Slack (MET) :             17.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.456ns (20.434%)  route 1.776ns (79.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 26.450 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.776     9.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.707    26.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.535    26.985    
                         clock uncertainty           -0.086    26.899    
    SLICE_X61Y133        FDCE (Recov_fdce_C_CLR)     -0.405    26.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         26.494    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                 17.222    

Slack (MET) :             17.295ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.773ns (34.616%)  route 1.460ns (65.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.457ns = ( 26.457 - 20.000 ) 
    Source Clock Delay      (SCD):    7.052ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.906     7.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X66Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y142        FDRE (Prop_fdre_C_Q)         0.478     7.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     8.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X66Y142        LUT2 (Prop_lut2_I1_O)        0.295     8.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.607     9.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X66Y141        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.714    26.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y141        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.570    27.027    
                         clock uncertainty           -0.086    26.941    
    SLICE_X66Y141        FDPE (Recov_fdpe_C_PRE)     -0.361    26.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.580    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                 17.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.184     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.529     2.127    
                         clock uncertainty            0.086     2.213    
    SLICE_X61Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.184     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.529     2.127    
                         clock uncertainty            0.086     2.213    
    SLICE_X61Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.184     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.529     2.127    
                         clock uncertainty            0.086     2.213    
    SLICE_X61Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.184     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.529     2.127    
                         clock uncertainty            0.086     2.213    
    SLICE_X61Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.796%)  route 0.188ns (57.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.529     2.127    
                         clock uncertainty            0.086     2.213    
    SLICE_X60Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.796%)  route 0.188ns (57.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.529     2.127    
                         clock uncertainty            0.086     2.213    
    SLICE_X60Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.796%)  route 0.188ns (57.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.529     2.127    
                         clock uncertainty            0.086     2.213    
    SLICE_X60Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.796%)  route 0.188ns (57.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.529     2.127    
                         clock uncertainty            0.086     2.213    
    SLICE_X60Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.186%)  route 0.193ns (57.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X58Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.917     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X58Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.549     2.106    
                         clock uncertainty            0.086     2.192    
    SLICE_X58Y125        FDCE (Remov_fdce_C_CLR)     -0.067     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.186%)  route 0.193ns (57.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X58Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.917     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X58Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.549     2.106    
                         clock uncertainty            0.086     2.192    
    SLICE_X58Y125        FDCE (Remov_fdce_C_CLR)     -0.067     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.303    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_top_level_clk_wiz_0_1_1
  To Clock:  clk_out1_system_top_level_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       17.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.456ns (19.206%)  route 1.918ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 26.451 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.918     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.708    26.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.535    26.986    
                         clock uncertainty           -0.084    26.901    
    SLICE_X60Y134        FDCE (Recov_fdce_C_CLR)     -0.405    26.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         26.496    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 17.082    

Slack (MET) :             17.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.456ns (19.206%)  route 1.918ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 26.451 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.918     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.708    26.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism              0.535    26.986    
                         clock uncertainty           -0.084    26.901    
    SLICE_X60Y134        FDCE (Recov_fdce_C_CLR)     -0.405    26.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                         26.496    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 17.082    

Slack (MET) :             17.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.456ns (19.206%)  route 1.918ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 26.451 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.918     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.708    26.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.535    26.986    
                         clock uncertainty           -0.084    26.901    
    SLICE_X60Y134        FDCE (Recov_fdce_C_CLR)     -0.405    26.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         26.496    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 17.082    

Slack (MET) :             17.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.456ns (19.206%)  route 1.918ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 26.451 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.918     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y134        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.708    26.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.535    26.986    
                         clock uncertainty           -0.084    26.901    
    SLICE_X60Y134        FDCE (Recov_fdce_C_CLR)     -0.405    26.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         26.496    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 17.082    

Slack (MET) :             17.128ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.456ns (19.206%)  route 1.918ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 26.451 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.918     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y134        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.708    26.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y134        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.535    26.986    
                         clock uncertainty           -0.084    26.901    
    SLICE_X60Y134        FDPE (Recov_fdpe_C_PRE)     -0.359    26.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         26.542    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 17.128    

Slack (MET) :             17.220ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.456ns (20.395%)  route 1.780ns (79.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 26.450 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.780     9.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.707    26.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.535    26.985    
                         clock uncertainty           -0.084    26.900    
    SLICE_X60Y133        FDCE (Recov_fdce_C_CLR)     -0.405    26.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         26.495    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                 17.220    

Slack (MET) :             17.220ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.456ns (20.395%)  route 1.780ns (79.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 26.450 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.780     9.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X60Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.707    26.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.535    26.985    
                         clock uncertainty           -0.084    26.900    
    SLICE_X60Y133        FDCE (Recov_fdce_C_CLR)     -0.405    26.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         26.495    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                 17.220    

Slack (MET) :             17.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.456ns (20.434%)  route 1.776ns (79.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 26.450 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.776     9.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.707    26.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism              0.535    26.985    
                         clock uncertainty           -0.084    26.900    
    SLICE_X61Y133        FDCE (Recov_fdce_C_CLR)     -0.405    26.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         26.495    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                 17.224    

Slack (MET) :             17.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.456ns (20.434%)  route 1.776ns (79.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 26.450 - 20.000 ) 
    Source Clock Delay      (SCD):    7.040ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.894     7.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.456     7.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.776     9.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.707    26.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.535    26.985    
                         clock uncertainty           -0.084    26.900    
    SLICE_X61Y133        FDCE (Recov_fdce_C_CLR)     -0.405    26.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         26.495    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                 17.224    

Slack (MET) :             17.296ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@20.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.773ns (34.616%)  route 1.460ns (65.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.457ns = ( 26.457 - 20.000 ) 
    Source Clock Delay      (SCD):    7.052ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.845 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200     5.045    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     5.146 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.906     7.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X66Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y142        FDRE (Prop_fdre_C_Q)         0.478     7.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     8.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X66Y142        LUT2 (Prop_lut2_I1_O)        0.295     8.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.607     9.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X66Y141        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000    20.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.644 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007    24.651    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.742 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        1.714    26.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y141        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.570    27.027    
                         clock uncertainty           -0.084    26.942    
    SLICE_X66Y141        FDPE (Recov_fdpe_C_PRE)     -0.361    26.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.581    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                 17.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.184     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.529     2.127    
    SLICE_X61Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.184     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.529     2.127    
    SLICE_X61Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.184     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.529     2.127    
    SLICE_X61Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.184     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.529     2.127    
    SLICE_X61Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.796%)  route 0.188ns (57.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.529     2.127    
    SLICE_X60Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.796%)  route 0.188ns (57.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.529     2.127    
    SLICE_X60Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.796%)  route 0.188ns (57.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.529     2.127    
    SLICE_X60Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.796%)  route 0.188ns (57.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.918     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.529     2.127    
    SLICE_X60Y125        FDCE (Remov_fdce_C_CLR)     -0.092     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.186%)  route 0.193ns (57.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X58Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.917     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X58Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.549     2.106    
    SLICE_X58Y125        FDCE (Remov_fdce_C_CLR)     -0.067     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_level_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns - clk_out1_system_top_level_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.186%)  route 0.193ns (57.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711     1.420    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.446 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.647     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y126        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDPE (Prop_fdpe_C_Q)         0.141     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.193     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X58Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_level_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  pin_clk125mhz (IN)
                         net (fo=0)                   0.000     0.000    system_top_level_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_top_level_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_top_level_i/clk_wiz_0/inst/clk_in1_system_top_level_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.940 r  system_top_level_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768     1.708    system_top_level_i/clk_wiz_0/inst/clk_out1_system_top_level_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.737 r  system_top_level_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5225, routed)        0.917     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X58Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.549     2.106    
    SLICE_X58Y125        FDCE (Remov_fdce_C_CLR)     -0.067     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.389    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.703ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.938ns (24.743%)  route 2.853ns (75.257%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 36.794 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDRE (Prop_fdre_C_Q)         0.456     4.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.061     6.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X59Y136        LUT4 (Prop_lut4_I2_O)        0.150     6.981 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.281     7.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X59Y136        LUT1 (Prop_lut1_I0_O)        0.332     7.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.511     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.709    36.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.454    37.248    
                         clock uncertainty           -0.035    37.213    
    SLICE_X56Y136        FDCE (Recov_fdce_C_CLR)     -0.405    36.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.808    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                 28.703    

Slack (MET) :             28.703ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.938ns (24.743%)  route 2.853ns (75.257%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 36.794 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDRE (Prop_fdre_C_Q)         0.456     4.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.061     6.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X59Y136        LUT4 (Prop_lut4_I2_O)        0.150     6.981 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.281     7.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X59Y136        LUT1 (Prop_lut1_I0_O)        0.332     7.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.511     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.709    36.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.454    37.248    
                         clock uncertainty           -0.035    37.213    
    SLICE_X56Y136        FDCE (Recov_fdce_C_CLR)     -0.405    36.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.808    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                 28.703    

Slack (MET) :             28.703ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.938ns (24.743%)  route 2.853ns (75.257%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 36.794 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDRE (Prop_fdre_C_Q)         0.456     4.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.061     6.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X59Y136        LUT4 (Prop_lut4_I2_O)        0.150     6.981 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.281     7.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X59Y136        LUT1 (Prop_lut1_I0_O)        0.332     7.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.511     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.709    36.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.454    37.248    
                         clock uncertainty           -0.035    37.213    
    SLICE_X56Y136        FDCE (Recov_fdce_C_CLR)     -0.405    36.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.808    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                 28.703    

Slack (MET) :             28.703ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.938ns (24.743%)  route 2.853ns (75.257%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 36.794 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDRE (Prop_fdre_C_Q)         0.456     4.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.061     6.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X59Y136        LUT4 (Prop_lut4_I2_O)        0.150     6.981 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.281     7.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X59Y136        LUT1 (Prop_lut1_I0_O)        0.332     7.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.511     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.709    36.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.454    37.248    
                         clock uncertainty           -0.035    37.213    
    SLICE_X56Y136        FDCE (Recov_fdce_C_CLR)     -0.405    36.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.808    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                 28.703    

Slack (MET) :             28.703ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.938ns (24.743%)  route 2.853ns (75.257%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 36.794 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDRE (Prop_fdre_C_Q)         0.456     4.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.061     6.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X59Y136        LUT4 (Prop_lut4_I2_O)        0.150     6.981 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.281     7.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X59Y136        LUT1 (Prop_lut1_I0_O)        0.332     7.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.511     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.709    36.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.454    37.248    
                         clock uncertainty           -0.035    37.213    
    SLICE_X56Y136        FDCE (Recov_fdce_C_CLR)     -0.405    36.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.808    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                 28.703    

Slack (MET) :             28.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.938ns (24.772%)  route 2.849ns (75.228%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 36.794 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDRE (Prop_fdre_C_Q)         0.456     4.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.061     6.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X59Y136        LUT4 (Prop_lut4_I2_O)        0.150     6.981 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.281     7.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X59Y136        LUT1 (Prop_lut1_I0_O)        0.332     7.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     8.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X57Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.709    36.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.454    37.248    
                         clock uncertainty           -0.035    37.213    
    SLICE_X57Y136        FDCE (Recov_fdce_C_CLR)     -0.405    36.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.808    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                 28.707    

Slack (MET) :             28.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.938ns (24.772%)  route 2.849ns (75.228%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 36.794 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDRE (Prop_fdre_C_Q)         0.456     4.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.061     6.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X59Y136        LUT4 (Prop_lut4_I2_O)        0.150     6.981 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.281     7.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X59Y136        LUT1 (Prop_lut1_I0_O)        0.332     7.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     8.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X57Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.709    36.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.454    37.248    
                         clock uncertainty           -0.035    37.213    
    SLICE_X57Y136        FDCE (Recov_fdce_C_CLR)     -0.405    36.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.808    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                 28.707    

Slack (MET) :             28.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.938ns (24.772%)  route 2.849ns (75.228%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 36.794 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDRE (Prop_fdre_C_Q)         0.456     4.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.061     6.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X59Y136        LUT4 (Prop_lut4_I2_O)        0.150     6.981 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.281     7.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X59Y136        LUT1 (Prop_lut1_I0_O)        0.332     7.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     8.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X57Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.709    36.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.454    37.248    
                         clock uncertainty           -0.035    37.213    
    SLICE_X57Y136        FDCE (Recov_fdce_C_CLR)     -0.405    36.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.808    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                 28.707    

Slack (MET) :             28.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.938ns (24.772%)  route 2.849ns (75.228%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 36.794 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDRE (Prop_fdre_C_Q)         0.456     4.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.061     6.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X59Y136        LUT4 (Prop_lut4_I2_O)        0.150     6.981 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.281     7.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X59Y136        LUT1 (Prop_lut1_I0_O)        0.332     7.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     8.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X57Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.709    36.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.454    37.248    
                         clock uncertainty           -0.035    37.213    
    SLICE_X57Y136        FDCE (Recov_fdce_C_CLR)     -0.405    36.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.808    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                 28.707    

Slack (MET) :             28.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.938ns (24.772%)  route 2.849ns (75.228%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 36.794 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.907     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y138        FDRE (Prop_fdre_C_Q)         0.456     4.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          2.061     6.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X59Y136        LUT4 (Prop_lut4_I2_O)        0.150     6.981 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.281     7.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X59Y136        LUT1 (Prop_lut1_I0_O)        0.332     7.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     8.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X57Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.709    36.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X57Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.454    37.248    
                         clock uncertainty           -0.035    37.213    
    SLICE_X57Y136        FDCE (Recov_fdce_C_CLR)     -0.405    36.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.808    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                 28.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.261%)  route 0.134ns (48.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.666     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.141     1.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X87Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.940     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.373     1.756    
    SLICE_X87Y142        FDCE (Remov_fdce_C_CLR)     -0.092     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.261%)  route 0.134ns (48.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.666     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.141     1.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X87Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.940     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.373     1.756    
    SLICE_X87Y142        FDCE (Remov_fdce_C_CLR)     -0.092     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.261%)  route 0.134ns (48.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.666     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.141     1.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X87Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.940     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.373     1.756    
    SLICE_X87Y142        FDCE (Remov_fdce_C_CLR)     -0.092     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.261%)  route 0.134ns (48.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.666     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.141     1.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X87Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.940     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.373     1.756    
    SLICE_X87Y142        FDCE (Remov_fdce_C_CLR)     -0.092     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.261%)  route 0.134ns (48.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.666     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.141     1.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X87Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.940     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.373     1.756    
    SLICE_X87Y142        FDCE (Remov_fdce_C_CLR)     -0.092     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.261%)  route 0.134ns (48.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.666     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.141     1.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X87Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.940     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.373     1.756    
    SLICE_X87Y142        FDCE (Remov_fdce_C_CLR)     -0.092     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.261%)  route 0.134ns (48.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.666     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.141     1.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X87Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.940     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.373     1.756    
    SLICE_X87Y142        FDCE (Remov_fdce_C_CLR)     -0.092     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.865%)  route 0.188ns (57.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.666     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.141     1.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     2.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.940     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.373     1.756    
    SLICE_X86Y141        FDCE (Remov_fdce_C_CLR)     -0.067     1.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.865%)  route 0.188ns (57.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.666     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.141     1.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     2.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.940     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.373     1.756    
    SLICE_X86Y141        FDCE (Remov_fdce_C_CLR)     -0.067     1.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.865%)  route 0.188ns (57.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.666     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.141     1.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     2.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.940     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.373     1.756    
    SLICE_X86Y141        FDCE (Remov_fdce_C_CLR)     -0.067     1.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.360    





