

================================================================
== Vivado HLS Report for 'pix_subtract'
================================================================
* Date:           Tue Jan 23 17:36:58 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_axi
* Solution:       KCU035
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.00|     1.534|        0.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10246|  10246|  10246|  10246|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  10244|  10244|         6|          1|          1|  10240|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     342|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |       64|      -|      96|       0|
|Multiplexer      |        -|      -|       -|     129|
|Register         |        0|      -|    1142|       3|
+-----------------+---------+-------+--------+--------+
|Total            |       64|      0|    1238|     474|
+-----------------+---------+-------+--------+--------+
|Available        |     1080|   1700|  406256|  203128|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        5|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+----+----+-------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF | LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+----+----+-------+-----+------+-------------+
    |buf_V_0_U  |pix_subtract_buf_V_0  |        8|  12|   0|  10240|   12|     1|       122880|
    |buf_V_1_U  |pix_subtract_buf_V_0  |        8|  12|   0|  10240|   12|     1|       122880|
    |buf_V_2_U  |pix_subtract_buf_V_0  |        8|  12|   0|  10240|   12|     1|       122880|
    |buf_V_3_U  |pix_subtract_buf_V_0  |        8|  12|   0|  10240|   12|     1|       122880|
    |buf_V_4_U  |pix_subtract_buf_V_0  |        8|  12|   0|  10240|   12|     1|       122880|
    |buf_V_5_U  |pix_subtract_buf_V_0  |        8|  12|   0|  10240|   12|     1|       122880|
    |buf_V_6_U  |pix_subtract_buf_V_0  |        8|  12|   0|  10240|   12|     1|       122880|
    |buf_V_7_U  |pix_subtract_buf_V_0  |        8|  12|   0|  10240|   12|     1|       122880|
    +-----------+----------------------+---------+----+----+-------+-----+------+-------------+
    |Total      |                      |       64|  96|   0|  81920|   96|     8|       983040|
    +-----------+----------------------+---------+----+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_416_p2                     |     +    |      0|  0|  21|          14|           1|
    |ret_V_9_1_fu_580_p2               |     -    |      0|  0|  24|          17|          17|
    |ret_V_9_2_fu_614_p2               |     -    |      0|  0|  24|          17|          17|
    |ret_V_9_3_fu_648_p2               |     -    |      0|  0|  24|          17|          17|
    |ret_V_9_4_fu_682_p2               |     -    |      0|  0|  24|          17|          17|
    |ret_V_9_5_fu_716_p2               |     -    |      0|  0|  24|          17|          17|
    |ret_V_9_6_fu_750_p2               |     -    |      0|  0|  24|          17|          17|
    |ret_V_9_7_fu_784_p2               |     -    |      0|  0|  24|          17|          17|
    |ret_V_9_fu_546_p2                 |     -    |      0|  0|  24|          17|          17|
    |StreamIn_V_Data_V0_status         |    and   |      0|  0|   2|           1|           1|
    |StreamOut_V_Data_V1_status        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter5  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_329                  |    and   |      0|  0|   2|           1|           1|
    |tmp_s_fu_410_p2                   |   icmp   |      0|  0|  13|          14|          14|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_11_fu_872_p3                  |  select  |      0|  0|  12|           1|           1|
    |tmp_1_fu_842_p3                   |  select  |      0|  0|  12|           1|           1|
    |tmp_2_fu_832_p3                   |  select  |      0|  0|  12|           1|           1|
    |tmp_3_fu_852_p3                   |  select  |      0|  0|  12|           1|           1|
    |tmp_5_fu_802_p3                   |  select  |      0|  0|  12|           1|           1|
    |tmp_6_fu_862_p3                   |  select  |      0|  0|  12|           1|           1|
    |tmp_7_fu_812_p3                   |  select  |      0|  0|  12|           1|           1|
    |tmp_9_fu_822_p3                   |  select  |      0|  0|  12|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |tmp_4_fu_902_p2                   |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 342|         183|         171|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |StreamIn_V_Data_V_blk_n                    |   9|          2|    1|          2|
    |StreamIn_V_User_V_blk_n                    |   9|          2|    1|          2|
    |StreamOut_V_Data_V_blk_n                   |   9|          2|    1|          2|
    |StreamOut_V_User_V_blk_n                   |   9|          2|    1|          2|
    |ap_NS_fsm                                  |  21|          4|    1|          4|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                    |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_388_p4                 |   9|          2|   14|         28|
    |ap_phi_reg_pp0_iter2_tmp_Data_V_4_reg_396  |   9|          2|  128|        256|
    |ap_phi_reg_pp0_iter5_tmp_Data_V_4_reg_396  |   9|          2|  128|        256|
    |i_reg_384                                  |   9|          2|   14|         28|
    |real_start                                 |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 129|         28|  293|        588|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                  |    3|   0|    3|          0|
    |ap_done_reg                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_Data_V_4_reg_396  |  128|   0|  128|          0|
    |ap_phi_reg_pp0_iter2_tmp_Data_V_4_reg_396  |  128|   0|  128|          0|
    |ap_phi_reg_pp0_iter3_tmp_Data_V_4_reg_396  |  128|   0|  128|          0|
    |ap_phi_reg_pp0_iter4_tmp_Data_V_4_reg_396  |  128|   0|  128|          0|
    |ap_phi_reg_pp0_iter5_tmp_Data_V_4_reg_396  |  128|   0|  128|          0|
    |arbitrator                                 |    1|   0|    1|          0|
    |arbitrator_load_reg_913                    |    1|   0|    1|          0|
    |buf_V_0_load_reg_985                       |   12|   0|   12|          0|
    |buf_V_1_load_reg_990                       |   12|   0|   12|          0|
    |buf_V_2_load_reg_995                       |   12|   0|   12|          0|
    |buf_V_3_load_reg_1000                      |   12|   0|   12|          0|
    |buf_V_4_load_reg_1005                      |   12|   0|   12|          0|
    |buf_V_5_load_reg_1010                      |   12|   0|   12|          0|
    |buf_V_6_load_reg_1015                      |   12|   0|   12|          0|
    |buf_V_7_load_reg_1020                      |   12|   0|   12|          0|
    |i_2_reg_922                                |   14|   0|   14|          0|
    |i_reg_384                                  |   14|   0|   14|          0|
    |start_once_reg                             |    1|   0|    1|          0|
    |tmp_10_reg_1025                            |    1|   0|    1|          0|
    |tmp_12_reg_1030                            |   12|   0|   12|          0|
    |tmp_14_reg_1035                            |    1|   0|    1|          0|
    |tmp_16_reg_1040                            |   12|   0|   12|          0|
    |tmp_19_reg_1045                            |    1|   0|    1|          0|
    |tmp_20_reg_1050                            |   12|   0|   12|          0|
    |tmp_21_reg_1055                            |    1|   0|    1|          0|
    |tmp_22_reg_1060                            |   12|   0|   12|          0|
    |tmp_23_reg_1065                            |    1|   0|    1|          0|
    |tmp_24_reg_1070                            |   12|   0|   12|          0|
    |tmp_25_reg_1075                            |    1|   0|    1|          0|
    |tmp_26_reg_1080                            |   12|   0|   12|          0|
    |tmp_27_reg_1085                            |    1|   0|    1|          0|
    |tmp_28_reg_1090                            |   12|   0|   12|          0|
    |tmp_29_reg_1095                            |    1|   0|    1|          0|
    |tmp_30_reg_1100                            |   12|   0|   12|          0|
    |tmp_Data_V_reg_967                         |  128|   0|  128|          0|
    |tmp_Data_V_reg_967_pp0_iter2_reg           |  128|   0|  128|          0|
    |tmp_User_V_reg_980                         |    4|   0|    4|          0|
    |tmp_s_reg_918                              |    1|   0|    1|          0|
    |tmp_User_V_reg_980                         |    0|   2|    4|          0|
    |tmp_s_reg_918                              |    0|   1|    1|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      | 1142|   3| 1147|          0|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    pix_subtract    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    pix_subtract    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    pix_subtract    | return value |
|start_full_n               |  in |    1| ap_ctrl_hs |    pix_subtract    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    pix_subtract    | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |    pix_subtract    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    pix_subtract    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    pix_subtract    | return value |
|start_out                  | out |    1| ap_ctrl_hs |    pix_subtract    | return value |
|start_write                | out |    1| ap_ctrl_hs |    pix_subtract    | return value |
|StreamIn_V_Data_V_dout     |  in |  128|   ap_fifo  |  StreamIn_V_Data_V |    pointer   |
|StreamIn_V_Data_V_empty_n  |  in |    1|   ap_fifo  |  StreamIn_V_Data_V |    pointer   |
|StreamIn_V_Data_V_read     | out |    1|   ap_fifo  |  StreamIn_V_Data_V |    pointer   |
|StreamIn_V_User_V_dout     |  in |    4|   ap_fifo  |  StreamIn_V_User_V |    pointer   |
|StreamIn_V_User_V_empty_n  |  in |    1|   ap_fifo  |  StreamIn_V_User_V |    pointer   |
|StreamIn_V_User_V_read     | out |    1|   ap_fifo  |  StreamIn_V_User_V |    pointer   |
|StreamOut_V_Data_V_din     | out |  128|   ap_fifo  | StreamOut_V_Data_V |    pointer   |
|StreamOut_V_Data_V_full_n  |  in |    1|   ap_fifo  | StreamOut_V_Data_V |    pointer   |
|StreamOut_V_Data_V_write   | out |    1|   ap_fifo  | StreamOut_V_Data_V |    pointer   |
|StreamOut_V_User_V_din     | out |    4|   ap_fifo  | StreamOut_V_User_V |    pointer   |
|StreamOut_V_User_V_full_n  |  in |    1|   ap_fifo  | StreamOut_V_User_V |    pointer   |
|StreamOut_V_User_V_write   | out |    1|   ap_fifo  | StreamOut_V_User_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

