zynq_bd_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/zynq_bd/ip/zynq_bd_processing_system7_0_0/sim/zynq_bd_processing_system7_0_0.v,incdir="../../../../axi_dip2led.gen/sources_1/bd/zynq_bd/ipshared/ec67/hdl"incdir="../../../../axi_dip2led.gen/sources_1/bd/zynq_bd/ipshared/b28c/hdl"incdir="../../../../axi_dip2led.gen/sources_1/bd/zynq_bd/ipshared/ec67/hdl"incdir="../../../../axi_dip2led.gen/sources_1/bd/zynq_bd/ipshared/b28c/hdl"
zynq_bd_myip_slave_lite_v1_0_0_0.v,verilog,xil_defaultlib,../../../bd/zynq_bd/ip/zynq_bd_myip_slave_lite_v1_0_0_0/sim/zynq_bd_myip_slave_lite_v1_0_0_0.v,incdir="../../../../axi_dip2led.gen/sources_1/bd/zynq_bd/ipshared/ec67/hdl"incdir="../../../../axi_dip2led.gen/sources_1/bd/zynq_bd/ipshared/b28c/hdl"incdir="../../../../axi_dip2led.gen/sources_1/bd/zynq_bd/ipshared/ec67/hdl"incdir="../../../../axi_dip2led.gen/sources_1/bd/zynq_bd/ipshared/b28c/hdl"
zynq_bd_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/zynq_bd/ip/zynq_bd_rst_ps7_0_50M_0/sim/zynq_bd_rst_ps7_0_50M_0.vhd,incdir="../../../../axi_dip2led.gen/sources_1/bd/zynq_bd/ipshared/ec67/hdl"incdir="../../../../axi_dip2led.gen/sources_1/bd/zynq_bd/ipshared/b28c/hdl"incdir="../../../../axi_dip2led.gen/sources_1/bd/zynq_bd/ipshared/ec67/hdl"incdir="../../../../axi_dip2led.gen/sources_1/bd/zynq_bd/ipshared/b28c/hdl"
zynq_bd_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/zynq_bd/ip/zynq_bd_auto_pc_0/sim/zynq_bd_auto_pc_0.v,incdir="../../../../axi_dip2led.gen/sources_1/bd/zynq_bd/ipshared/ec67/hdl"incdir="../../../../axi_dip2led.gen/sources_1/bd/zynq_bd/ipshared/b28c/hdl"incdir="../../../../axi_dip2led.gen/sources_1/bd/zynq_bd/ipshared/ec67/hdl"incdir="../../../../axi_dip2led.gen/sources_1/bd/zynq_bd/ipshared/b28c/hdl"
zynq_bd.v,verilog,xil_defaultlib,../../../bd/zynq_bd/sim/zynq_bd.v,incdir="../../../../axi_dip2led.gen/sources_1/bd/zynq_bd/ipshared/ec67/hdl"incdir="../../../../axi_dip2led.gen/sources_1/bd/zynq_bd/ipshared/b28c/hdl"incdir="../../../../axi_dip2led.gen/sources_1/bd/zynq_bd/ipshared/ec67/hdl"incdir="../../../../axi_dip2led.gen/sources_1/bd/zynq_bd/ipshared/b28c/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
