m255
K3
13
cModel Technology
Z0 dE:\altera\13.0sp1
vALU
Z1 !s100 ^D3Dn>LAARTcJXOXL2MEd2
Z2 IYW62CSSC[MX<;:I4]Kmef2
Z3 VI_gDSYLPzgYPYa2EVEJgX1
Z4 dD:\term8\Computer Architecture Lab\Arm-Architecture\Modelsim
Z5 w1650401299
Z6 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v
Z7 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v
L0 1
Z8 OV;L;10.1d;51
r1
31
Z9 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v|
Z10 o-work work -O0
Z11 n@a@l@u
Z12 !s108 1650964351.494000
Z13 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v|
!i10b 1
!s85 0
!s101 -O0
vARM
Z14 !s100 5i=cBRe3ad55JWYK=LnD71
Z15 IWg0oE?0M53O^JkDTB@1<I1
Z16 V?2[cB>lk90YLKN3jbUCQl1
R4
Z17 w1650446987
Z18 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v
Z19 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v
L0 1
R8
r1
31
Z20 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v|
R10
Z21 n@a@r@m
Z22 !s108 1650964351.537000
Z23 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v|
!i10b 1
!s85 0
!s101 -O0
vARM_TB
Z24 !s100 GS_4@VJMAlF8z3FR[Z4IS2
Z25 IFZ?4:n][>O@Q:^oF>;oK71
Z26 VW1O7gz;3oHcUET<1lb:JA0
R4
Z27 w1650443233
Z28 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Test_Bench.v
Z29 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Test_Bench.v
L0 1
R8
r1
31
Z30 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Test_Bench.v|
R10
Z31 n@a@r@m_@t@b
Z32 !s108 1650964352.224000
Z33 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Test_Bench.v|
!i10b 1
!s85 0
!s101 -O0
vConditionCheck
Z34 !s100 0ILWBLbTI?[@jT_F`PViJ3
Z35 Ie[PW]RdA9<:hXZ;OQjTJI2
Z36 VG0EXHzk^cbH_AMRlQPDR42
R4
Z37 w1650963266
Z38 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v
Z39 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v
L0 1
R8
r1
31
Z40 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v|
R10
Z41 n@condition@check
Z42 !s108 1650964351.581000
Z43 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v|
!i10b 1
!s85 0
!s101 -O0
vControlUnit
Z44 !s100 GTaOU37PnR:Ob:6@@B3=<0
Z45 I<7DK`N:ISVazVHBN444E<3
Z46 VO58Lzi;;[h>f;Y_UXMnKD2
R4
Z47 w1650964038
Z48 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v
Z49 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v
L0 1
R8
r1
31
Z50 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v|
R10
Z51 n@control@unit
Z52 !s108 1650964351.624000
Z53 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v|
!i10b 1
!s85 0
!s101 -O0
vEXE_Stage
Z54 !s100 _c[WCKUlIE?L<zWVkojPN2
Z55 I_[5kROES9KSNM[dh5Ca1?3
Z56 V^YHUAZ94zb0U[PNUOS34F1
R4
Z57 w1650961728
Z58 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v
Z59 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v
L0 1
R8
r1
31
Z60 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v|
R10
Z61 n@e@x@e_@stage
Z62 !s108 1650964351.663000
Z63 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v|
!i10b 1
!s85 0
!s101 -O0
vEXE_Stage_Reg
Z64 !s100 0fV2@oQ7G:HQ:4LaZKf]F2
Z65 I;nE@O3;0Yl9_DiY6CYS6S1
Z66 VU>EgFe_8IT<2?KkQUJnJP1
R4
Z67 w1650442992
Z68 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v
Z69 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v
L0 1
R8
r1
31
Z70 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v|
R10
Z71 n@e@x@e_@stage_@reg
Z72 !s108 1650964351.704000
Z73 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v|
!i10b 1
!s85 0
!s101 -O0
vHazard_Detection_Unit
Z74 !s100 4ghm]2P8e]LTc0aM]Vlh^3
Z75 IhB@K;818FMIeFi9@^DSBE1
Z76 Vzle91gV[o3d@ZJ>T`@>Ka1
R4
Z77 w1650382173
Z78 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v
Z79 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v
L0 1
R8
r1
31
Z80 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v|
R10
Z81 n@hazard_@detection_@unit
Z82 !s108 1650964351.745000
Z83 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v|
!i10b 1
!s85 0
!s101 -O0
vID_Stage
Z84 !s100 Vo?23joobC98^fkN0czoX1
Z85 IO4LJhOCZmZVWLXDjZzkWk0
Z86 VNUzho6Icia7eB=3]AKTIg0
R4
Z87 w1650957418
Z88 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v
Z89 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v
L0 1
R8
r1
31
Z90 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v|
R10
Z91 n@i@d_@stage
Z92 !s108 1650964351.779000
Z93 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v|
!i10b 1
!s85 0
!s101 -O0
vID_Stage_Reg
Z94 !s100 @>NOge02<c7il:7gIcIC93
Z95 IEV>BUdmaQ3F]oBPFT^IQ`3
Z96 VJb?;nf9jM?:X5e<OT7@DE1
R4
Z97 w1650957039
Z98 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v
Z99 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v
L0 1
R8
r1
31
Z100 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v|
R10
Z101 n@i@d_@stage_@reg
Z102 !s108 1650964351.816000
Z103 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v|
!i10b 1
!s85 0
!s101 -O0
vIF_Stage
Z104 !s100 N]Ez48<Y1mRj6666]b]8g0
Z105 Ib6OX_6_0f]IjVUPLiZ9fz0
Z106 VCNhX:IY17]AEC8H2hL7TQ0
R4
R77
Z107 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v
Z108 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v
L0 1
R8
r1
31
Z109 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v|
R10
Z110 n@i@f_@stage
Z111 !s108 1650964351.850000
Z112 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v|
!i10b 1
!s85 0
!s101 -O0
vIF_Stage_Reg
Z113 !s100 QTjT0z7:726;;VNON=RVk3
Z114 Ibn0mR@T>43_>QkF6?[zh`2
Z115 V?<R3VBk[>A:7D_bH?JOH]1
R4
R77
Z116 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v
Z117 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v
L0 1
R8
r1
31
Z118 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v|
R10
Z119 n@i@f_@stage_@reg
Z120 !s108 1650964351.886000
Z121 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v|
!i10b 1
!s85 0
!s101 -O0
vInstMemory
Z122 !s100 8SgaK0P4>C5QC1zlGIP^l3
Z123 I]b>861mZ;H:G@[J1M5<1;1
Z124 VAD?<[gIeDM9G=Xj:aVTX30
R4
Z125 w1650963446
Z126 8D:\term8\Computer Architecture Lab\Arm-Architecture\Codes\InstMemory.v
Z127 FD:\term8\Computer Architecture Lab\Arm-Architecture\Codes\InstMemory.v
L0 1
R8
r1
31
Z128 !s90 -reportprogress|300|-work|work|D:\term8\Computer Architecture Lab\Arm-Architecture\Codes\InstMemory.v|
R10
Z129 n@inst@memory
Z130 !s108 1650964351.925000
Z131 !s107 D:\term8\Computer Architecture Lab\Arm-Architecture\Codes\InstMemory.v|
!i10b 1
!s85 0
!s101 -O0
vMEM_Stage_Reg
Z132 !s100 NEVaRUHPQfToB2CAPBh3=0
Z133 I5dEbj7>Bo48TFMegd_^@_3
Z134 V?znfL2C=J;?TLSAl2UCfU0
R4
R77
Z135 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v
Z136 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v
L0 1
R8
r1
31
Z137 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v|
R10
Z138 n@m@e@m_@stage_@reg
Z139 !s108 1650964351.973000
Z140 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v|
!i10b 1
!s85 0
!s101 -O0
vMemory
Z141 !s100 l0]h=Gg`jThUGcz?CA9mC2
Z142 IkA2j^lVbBmI]=[TjV6HgT1
Z143 V^]cY`Q9>jgBYN_oHQ4]jE3
R4
Z144 w1650956251
Z145 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Memory.v
Z146 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Memory.v
L0 1
R8
r1
31
Z147 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Memory.v|
R10
Z148 n@memory
Z149 !s108 1650964352.013000
Z150 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Memory.v|
!i10b 1
!s85 0
!s101 -O0
vMux2to1
Z151 !s100 HWLJo?AfaZ6W_?:ZJAj9_3
Z152 ImW>L@70i_1^g81FTL0HXl3
Z153 VNMBP<i<fd^d>0RhlVPX;k0
R4
R77
Z154 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v
Z155 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v
L0 1
R8
r1
31
Z156 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v|
R10
Z157 n@mux2to1
Z158 !s108 1650964352.060000
Z159 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v|
!i10b 1
!s85 0
!s101 -O0
vRegister
Z160 !s100 iNfh=[[BmoRNeJ6WYlhUO3
Z161 IPni9b:odoMf5[IYZ88Ti62
Z162 V=]j620MQ55LDKEC2KlzYg1
R4
Z163 w1649839336
Z164 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v
Z165 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v
L0 1
R8
r1
31
Z166 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v|
R10
Z167 n@register
Z168 !s108 1650964352.100000
Z169 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v|
!i10b 1
!s85 0
!s101 -O0
vRegisterFile
Z170 !s100 Ma@=j^4C`DS6884I<FN^02
Z171 IQBf:zY;PVkm;P]>_eUdQh3
Z172 V;674JLAzGGE`EjS[3mCiQ3
R4
Z173 w1650443962
Z174 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v
Z175 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v
L0 1
R8
r1
31
Z176 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v|
R10
Z177 n@register@file
Z178 !s108 1650964352.146000
Z179 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v|
!i10b 1
!s85 0
!s101 -O0
vtest
Z180 !s100 UNaM]gh]:AVHC@B>cT[d52
Z181 I42o^4gkcKFKmO^0ISA5BS3
Z182 VoSlVgO:RK5V<iQIMfK?WW2
R4
Z183 w1650447201
Z184 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/test.v
Z185 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/test.v
L0 48
R8
r1
31
Z186 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/test.v|
R10
Z187 !s108 1650964352.188000
Z188 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/test.v|
!i10b 1
!s85 0
!s101 -O0
vVal2_Generator
!i10b 1
Z189 !s100 LY[IPi0D>^WNMVG:`jWXP3
Z190 I1BjK@Vf?8<OV;YIH39]lB2
Z191 V@]iacdc5JCH_DKof<WVFM1
R4
Z192 w1650961550
Z193 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v
Z194 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v
L0 1
R8
r1
!s85 0
31
!s108 1650964352.301000
!s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v|
Z195 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v|
!s101 -O0
R10
Z196 n@val2_@generator
vWB_Stage
Z197 !s100 O^=BjC7868b5A8EUTmDWP2
Z198 IC=i]fl?=l0R]Um=9M<MEQ1
Z199 V8Hj1jo2S`dAK^`GNidXch1
R4
R77
Z200 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v
Z201 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v
L0 1
R8
r1
31
Z202 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v|
R10
Z203 n@w@b_@stage
!i10b 1
!s85 0
Z204 !s108 1650964352.262000
Z205 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v|
!s101 -O0
